{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "c6b27a57-0b48-4c5e-bed7-3b5d8fac1b18",
   "metadata": {},
   "source": [
    "## Using GitLoader (Langchain) to load git repos."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "ed6fd0be-ce39-4dba-a5ed-9bd9fd550b2f",
   "metadata": {},
   "outputs": [],
   "source": [
    "from langchain.document_loaders import GitLoader\n",
    "from langchain.schema import Document\n",
    "import json\n",
    "from typing import Iterable"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "8a45189a-4c49-45fe-bed0-d5657a2c2a10",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[Document(page_content=\"# Contributor Covenant Code of Conduct\\n\\n## Our Pledge\\n\\nWe as members, contributors, and leaders pledge to make participation in our\\ncommunity a harassment-free experience for everyone, regardless of age, body\\nsize, visible or invisible disability, ethnicity, sex characteristics, gender\\nidentity and expression, level of experience, education, socio-economic status,\\nnationality, personal appearance, race, religion, or sexual identity\\nand orientation.\\n\\nWe pledge to act and interact in ways that contribute to an open, welcoming,\\ndiverse, inclusive, and healthy community.\\n\\n## Our Standards\\n\\nExamples of behavior that contributes to a positive environment for our\\ncommunity include:\\n\\n* Demonstrating empathy and kindness toward other people\\n* Being respectful of differing opinions, viewpoints, and experiences\\n* Giving and gracefully accepting constructive feedback\\n* Accepting responsibility and apologizing to those affected by our mistakes,\\n  and learning from the experience\\n* Focusing on what is best not just for us as individuals, but for the\\n  overall community\\n\\nExamples of unacceptable behavior include:\\n\\n* The use of sexualized language or imagery, and sexual attention or\\n  advances of any kind\\n* Trolling, insulting or derogatory comments, and personal or political attacks\\n* Public or private harassment\\n* Publishing others' private information, such as a physical or email\\n  address, without their explicit permission\\n* Other conduct which could reasonably be considered inappropriate in a\\n  professional setting\\n\\n## Enforcement Responsibilities\\n\\nCommunity leaders are responsible for clarifying and enforcing our standards of\\nacceptable behavior and will take appropriate and fair corrective action in\\nresponse to any behavior that they deem inappropriate, threatening, offensive,\\nor harmful.\\n\\nCommunity leaders have the right and responsibility to remove, edit, or reject\\ncomments, commits, code, wiki edits, issues, and other contributions that are\\nnot aligned to this Code of Conduct, and will communicate reasons for moderation\\ndecisions when appropriate.\\n\\n## Scope\\n\\nThis Code of Conduct applies within all community spaces, and also applies when\\nan individual is officially representing the community in public spaces.\\nExamples of representing our community include using an official e-mail address,\\nposting via an official social media account, or acting as an appointed\\nrepresentative at an online or offline event.\\n\\n## Enforcement\\n\\nInstances of abusive, harassing, or otherwise unacceptable behavior may be\\nreported to the community leaders responsible for enforcement at\\ncomplaints@openroad.tools.\\nAll complaints will be reviewed and investigated promptly and fairly.\\n\\nAll community leaders are obligated to respect the privacy and security of the\\nreporter of any incident.\\n\\n## Enforcement Guidelines\\n\\nCommunity leaders will follow these Community Impact Guidelines in determining\\nthe consequences for any action they deem in violation of this Code of Conduct:\\n\\n### 1. Correction\\n\\n**Community Impact**: Use of inappropriate language or other behavior deemed\\nunprofessional or unwelcome in the community.\\n\\n**Consequence**: A private, written warning from community leaders, providing\\nclarity around the nature of the violation and an explanation of why the\\nbehavior was inappropriate. A public apology may be requested.\\n\\n### 2. Warning\\n\\n**Community Impact**: A violation through a single incident or series\\nof actions.\\n\\n**Consequence**: A warning with consequences for continued behavior. No\\ninteraction with the people involved, including unsolicited interaction with\\nthose enforcing the Code of Conduct, for a specified period of time. This\\nincludes avoiding interactions in community spaces as well as external channels\\nlike social media. Violating these terms may lead to a temporary or\\npermanent ban.\\n\\n### 3. Temporary Ban\\n\\n**Community Impact**: A serious violation of community standards, including\\nsustained inappropriate behavior.\", metadata={'source': 'CODE_OF_CONDUCT.md', 'file_path': 'CODE_OF_CONDUCT.md', 'file_name': 'CODE_OF_CONDUCT.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"### 3. Temporary Ban\\n\\n**Community Impact**: A serious violation of community standards, including\\nsustained inappropriate behavior.\\n\\n**Consequence**: A temporary ban from any sort of interaction or public\\ncommunication with the community for a specified period of time. No public or\\nprivate interaction with the people involved, including unsolicited interaction\\nwith those enforcing the Code of Conduct, is allowed during this period.\\nViolating these terms may lead to a permanent ban.\\n\\n### 4. Permanent Ban\\n\\n**Community Impact**: Demonstrating a pattern of violation of community\\nstandards, including sustained inappropriate behavior,  harassment of an\\nindividual, or aggression toward or disparagement of classes of individuals.\\n\\n**Consequence**: A permanent ban from any sort of public interaction within\\nthe community.\\n\\n## Attribution\\n\\nThis Code of Conduct is adapted from the [Contributor Covenant][homepage],\\nversion 2.0, available at\\nhttps://www.contributor-covenant.org/version/2/0/code_of_conduct.html.\\n\\nCommunity Impact Guidelines were inspired by [Mozilla's code of conduct\\nenforcement ladder](https://github.com/mozilla/inclusion).\\n\\n[homepage]: https://www.contributor-covenant.org\\n\\nFor answers to common questions about this code of conduct, see the FAQ at\\nhttps://www.contributor-covenant.org/faq. Translations are available at\\nhttps://www.contributor-covenant.org/translations.\", metadata={'source': 'CODE_OF_CONDUCT.md', 'file_path': 'CODE_OF_CONDUCT.md', 'file_name': 'CODE_OF_CONDUCT.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"# OpenROAD\\n\\n[![Build Status](https://jenkins.openroad.tools/buildStatus/icon?job=OpenROAD-Public%2Fmaster)](https://jenkins.openroad.tools/job/OpenROAD-Public/job/master/)\\n[![Coverity Scan Status](https://scan.coverity.com/projects/the-openroad-project-openroad/badge.svg)](https://scan.coverity.com/projects/the-openroad-project-openroad)\\n[![Documentation Status](https://readthedocs.org/projects/openroad/badge/?version=latest)](https://openroad.readthedocs.io/en/latest/?badge=latest)\\n[![CII Best Practices](https://bestpractices.coreinfrastructure.org/projects/5370/badge)](https://bestpractices.coreinfrastructure.org/en/projects/5370)\\n\\n## About OpenROAD\\n\\nOpenROAD is the leading open-source, foundational application for\\nsemiconductor digital design. The OpenROAD flow delivers an\\nAutonomous, No-Human-In-Loop (NHIL) flow, 24 hour turnaround from\\nRTL-GDSII for rapid design exploration and physical design implementation.\\n\\n```mermaid\\n%%{\\n  init: {\\n    'theme': 'neutral',\\n    'themeVariables': {\\n      'textColor': '#000000',\\n      'noteTextColor' : '#000000',\\n      'fontSize': '20px'\\n    }\\n  }\\n}%%\\n\\nflowchart LR\\n    b0[                  ] --- b2[ ] --- b4[ ] --- ORFlow --- b1[ ] --- b3[ ] --- b5[                  ]\\n    style b0 stroke-width:0px, fill: #FFFFFF00, color:#FFFFFF00\\n    style b1 stroke-width:0px, fill: #FFFFFF00\\n    style b2 stroke-width:0px, fill: #FFFFFF00\\n    style b3 stroke-width:0px, fill: #FFFFFF00\\n    style b4 stroke-width:0px, fill: #FFFFFF00\\n    style b5 stroke-width:0px, fill: #FFFFFF00, color:#FFFFFF00\\n\\n    linkStyle 0 stroke-width:0px\\n    linkStyle 1 stroke-width:0px\\n    linkStyle 2 stroke-width:0px\\n    linkStyle 3 stroke-width:0px\\n    linkStyle 4 stroke-width:0px\\n    linkStyle 5 stroke-width:0px\\n\\n\\n    subgraph ORFlow\\n    direction TB\\n    style ORFlow fill:#ffffff00, stroke-width:0px\\n        A[Verilog\\\\n+ libraries\\\\n + constraints] --> FLOW\\n        style A fill:#74c2b5,stroke:#000000,stroke-width:4px\\n        subgraph FLOW\\n        style FLOW fill:#FFFFFF00,stroke-width:4px\\n\\n        direction TB\\n            B[Synthesis]\\n            B --> C[Floorplan]\\n            C --> D[Placement]\\n            D --> E[Clock Tree Synthesis]\\n            E --> F[Routing]\\n            F --> G[Finishing]\\n            style B fill:#f8cecc,stroke:#000000,stroke-width:4px\\n            style C fill:#fff2cc,stroke:#000000,stroke-width:4px\\n            style D fill:#cce5ff,stroke:#000000,stroke-width:4px\\n            style E fill:#67ab9f,stroke:#000000,stroke-width:4px\\n            style F fill:#fa6800,stroke:#000000,stroke-width:4px\\n            style G fill:#ff6666,stroke:#000000,stroke-width:4px\\n        end\\n\\n        FLOW --> H[GDSII\\\\n Final Layout]\\n        %% H --- H1[ ]\\n        %% style H1 stroke-width:0px, fill: #FFFFFF00\\n        %% linkStyle 11 stroke-width:0px\\n        style H fill:#ff0000,stroke:#000000,stroke-width:4px\\n    end\\n\\n```\\n\\n\\n## OpenROAD Mission\\n\\n[OpenROAD](https://theopenroadproject.org/) eliminates the barriers\\nof cost, schedule risk and uncertainty in hardware design to promote\\nopen access to rapid, low-cost IC design software and expertise and\\nsystem innovation. The OpenROAD application enables flexible flow\\ncontrol through an API with bindings in Tcl and Python.\\n\\nOpenROAD is used in research and commercial applications such as,\\n- [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)\\n  from [OpenROAD](https://theopenroadproject.org/)\\n- [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane) from\\n  [Efabless](https://efabless.com/)\\n- [Silicon Compiler](https://github.com/siliconcompiler/siliconcompiler)\\n  from [Zero ASIC](https://www.zeroasic.com/)\\n- [Hammer](https://docs.hammer-eda.org/en/latest/Examples/openroad-nangate45.html)\\n  from [UC Berkeley](https://github.com/ucb-bar)\\n- [OpenFASoC](https://github.com/idea-fasoc/OpenFASOC) from\\n  [IDEA-FASoC](https://github.com/idea-fasoc) for mixed-signal design flows\", metadata={'source': 'README.md', 'file_path': 'README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"OpenROAD fosters a vibrant ecosystem of users through active\\ncollaboration and partnership through software development and key\\nalliances. Our growing user community includes hardware designers,\\nsoftware engineers, industry collaborators, VLSI enthusiasts,\\nstudents and researchers.\\n\\nOpenROAD strongly advocates and enables IC design-based education\\nand workforce development initiatives through training content and\\ncourses across several global universities, the Google-SkyWater\\n[shuttles](https://platform.efabless.com/projects/public) also\\nincludes GlobalFoundries shuttles, design contests and IC design\\nworkshops. The OpenROAD flow has been successfully used to date\\nin over 600 silicon-ready tapeouts for technologies up to 12nm.\\n\\n## Getting Started with OpenROAD-flow-scripts\\n\\nOpenROAD provides [OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)\\nas a native, ready-to-use prototyping and tapeout flow. However,\\nit also enables the creation of any custom flow controllers based\\non the underlying tools, database and analysis engines. Please refer to the flow documentation [here](https://openroad-flow-scripts.readthedocs.io/en/latest/).\\n\\nOpenROAD-flow-scripts (ORFS) is a fully autonomous, RTL-GDSII flow\\nfor rapid architecture and design space exploration, early prediction\\nof QoR and detailed physical design implementation. However, ORFS\\nalso enables manual intervention for finer user control of individual\\nflow stages through Tcl commands and Python APIs.\\n\\nFigure below shows the main stages of the OpenROAD-flow-scripts:\\n\\n```mermaid\\n%%{init: { 'logLevel': 'debug', 'theme': 'dark'\\n  } }%%\\ntimeline\\n  title RTL-GDSII Using OpenROAD-flow-scripts\\n  Synthesis\\n    : Inputs  [RTL, SDC, .lib, .lef]\\n    : Logic Synthesis  (Yosys)\\n    : Output files  [Netlist, SDC]\\n  Floorplan\\n    : Floorplan Initialization\\n    : IO placement  (random)\\n    : Timing-driven mixed-size placement\\n    : Macro placement\\n    : Tapcell and welltie insertion\\n    : PDN generation\\n  Placement\\n    : Global placement without placed IOs\\n    : IO placement  (optimized)\\n    : Global placement with placed IOs\\n    : Resizing and buffering\\n    : Detailed placement\\n  CTS : Clock Tree Synthesis\\n    : Timing optimization\\n    : Filler cell insertion\\n  Routing\\n    : Global Routing\\n    : Detailed Routing\\n  Finishing\\n    : Metal Fill insertion\\n    : Signoff timing report\\n    : Generate GDSII  (KLayout)\\n    : DRC/LVS check (KLayout)\\n```\\n\\nHere are the main steps for a physical design implementation\\nusing OpenROAD;\\n\\n- `Floorplanning`\\n  - Floorplan initialization - define the chip area, utilization\\n  - IO pin placement (for designs without pads)\\n  - Tap cell and well tie insertion\\n  - PDN- power distribution network creation\\n- `Global Placement` - Minimize wirelengths\\n  - Macro placement (RAMs, embedded macros)\\n  - Standard cell placement\\n  - Automatic placement optimization and repair for max slew,\\n    max capacitance, and max fanout violations and long wires\\n- `Detailed Placement`\\n  - Legalize placement - align to grid, adhere to design rules\\n  - Incremental timing analysis for early estimates\\n- `Clock Tree Synthesis` - Generate a balanced tree to meet timing\\n  and reduce skews\\n  - Insert buffers and resize for high fanout nets\\n- `Optimize setup/hold timing`\\n- `Global routing`\\n  - Antenna repair\\n  - Create routing guides\\n- `Detailed routing`\\n  - Legalize routes, DRC-correct routing to meet timing, power\\n    constraints\\n- `Chip Finishing`\\n  - Parasitic extraction using OpenRCX\\n  - Final timing verification\\n  - Final physical verification\\n  - Dummy metal fill for manufacturability\\n  - Use KLayout or Magic using generated GDS for DRC signoff\\n\\n### GUI\\n\\nThe OpenROAD GUI is a powerful visualization, analysis, and debugging\\ntool with a customizable Tcl interface. The below figures show GUI views for\\nvarious flow stages including floorplanning, placement congestion,\\nCTS and post-routed design.\\n\\n#### Floorplan\", metadata={'source': 'README.md', 'file_path': 'README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='#### Floorplan\\n\\n![ibex_floorplan.webp](./docs/images/ibex_floorplan.webp)\\n\\n#### Automatic Hierarchical Macro Placement\\n\\n![Ariane133](./docs/images/ariane133_mpl2.webp)\\n\\n#### Placement Congestion Visualization\\n\\n![pl_congestion.webp](./docs/images/pl_congestion.webp)\\n\\n#### CTS\\n\\n![clk_routing.webp](./docs/images/clk_routing.webp)\\n\\n#### Routing\\n\\n![ibex_routing.webp](./docs/images/ibex_routing.webp)\\n\\n### PDK Support\\n\\nThe OpenROAD application is PDK independent. However, it has been tested\\nand validated with specific PDKs in the context of various flow\\ncontrollers.\\n\\nOpenLane supports SkyWater 130nm and GlobalFoundries 180nm.\\n\\nOpenROAD-flow-scripts supports several public and private PDKs\\nincluding:\\n\\n#### Open-Source PDKs\\n\\n-   `GF180` - 180nm\\n-   `SKY130` - 130nm\\n-   `Nangate45` - 45nm\\n-   `ASAP7` - Predictive FinFET 7nm\\n\\n#### Proprietary PDKs\\n\\nThese PDKS are supported in OpenROAD-flow-scripts only. They are used to\\ntest and calibrate OpenROAD against commercial platforms and ensure good\\nQoR. The PDKs and platform-specific files for these kits cannot be\\nprovided due to NDA restrictions. However, if you are able to access\\nthese platforms independently, you can create the necessary\\nplatform-specific files yourself.\\n\\n-   `GF55` - 55nm\\n-   `GF12` - 12nm\\n-   `Intel22` - 22nm\\n-   `Intel16` - 16nm\\n-   `TSMC65` - 65nm\\n\\n## Tapeouts\\n\\nOpenROAD has been used for full physical implementation in over\\n600 tapeouts in SKY130 and GF180 through the Google-sponsored,\\nEfabless [MPW shuttle](https://efabless.com/open_shuttle_program)\\nand [ChipIgnite](https://efabless.com/) programs.\\n\\n![shuttle.webp](./docs/images/shuttle.webp)\\n\\n### OpenTitan SoC on GF12LP - Physical design and optimization using OpenROAD\\n\\n![OpenTitan_SoC.webp](./docs/images/OpenTitan_SoC.webp)\\n\\n### Continuous Tapeout Integration into CI\\n\\nThe OpenROAD project actively adds successfully taped out MPW shuttle\\ndesigns to the [CI regression\\ntesting](https://github.com/The-OpenROAD-Project/OpenLane-MPW-CI).\\nExamples of designs include Open processor cores, RISC-V based SoCs,\\ncryptocurrency miners, robotic app processors, amateur satellite radio\\ntransceivers, OpenPower-based Microwatt etc.\\n\\n## Build OpenROAD\\n\\nTo build OpenROAD tools locally in your machine, follow steps\\nfrom [here](docs/user/Build.md).\\n\\n## Regression Tests\\n\\nThere are a set of executable regression test scripts in `./test/`.\\n\\n``` shell\\n# run tests for all tools\\n./test/regression\\n\\n# run all flow tests\\n./test/regression flow\\n\\n# run <tool> tests\\n./test/regression <tool>\\n\\n# run all <tool>-specific unit tests\\ncd src/<tool>\\n./test/regression\\n\\n# run only <TEST_NAME> for <tool>\\ncd src/<tool>\\n./test/regression <TEST_NAME>\\n```\\n\\nThe flow tests check results such as worst slack against reference values.\\nUse `report_flow_metrics [test]...` to see all of the metrics.\\n\\n``` text\\n% report_flow_metrics gcd_nangate45\\n                       insts    area util slack_min slack_max  tns_max clk_skew max_slew max_cap max_fanout DPL ANT drv\\ngcd_nangate45            368     564  8.8     0.112    -0.015     -0.1    0.004        0       0          0   0   0   0\\n```\\n\\nTo update a failing regression, follow the instructions below:\\n\\n```tcl\\n# update log files (i.e. *ok)\\nsave_ok <TEST_NAME>\\n\\n# update \"*.metrics\" for tests that use flow test\\nsave_flow_metrics <TEST_NAME> \\n\\n# update \"*.metrics_limits\" files\\nsave_flow_metrics_limits <TEST_NAME>\\n```\\n\\n## Run\\n\\n``` text\\nopenroad [-help] [-version] [-no_init] [-exit] [-gui]\\n         [-threads count|max] [-log file_name] cmd_file\\n  -help              show help and exit\\n  -version           show version and exit\\n  -no_init           do not read .openroad init file\\n  -threads count|max use count threads\\n  -no_splash         do not show the license splash at startup\\n  -exit              exit after reading cmd_file\\n  -gui               start in gui mode\\n  -python            start with python interpreter [limited to db operations]\\n  -log <file_name>   write a log in <file_name>\\n  cmd_file           source cmd_file\\n```', metadata={'source': 'README.md', 'file_path': 'README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='OpenROAD sources the Tcl command file `~/.openroad` unless the command\\nline option `-no_init` is specified.\\n\\nOpenROAD then sources the command file `cmd_file` if it is specified on\\nthe command line. Unless the `-exit` command line flag is specified, it\\nenters an interactive Tcl command interpreter.\\n\\nA list of the available tools/modules included in the OpenROAD app\\nand their descriptions are available [here](docs/contrib/Logger.md#openroad-tool-list).\\n\\n## Git Quickstart\\nOpenROAD uses Git for version control and contributions. \\nGet familiarised with a quickstart tutorial to contribution [here](docs/contrib/GitGuide.md).\\n\\n\\n## Understanding Warning and Error Messages\\nSeeing OpenROAD warnings or errors you do not understand? We have compiled a table of all messages\\nand you may potentially find your answer [here](https://openroad.readthedocs.io/en/latest/user/MessagesFinal.html).\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'README.md', 'file_path': 'README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='#!/usr/bin/env bash\\n\\nset -eo pipefail\\n\\ncd \"$(dirname $(readlink -f $0))/../\"\\n\\nif [[ -f \"/opt/rh/rh-python38/enable\" ]]; then\\n    source /opt/rh/rh-python38/enable\\nfi\\n\\ncompiler=${1:-gcc}\\nif [[ \"${compiler}\" == \"gcc\" ]]; then\\n    if [[ -f \"/opt/rh/devtoolset-8/enable\" ]]; then\\n        source /opt/rh/devtoolset-8/enable\\n    fi\\n    shift 1\\nfi\\n\\nif [[ \"${compiler}\" == \"clang\" ]]; then\\n    if [[ -f \"/opt/rh/llvm-toolset-7.0/enable\" ]]; then\\n        source /opt/rh/llvm-toolset-7.0/enable\\n    fi\\n    shift 1\\nfi\\n\\neval \"${@}\"', metadata={'source': 'docker/test_wrapper.sh', 'file_path': 'docker/test_wrapper.sh', 'file_name': 'test_wrapper.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='# OpenROAD Documentation\\n\\nThis documentation is available at [https://openroad.readthedocs.io/en/latest/](https://openroad.readthedocs.io/en/latest/)\\n\\n## Build locally\\n\\n### Requires:\\n- Python 3.x\\n- Pip\\n- `virtualenv`\\n\\n### Install prerequisites:\\n\\n``` shell\\nvirtualenv .venv\\nsource .venv/bin/activate\\npip install -r requirements.txt\\n```\\n\\n### Build:\\n\\n``` shell\\nmake html\\n```\\n\\n### Check for broken links:\\n\\n``` shell\\nmake checklinks\\n```', metadata={'source': 'docs/README.md', 'file_path': 'docs/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Configuration file for the Sphinx documentation builder.\\n#\\n# This file only contains a selection of the most common options. For a full\\n# list see the documentation:\\n# https://www.sphinx-doc.org/en/master/usage/configuration.html\\n\\n# -- Path setup --------------------------------------------------------------\\n\\n# If extensions (or modules to document with autodoc) are in another directory,\\n# add these directories to sys.path here. If the directory is relative to the\\n# documentation root, use os.path.abspath to make it absolute, like shown here.\\n#\\nimport os\\n\\n# -- Project information -----------------------------------------------------\\n\\nproject = \\'OpenROAD\\'\\ncopyright = \\'The Regents of the University of California, 2021\\'\\nauthor = \\'OpenROAD Team\\'\\n\\n\\n# -- General configuration ---------------------------------------------------\\n\\n# Add any Sphinx extension module names here, as strings. They can be\\n# extensions coming with Sphinx (named \\'sphinx.ext.*\\') or your custom\\n# ones.\\nextensions = [\\n    \\'sphinx.ext.autodoc\\',\\n    \\'sphinx.ext.ifconfig\\',\\n    \\'sphinx.ext.mathjax\\',\\n    \\'sphinx.ext.napoleon\\',\\n    \\'sphinx.ext.todo\\',\\n    \\'sphinx_external_toc\\',\\n    \\'sphinx_copybutton\\',\\n    \\'myst_parser\\',\\n    \\'sphinxcontrib.mermaid\\'\\n]\\n\\nmyst_enable_extensions = [\\n    \\'amsmath\\',\\n    \\'colon_fence\\',\\n    \\'deflist\\',\\n    \\'dollarmath\\',\\n    \\'html_admonition\\',\\n    \\'html_image\\',\\n    \\'replacements\\',\\n    \\'smartquotes\\',\\n    \\'substitution\\',\\n    \\'tasklist\\',\\n    \\'html_image\\',\\n]\\n\\nexternal_toc_path = \\'toc.yml\\'\\n\\n# Add any paths that contain templates here, relative to this directory.\\ntemplates_path = [\\'_templates\\']\\n\\n# The suffix(es) of source filenames.\\n# You can specify multiple suffix as a list of string:\\n#\\n# source_suffix = [\\'.rst\\', \\'.md\\']\\nsource_suffix = [\\'.md\\']\\n\\n# The master toctree document.\\nmaster_doc = \\'index\\'\\n\\n# List of patterns, relative to source directory, that match files and\\n# directories to ignore when looking for source files.\\n# This pattern also affects html_static_path and html_extra_path.\\nexclude_patterns = [\\n    \\'_build\\',\\n    \\'Thumbs.db\\',\\n    \\'.DS_Store\\',\\n    \\'**/LICENSE\\',\\n    \\'**/LICENSE.md\\',\\n    \\'README.md\\',\\n    \\'misc/NewToolDocExample.md\\',\\n    \\'docs/releases/PostAlpha2.1BranchMethodology.md\\',\\n    \\'main/src/odb/src/def/README.md\\',\\n    \\'main/src/odb/src/def/doc/README.md\\',\\n    \\'main/src/odb/src/lef/README.md\\',\\n    \\'main/docs\\',\\n]\\n\\n# The name of the Pygments (syntax highlighting) style to use.\\npygments_style = None\\n\\n# Mermaid related args\\nmermaid_output_format = \\'svg\\'\\nmermaid_params = [\\'-p\\', \\'puppeteer-config.json\\',\\n                  \\'--theme\\', \\'forest\\',\\n                  \\'--width\\', \\'200\\',\\n                  \\'--backgroundColor\\', \\'transparent\\']\\nmermaid_init_js = \"mermaid.initialize({startOnLoad:true, flowchart:{useMaxWidth:false}})\"\\nmermaid_verbose = True\\n\\n# -- Options for HTML output -------------------------------------------------\\n\\n# The theme to use for HTML and HTML Help pages.  See the documentation for\\n# a list of builtin themes.\\n#\\nhtml_theme = \"sphinx_book_theme\"\\n\\nhtml_theme_options = {\\n    \"repository_url\": \"https://github.com/The-OpenROAD-Project/OpenROAD\",\\n    \"repository_branch\": \"master\",\\n    \"show_navbar_depth\": 2,\\n    \"use_issues_button\": True,\\n    # \"use_repository_button\": True,\\n    \"use_download_button\": True,', metadata={'source': 'docs/conf.py', 'file_path': 'docs/conf.py', 'file_name': 'conf.py', 'file_type': '.py'}),\n",
       " Document(page_content='# list for more fine-grained ordering of icons\\n    \"icon_links\": [\\n        {\\n            \"name\": \"The OpenROAD Project\",\\n            \"url\": \"https://theopenroadproject.org/\",\\n            \"icon\": \"fa-solid fa-globe\",\\n        },\\n        {\\n            \"name\": \"Twitter\",\\n            \"url\": \"https://twitter.com/OpenROAD_EDA\",\\n            \"icon\": \"fa-brands fa-twitter\",\\n        },\\n        {\\n            \"name\": \"Email\",\\n            \"url\": \"mailto:openroad@eng.ucsd.edu\",\\n            \"icon\": \"fa-solid fa-envelope\",\\n        },\\n        {\\n            \"name\": \"GitHub\",\\n            \"url\": \"https://github.com/The-OpenROAD-Project/OpenROAD\",\\n            \"icon\": \"fa-brands fa-github\",\\n        },\\n        {\\n            \"name\": \"Stars\",\\n            \"url\": \"https://github.com/The-OpenROAD-Project/OpenROAD/stargazers\",\\n            \"icon\": \"https://img.shields.io/github/stars/The-OpenROAD-Project/OpenROAD\",\\n            \"type\": \"url\",\\n        },\\n   ],\\n}\\n\\n# Add any paths that contain custom static files (such as style sheets) here,\\n# relative to this directory. They are copied after the builtin static files,\\n# so a file named \"default.css\" will overwrite the builtin \"default.css\".\\n# html_static_path = [\\'_static\\']\\n\\n\\ndef swap_prefix(file, old, new):\\n    with open(file, \\'r\\') as f:\\n        lines = f.read()\\n    lines = lines.replace(old, new)\\n    with open(file, \\'wt\\') as f:\\n        f.write(lines)\\n\\n\\ndef setup(app):\\n    import os\\n\\n    if not os.path.exists(\\'./main\\'):\\n        os.symlink(\\'..\\', \\'./main\\')\\n    # these prefix swaps will be reverted and is needed for sphinx compilation.\\n    swap_prefix(\\'../README.md\\', \\'(docs/\\', \\'(../\\')\\n    swap_prefix(\\'../README.md\\', \\'```mermaid\\', \\'```{mermaid}\\\\n:align: center\\\\n\\')\\n\\n    # for populating OR Messages page.\\n    command = \"python getMessages.py\"\\n    _ = os.popen(command).read()', metadata={'source': 'docs/conf.py', 'file_path': 'docs/conf.py', 'file_name': 'conf.py', 'file_type': '.py'}),\n",
       " Document(page_content='#!/usr/bin/env python3\\n\\nimport os\\n\\ncommand = \"python ../etc/find_messages.py -d ../src\"\\noutput = os.popen(command).read()\\n\\nwith open(\\'user/MessagesFinal.md\\', \\'w\\') as f:\\n    f.write(\"# OpenROAD Messages Glossary\\\\n\")\\n    f.write(\"Listed below are the OpenROAD warning/errors you may encounter while using the application.\\\\n\")\\n    f.write(\"\\\\n\")\\n    f.write(\"| Tool | Code | Filename:Line Number | Type | Information             |\\\\n\")\\n    f.write(\"| ---- | ---- | -------------------- | ---- | ----------------------- |\\\\n\")\\n\\n    lines = output.split(\\'\\\\n\\')\\n    for line in lines:\\n        columns = line.split()\\n        if not columns: continue\\n        ant = columns[0] \\n        num = columns[1]\\n        fileLineNum = f\"[{columns[2]}]({columns[-1]})\"\\n        msgType = columns[-2]\\n        tool = columns[0].lower()\\n        try:\\n            message = open(f\"../src/{tool}/doc/messages/{num}.md\").read().strip()\\n        except OSError as e:\\n            message = \"-\"\\n        if not message: message = \"-\"\\n        f.write(f\"| {ant} | {num} | {fileLineNum} | {msgType} |{message} |\\\\n\")', metadata={'source': 'docs/getMessages.py', 'file_path': 'docs/getMessages.py', 'file_name': 'getMessages.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Welcome to OpenROAD\\'s documentation!\\n\\nThe OpenROAD (\"Foundations and Realization of Open, Accessible Design\")\\nproject was launched in June 2018 within the DARPA IDEA program. OpenROAD\\naims to bring down the barriers of cost, expertise and unpredictability that\\ncurrently block designers\\' access to hardware implementation in advanced\\ntechnologies. The project team (Qualcomm, Arm and multiple universities and\\npartners, led by UC San Diego) is developing a fully autonomous, open-source\\ntool chain for digital SoC layout generation, focusing on\\nthe RTL-to-GDSII phase of system-on-chip design. Thus,\\nOpenROAD holistically attacks the multiple facets of today\\'s design cost\\ncrisis: engineering resources, design tool licenses, project schedule,\\nand risk.\\n\\nThe IDEA program targets no-human-in-loop (NHIL) design, with 24-hour\\nturnaround time and zero loss of power-performance-area (PPA) design quality.\\n\\nThe NHIL target requires tools to adapt and auto-tune successfully to flow\\ncompletion, without (or, with minimal) human intervention. Machine\\nintelligence augments human expertise through efficient modeling and\\nprediction of flow and optimization outcomes throughout the synthesis, placement\\nand routing process. This is complemented by development of metrics\\nand machine learning infrastructure.\\n\\nThe 24-hour runtime target implies that problems must be strategically\\ndecomposed throughout the design process, with clustered and partitioned\\nsubproblems being solved and recomposed through intelligent distribution\\nand management of computational resources. This ensures that the NHIL design\\noptimization is performed within its available `[threads * hours]` \"box\" of\\nresources. Decomposition that enables parallel and distributed search over\\ncloud resources incurs a quality-of-results loss, but this is subsequently\\nrecovered through improved flow predictability and enhanced optimization.\\n\\nFor a technical description of the OpenROAD flow, please refer to our DAC-2019 paper:\\n[Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project](https://vlsicad.ucsd.edu/Publications/Conferences/371/c371.pdf).\\nThe paper is also available from [ACM Digital Library](https://dl.acm.org/doi/10.1145/3316781.3326334).\\nOther publications and presentations are\\nlinked [here](https://theopenroadproject.org/publications/).\\n\\n## Documentation\\n\\nThe OpenROAD Project has two releases:\\n\\n- Application ([github](https://github.com/The-OpenROAD-Project/OpenROAD)) ([docs](main/README.md)): The application is a standalone binary for digital place and route that can be used by any other RTL-GDSII flow controller.\\n- Flow ([github](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts)) ([docs](https://openroad-flow-scripts.readthedocs.io/en/latest/)): This is the native OpenROAD flow that consists of a set of integrated scripts for an autonomous RTL-GDSII flow using OpenROAD and other open-source tools.\\n\\n## Code of conduct\\n\\nPlease read our code of conduct [here](main/CODE_OF_CONDUCT.md).\\n\\n## How to contribute\\n\\nIf you are willing to **contribute**, see the\\n[Getting Involved](contrib/GettingInvolved.md) section.\\n\\nIf you are a **developer** with EDA background, learn more about how you\\ncan use OpenROAD as the infrastructure for your tools in the\\n[Developer Guide](contrib/DeveloperGuide.md) section.\\n\\nOpenROAD uses Git for version control and contributions. \\nGet familiarised with a quickstart tutorial to contribution [here](contrib/GitGuide.md).\\n\\n## How to get in touch\\n\\nWe maintain the following channels for communication:\\n\\n-   Project homepage and news: <https://theopenroadproject.org>\\n-   Twitter: <https://twitter.com/OpenROAD_EDA>\\n-   Issues and bugs:\\n    -   OpenROAD: <https://github.com/The-OpenROAD-Project/OpenROAD/issues>\\n-   Discussions:\\n    -   OpenROAD: <https://github.com/The-OpenROAD-Project/OpenROAD/discussions>\\n-   Inquiries: openroad@eng.ucsd.edu\\n\\nSee also our [FAQs](user/FAQS.md).\\n\\n## Site Map\\n\\n```{tableofcontents}\\n```', metadata={'source': 'docs/index.md', 'file_path': 'docs/index.md', 'file_name': 'index.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"#!/usr/bin/env python3\\n\\ndef swap_prefix(file, old, new):\\n    with open(file, 'r') as f:\\n        lines = f.read()\\n    lines = lines.replace(old, new)\\n    with open(file, 'wt') as f:\\n        f.write(lines)\\n\\n\\nswap_prefix('../README.md', '(../', '(docs/')\\nswap_prefix('../README.md', '```{mermaid}\\\\n:align: center\\\\n', '```mermaid')\", metadata={'source': 'docs/revert-links.py', 'file_path': 'docs/revert-links.py', 'file_name': 'revert-links.py', 'file_type': '.py'}),\n",
       " Document(page_content='#!/usr/bin/env bash\\n\\nset -euo pipefail\\n\\ncd \"$(dirname $(readlink -f $0))/../\"\\n\\n# default values, can be overwritten by cmdline args\\nbuildDir=\"build\"\\nif [[ \"$OSTYPE\" == \"linux-gnu\"* ]]; then\\n  numThreads=$(nproc --all)\\nelif [[ \"$OSTYPE\" == \"darwin\"* ]]; then\\n  numThreads=$(sysctl -n hw.ncpu)\\nelse\\n  cat << EOF\\nWARNING: Unsupported OSTYPE: cannot determine number of host CPUs\"\\n  Defaulting to 2 threads. Use --threads N to use N threads\"\\nEOF\\n  numThreads=2\\nfi\\ncmakeOptions=\"\"\\ncleanBefore=no\\nkeepLog=no\\ncompiler=gcc\\n\\n_help() {\\n    cat <<EOF\\nusage: $0 [OPTIONS]\\n\\nOPTIONS:\\n  -cmake=\\'-<key>=<value> [-<key>=<value> ...]\\'  User defined cmake options\\n                                                  Note: use single quote after\\n                                                  -cmake= and double quotes if\\n                                                  <key> has muliple <values>\\n                                                  e.g.: -cmake=\\'-DFLAGS=\"-a -b\"\\'\\n  -compiler=COMPILER_NAME                       Compiler name: gcc or clang\\n                                                  Default: gcc\\n  -no-warnings\\n                                                Compiler warnings are\\n                                                considered errors, i.e.,\\n                                                use -Werror flag during build.\\n  -dir=PATH                                     Path to store build files.\\n                                                  Default: ./build\\n  -coverage                                     Enable cmake coverage options\\n  -clean                                        Remove build dir before compile\\n  -no-gui                                       Disable GUI support\\n  -threads=NUM_THREADS                          Number of threads to use during\\n                                                  compile. Default: \\\\`nproc\\\\` on linux\\n                                                  or \\\\`sysctl -n hw.logicalcpu\\\\` on macOS\\n  -keep-log                                     Keep a compile log in build dir\\n  -help                                         Shows this message\\n  -gpu                                          Enable GPU to accelerate the process\\n\\nEOF\\n    exit \"${1:-1}\"\\n}\\n\\n__logging()\\n{\\n        local log_file=\"${buildDir}/openroad_build.log\"\\n        echo \"[INFO] Saving logs to ${log_file}\"\\n        echo \"[INFO] $__CMD\"\\n        exec > >(tee -i \"${log_file}\")\\n        exec 2>&1\\n}\\n\\n__CMD=\"$0 $@\"\\nwhile [ \"$#\" -gt 0 ]; do\\n    case \"${1}\" in\\n        -h|-help)\\n            _help 0\\n            ;;\\n        -no-gui)\\n            cmakeOptions+=\" -DBUILD_GUI=OFF\"\\n            ;;\\n        -compiler=*)\\n            compiler=\"${1#*=}\"\\n            ;;\\n        -no-warnings )\\n            cmakeOptions+=\" -DALLOW_WARNINGS=OFF\"\\n            ;;\\n        -coverage )\\n            cmakeOptions+=\" -DCMAKE_BUILD_TYPE=Debug\"\\n            cmakeOptions+=\" -DCMAKE_CXX_FLAGS=\\'-fprofile-arcs -ftest-coverage\\'\"\\n            cmakeOptions+=\" -DCMAKE_EXE_LINKER_FLAGS=-lgcov\"\\n            ;;\\n        -cmake=*)\\n            cmakeOptions+=\" ${1#*=}\"\\n            ;;\\n        -clean )\\n            cleanBefore=yes\\n            ;;\\n        -dir=* )\\n            buildDir=\"${1#*=}\"\\n            ;;\\n        -keep-log )\\n            keepLog=yes\\n            ;;\\n        -threads=* )\\n            numThreads=\"${1#*=}\"\\n            ;;\\n        -compiler | -cmake | -dir | -threads )\\n            echo \"${1} requires an argument\" >&2\\n            _help\\n            ;;\\n        -gpu)\\n            cmakeOptions+=\" -DGPU=ON\"\\n            ;;\\n        *)\\n            echo \"unknown option: ${1}\" >&2\\n            _help\\n            ;;\\n    esac\\n    shift 1\\ndone', metadata={'source': 'etc/Build.sh', 'file_path': 'etc/Build.sh', 'file_name': 'Build.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='case \"${compiler}\" in\\n    \"gcc\" )\\n        if [[ -f \"/opt/rh/devtoolset-8/enable\" ]]; then\\n            # the scl script has unbound variables\\n            set +u\\n            source /opt/rh/devtoolset-8/enable\\n            set -u\\n        fi\\n        export CC=\"$(command -v gcc)\"\\n        export CXX=\"$(command -v g++)\"\\n        ;;\\n    \"clang\" )\\n        if [[ -f \"/opt/rh/llvm-toolset-7.0/enable\" ]]; then\\n            # the scl script has unbound variables\\n            set +u\\n            source /opt/rh/llvm-toolset-7.0/enable\\n            set -u\\n        fi\\n        export CC=\"$(command -v clang)\"\\n        export CXX=\"$(command -v clang++)\"\\n        ;;\\n    \"clang-16\" )\\n        export CC=\"$(command -v clang-16)\"\\n        export CXX=\"$(command -v clang++-16)\"\\n        ;;\\n    *)\\n        export CC=\"\"\\n        export CXX=\"\"\\nesac\\n\\nif [[ -z \"${CC}\" || -z \"${CXX}\" ]]; then\\n        echo \"Compiler $compiler not installed or it is not supported.\" >&2\\n        _help 1\\nfi\\n\\nif [[ \"${cleanBefore}\" == \"yes\" ]]; then\\n    rm -rf \"${buildDir}\"\\nfi\\n\\nmkdir -p \"${buildDir}\"\\n__logging\\n\\nif [[ \"$OSTYPE\" == \"darwin\"* ]]; then\\n    export PATH=\"$(brew --prefix bison)/bin:$(brew --prefix flex)/bin:$PATH\"\\n    export CMAKE_PREFIX_PATH=$(brew --prefix or-tools)\\nfi\\n\\neval cmake \"${cmakeOptions}\" -B \"${buildDir}\" .\\neval time cmake --build \"${buildDir}\" -j \"${numThreads}\"', metadata={'source': 'etc/Build.sh', 'file_path': 'etc/Build.sh', 'file_name': 'Build.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='#!/usr/bin/env bash\\n\\nset -euo pipefail\\n\\ncd \"$(dirname $(readlink -f $0))/../\"\\n\\n_help() {\\n    cat <<EOF\\nusage: $0 [dynamic]\\n       $0 static\\n\\nEOF\\n    exit \"${1:-1}\"\\n}\\n\\n_lcov() {\\n    ./test/regression\\n\\n    mkdir -p coverage-output\\n    lcov \\\\\\n        --capture \\\\\\n        --directory ./build \\\\\\n        --exclude \"/usr/include/*\" \\\\\\n        --exclude \"/opt/*\" \\\\\\n        --exclude \"/usr/lib/*\" \\\\\\n        --exclude \"/usr/local/*\" \\\\\\n        --exclude \"*build*\" \\\\\\n        --output-file ./coverage-output/main_coverage.info\\n\\n    genhtml ./coverage-output/main_coverage.info \\\\\\n        --output-directory ./coverage-output \\\\\\n        --ignore-errors source\\n\\n}\\n\\n_coverity() {\\n    cmake -B build .\\n    # compile abc before calling cov-build to exclude from analysis.\\n    # Coverity fails to process abc code due to -fpermissive flag.\\n    cmake --build build -j $(nproc) --target abc\\n    cov-build --dir cov-int cmake --build build -j $(nproc)\\n    log_file=cov-int/build-log.txt\\n    regex=\\'Emitted.*compilation units.*\\\\(\\\\d+%\\\\)\\'\\n    # get compilation coverage percentage\\n    percent=$(grep -Poi \"${regex}\" ${log_file} | grep -Po \\'\\\\d+\\' | tail -n 1)\\n    if [[ ${percent} -lt 85  ]]; then\\n        echo \"Coverity requires more than 85% of compilation coverage. Only got ${percentage}%.\"\\n        exit 1\\n    fi\\n    tar czvf openroad.tgz cov-int\\n    commitSha=\"$(git rev-parse HEAD)\"\\n    curl --form token=$COVERITY_TOKEN \\\\\\n         --form email=openroad@eng.ucsd.edu \\\\\\n         --form file=@openroad.tgz \\\\\\n         --form version=\"$commitSha\" \\\\\\n         \"https://scan.coverity.com/builds?project=The-OpenROAD-Project%2FOpenROAD\"\\n}\\n\\ntarget=\"${1:-dynamic}\"\\ncase \"${target}\" in\\n    dynamic )\\n        _lcov\\n        ;;\\n    static )\\n        _coverity\\n        ;;\\n    *)\\n        echo \"invalid argument: ${1}\" >&2\\n        _help\\n        ;;\\nesac', metadata={'source': 'etc/CodeCoverage.sh', 'file_path': 'etc/CodeCoverage.sh', 'file_name': 'CodeCoverage.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='#!/usr/bin/env bash\\n\\nset -euo pipefail\\n\\n_versionCompare() {\\n    local a b IFS=. ; set -f\\n    printf -v a %08d $1; printf -v b %08d $3\\n    test $a \"$2\" $b\\n}\\n\\n_equivalenceDeps() {\\n    yosysVersion=yosys-0.33\\n    eqyVersion=0cc2ff0\\n\\n    # yosys\\n    yosysPrefix=${PREFIX:-\"/usr/local\"}\\n    if ! command -v yosys &> /dev/null; then (\\n        if [[ -f /opt/rh/llvm-toolset-7.0/enable ]]; then\\n            source /opt/rh/llvm-toolset-7.0/enable\\n        fi\\n        cd \"${baseDir}\"\\n        git clone --depth=1 -b \"${yosysVersion}\" --recursive https://github.com/YosysHQ/yosys\\n        cd yosys\\n        # use of no-register flag is required for some compilers,\\n        # e.g., gcc and clang fron RHEL8\\n        make -j $(nproc) PREFIX=\"${yosysPrefix}\" ABC_ARCHFLAGS=-Wno-register\\n        make install\\n    ) fi\\n\\n    # eqy\\n    eqyPrefix=${PREFIX:-\"/usr/local\"}\\n    if ! command -v eqy &> /dev/null; then (\\n        if [[ -f /opt/rh/llvm-toolset-7.0/enable ]]; then\\n            source /opt/rh/llvm-toolset-7.0/enable\\n        fi\\n        cd \"${baseDir}\"\\n        git clone --recursive https://github.com/YosysHQ/eqy\\n        cd eqy\\n        git checkout ${eqyVersion}\\n        export PATH=\"${yosysPrefix}/bin:${PATH}\"\\n        make -j $(nproc) PREFIX=\"${eqyPrefix}\"\\n        make install PREFIX=\"${eqyPrefix}\"\\n    )\\n    fi\\n\\n    # sby\\n    sbyPrefix=${PREFIX:-\"/usr/local\"}\\n    if ! command -v sby &> /dev/null; then (\\n        if [[ -f /opt/rh/llvm-toolset-7.0/enable ]]; then\\n            source /opt/rh/llvm-toolset-7.0/enable\\n        fi\\n        cd \"${baseDir}\"\\n        git clone --depth=1 -b ${yosysVersion} --recursive https://github.com/YosysHQ/sby\\n        cd sby\\n        export PATH=\"${eqyPrefix}/bin:${PATH}\"\\n        make -j $(nproc) PREFIX=\"${sbyPrefix}\" install\\n    )\\n    fi\\n}\\n\\n_installCommonDev() {\\n    lastDir=\"$(pwd)\"\\n    # tools versions\\n    osName=\"linux\"\\n    cmakeChecksum=\"b8d86f8c5ee990ae03c486c3631cee05\"\\n    cmakeVersionBig=3.24\\n    cmakeVersionSmall=${cmakeVersionBig}.2\\n    pcreVersion=10.42\\n    pcreChecksum=\"37d2f77cfd411a3ddf1c64e1d72e43f7\"\\n    swigVersion=4.1.0\\n    swigChecksum=\"794433378154eb61270a3ac127d9c5f3\"\\n    boostVersionBig=1.80\\n    boostVersionSmall=${boostVersionBig}.0\\n    boostChecksum=\"077f074743ea7b0cb49c6ed43953ae95\"\\n    eigenVersion=3.4\\n    lemonVersion=1.3.1\\n    spdlogVersion=1.8.1\\n\\n    rm -rf \"${baseDir}\"\\n    mkdir -p \"${baseDir}\"\\n    if [[ ! -z \"${PREFIX}\" ]]; then\\n        mkdir -p \"${PREFIX}\"\\n    fi\\n\\n    # CMake\\n    cmakePrefix=${PREFIX:-\"/usr/local\"}\\n    cmakeBin=${cmakePrefix}/bin/cmake\\n    if [[ ! -f ${cmakeBin} || -z $(${cmakeBin} --version | grep ${cmakeVersionBig}) ]]; then\\n        cd \"${baseDir}\"\\n        wget https://cmake.org/files/v${cmakeVersionBig}/cmake-${cmakeVersionSmall}-${osName}-x86_64.sh\\n        md5sum -c <(echo \"${cmakeChecksum} cmake-${cmakeVersionSmall}-${osName}-x86_64.sh\") || exit 1\\n        chmod +x cmake-${cmakeVersionSmall}-${osName}-x86_64.sh\\n        ./cmake-${cmakeVersionSmall}-${osName}-x86_64.sh --skip-license --prefix=${cmakePrefix}\\n    else\\n        echo \"CMake already installed.\"\\n    fi\\n\\n    # SWIG\\n    swigPrefix=${PREFIX:-\"/usr/local\"}\\n    swigBin=${swigPrefix}/bin/swig\\n    if [[ ! -f ${swigBin} || -z $(${swigBin} -version | grep ${swigVersion}) ]]; then\\n        cd \"${baseDir}\"\\n        tarName=\"v${swigVersion}.tar.gz\"\\n        wget https://github.com/swig/swig/archive/${tarName}\\n        md5sum -c <(echo \"${swigChecksum} ${tarName}\") || exit 1\\n        tar xfz ${tarName}\\n        cd swig-${tarName%%.tar*} || cd swig-${swigVersion}', metadata={'source': 'etc/DependencyInstaller.sh', 'file_path': 'etc/DependencyInstaller.sh', 'file_name': 'DependencyInstaller.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='# Check if pcre2 is installed\\n        if [[ -z $(pcre2-config --version) ]]; then\\n          tarName=\"pcre2-${pcreVersion}.tar.gz\"\\n          wget https://github.com/PCRE2Project/pcre2/releases/download/pcre2-${pcreVersion}/${tarName}\\n          md5sum -c <(echo \"${pcreChecksum} ${tarName}\") || exit 1\\n          ./Tools/pcre-build.sh\\n        fi\\n        ./autogen.sh\\n        ./configure --prefix=${swigPrefix}\\n        make -j $(nproc)\\n        make -j $(nproc) install\\n    else\\n        echo \"Swig already installed.\"\\n    fi\\n\\n    # boost\\n    boostPrefix=${PREFIX:-\"/usr/local\"}\\n    if [[ -z $(grep \"BOOST_LIB_VERSION \\\\\"${boostVersionBig//./_}\\\\\"\" ${boostPrefix}/include/boost/version.hpp) ]]; then\\n        cd \"${baseDir}\"\\n        boostVersionUnderscore=${boostVersionSmall//./_}\\n        wget https://boostorg.jfrog.io/artifactory/main/release/${boostVersionSmall}/source/boost_${boostVersionUnderscore}.tar.gz\\n        md5sum -c <(echo \"${boostChecksum}  boost_${boostVersionUnderscore}.tar.gz\") || exit 1\\n        tar -xf boost_${boostVersionUnderscore}.tar.gz\\n        cd boost_${boostVersionUnderscore}\\n        ./bootstrap.sh --prefix=\"${boostPrefix}\"\\n        ./b2 install --with-iostreams --with-test --with-serialization --with-system --with-thread -j $(nproc)\\n    else\\n        echo \"Boost already installed.\"\\n    fi\\n\\n    # eigen\\n    eigenPrefix=${PREFIX:-\"/usr/local\"}\\n    if [[ ! -d ${eigenPrefix}/include/eigen3 ]]; then\\n        cd \"${baseDir}\"\\n        git clone --depth=1 -b ${eigenVersion} https://gitlab.com/libeigen/eigen.git\\n        cd eigen\\n        ${cmakePrefix}/bin/cmake -DCMAKE_INSTALL_PREFIX=\"${eigenPrefix}\" -B build .\\n        ${cmakePrefix}/bin/cmake --build build -j $(nproc) --target install\\n    else\\n        echo \"Eigen already installed.\"\\n    fi\\n\\n    # CUSP\\n    cuspPrefix=${PREFIX:-\"/usr/local/include\"}\\n    if [[ ! -d ${cuspPrefix}/cusp/ ]]; then\\n        cd \"${baseDir}\"\\n        git clone --depth=1 -b cuda9 https://github.com/cusplibrary/cusplibrary.git\\n        cd cusplibrary\\n        cp -r ./cusp ${cuspPrefix}\\n    else\\n        echo \"CUSP already installed.\"\\n    fi\\n\\n    # lemon\\n    lemonPrefix=${PREFIX:-\"/usr/local\"}\\n    if [[ -z $(grep \"LEMON_VERSION \\\\\"${lemonVersion}\\\\\"\" ${lemonPrefix}/include/lemon/config.h) ]]; then\\n        cd \"${baseDir}\"\\n        git clone --depth=1 -b ${lemonVersion} https://github.com/The-OpenROAD-Project/lemon-graph.git\\n        cd lemon-graph\\n        ${cmakePrefix}/bin/cmake -DCMAKE_INSTALL_PREFIX=\"${lemonPrefix}\" -B build .\\n        ${cmakePrefix}/bin/cmake --build build -j $(nproc) --target install\\n    else\\n        echo \"Lemon already installed.\"\\n    fi\\n\\n    # spdlog\\n    spdlogPrefix=${PREFIX:-\"/usr/local\"}\\n    if [[ ! -d ${spdlogPrefix}/include/spdlog ]]; then\\n        cd \"${baseDir}\"\\n        git clone --depth=1 -b \"v${spdlogVersion}\" https://github.com/gabime/spdlog.git\\n        cd spdlog\\n        ${cmakePrefix}/bin/cmake -DCMAKE_INSTALL_PREFIX=\"${spdlogPrefix}\" -DSPDLOG_BUILD_EXAMPLE=OFF -B build .\\n        ${cmakePrefix}/bin/cmake --build build -j $(nproc) --target install\\n    else\\n        echo \"spdlog already installed.\"\\n    fi\\n\\n    if [[ ${equivalenceDeps} == \"yes\" ]]; then\\n        _equivalenceDeps\\n    fi\\n\\n    cd \"${lastDir}\"\\n    rm -rf \"${baseDir}\"\\n\\n    if [[ ! -z ${PREFIX} ]]; then\\n      # Emit an environment setup script\\n      cat > ${PREFIX}/env.sh <<EOF\\ndepRoot=\"\\\\$(dirname \\\\$(readlink -f \"\\\\${BASH_SOURCE[0]}\"))\"\\nPATH=\\\\${depRoot}/bin:\\\\${PATH}\\nLD_LIBRARY_PATH=\\\\${depRoot}/lib64:\\\\${depRoot}/lib:\\\\${LD_LIBRARY_PATH}\\nEOF\\n    fi\\n}\\n\\n_installOrTools() {\\n    os=$1\\n    version=$2\\n    arch=$3\\n    orToolsVersionBig=9.5\\n    orToolsVersionSmall=${orToolsVersionBig}.2237\\n\\n    rm -rf \"${baseDir}\"\\n    mkdir -p \"${baseDir}\"\\n    if [[ ! -z \"${PREFIX}\" ]]; then mkdir -p \"${PREFIX}\"; fi\\n    cd \"${baseDir}\"', metadata={'source': 'etc/DependencyInstaller.sh', 'file_path': 'etc/DependencyInstaller.sh', 'file_name': 'DependencyInstaller.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='rm -rf \"${baseDir}\"\\n    mkdir -p \"${baseDir}\"\\n    if [[ ! -z \"${PREFIX}\" ]]; then mkdir -p \"${PREFIX}\"; fi\\n    cd \"${baseDir}\"\\n\\n    orToolsFile=or-tools_${arch}_${os}-${version}_cpp_v${orToolsVersionSmall}.tar.gz\\n    wget https://github.com/google/or-tools/releases/download/v${orToolsVersionBig}/${orToolsFile}\\n    orToolsPath=${PREFIX:-\"/opt/or-tools\"}\\n    if command -v brew &> /dev/null; then\\n        orToolsPath=\"$(brew --prefix or-tools)\"\\n    fi\\n    mkdir -p ${orToolsPath}\\n    tar --strip 1 --dir ${orToolsPath} -xf ${orToolsFile}\\n    rm -rf ${baseDir}\\n}\\n\\n_installUbuntuCleanUp() {\\n    apt-get autoclean -y\\n    apt-get autoremove -y\\n}\\n\\n_installUbuntuPackages() {\\n    export DEBIAN_FRONTEND=\"noninteractive\"\\n    apt-get -y update\\n    apt-get -y install tzdata\\n    apt-get -y install \\\\\\n        automake \\\\\\n        autotools-dev \\\\\\n        binutils \\\\\\n        bison \\\\\\n        build-essential \\\\\\n        clang \\\\\\n        debhelper \\\\\\n        devscripts \\\\\\n        flex \\\\\\n        g++ \\\\\\n        gcc \\\\\\n        git \\\\\\n        lcov \\\\\\n        libffi-dev \\\\\\n        libgomp1 \\\\\\n        libomp-dev \\\\\\n        libpcre2-dev \\\\\\n        libpcre3-dev \\\\\\n        libreadline-dev \\\\\\n        libtcl \\\\\\n        python3-dev \\\\\\n        qt5-image-formats-plugins \\\\\\n        tcl \\\\\\n        tcl-dev \\\\\\n        tcl-tclreadline \\\\\\n        tcllib \\\\\\n        wget \\\\\\n        zlib1g-dev \\\\\\n\\n    if _versionCompare $1 -ge 22.10; then\\n        apt-get install -y \\\\\\n            libpython3.11 \\\\\\n            qt5-qmake \\\\\\n            qtbase5-dev \\\\\\n            qtbase5-dev-tools \\\\\\n            qtchooser\\n    elif [[ $1 == 22.04 ]]; then\\n        apt-get install -y \\\\\\n            libpython3.8 \\\\\\n            qt5-qmake \\\\\\n            qtbase5-dev \\\\\\n            qtbase5-dev-tools \\\\\\n            qtchooser\\n    else\\n        apt-get install -y \\\\\\n            libpython3.8 \\\\\\n            qt5-default\\n    fi\\n\\n    # need the strip \"hack\" above to run on docker\\n    strip --remove-section=.note.ABI-tag /usr/lib/x86_64-linux-gnu/libQt5Core.so\\n}\\n\\n_installRHELCleanUp() {\\n    yum clean -y all\\n    rm -rf /var/lib/apt/lists/*\\n}\\n\\n_installRHELPackages() {\\n    yum -y update\\n    if [[ $(yum repolist | egrep -c \"rhel-8-for-x86_64-appstream-rpms\") -eq 0 ]]; then\\n        yum -y install http://mirror.centos.org/centos/8-stream/BaseOS/x86_64/os/Packages/centos-gpg-keys-8-6.el8.noarch.rpm\\n        yum -y install http://mirror.centos.org/centos/8-stream/BaseOS/x86_64/os/Packages/centos-stream-repos-8-6.el8.noarch.rpm\\n        rpm --import /etc/pki/rpm-gpg/RPM-GPG-KEY-centosofficial\\n    fi\\n    yum -y install tzdata\\n    yum -y install redhat-rpm-config rpm-build\\n    yum -y install https://dl.fedoraproject.org/pub/epel/epel-release-latest-8.noarch.rpm\\n    yum -y install \\\\\\n        autoconf \\\\\\n        automake \\\\\\n        clang \\\\\\n        clang-devel \\\\\\n        gcc \\\\\\n        gcc-c++ \\\\\\n        gdb \\\\\\n        git \\\\\\n        glibc-devel \\\\\\n        libtool \\\\\\n        libffi-devel \\\\\\n        llvm7.0 \\\\\\n        llvm7.0-devel \\\\\\n        llvm7.0-libs \\\\\\n        make \\\\\\n        pcre-devel \\\\\\n        pcre2-devel \\\\\\n        pkgconf \\\\\\n        pkgconf-m4 \\\\\\n        pkgconf-pkg-config \\\\\\n        python3 \\\\\\n        python3-devel \\\\\\n        python3-pip \\\\\\n        qt5-qtbase-devel \\\\\\n        qt5-qtimageformats \\\\\\n        readline \\\\\\n        readline-devel \\\\\\n        tcl-devel \\\\\\n        tcl-tclreadline \\\\\\n        tcl-tclreadline-devel \\\\\\n        tcl-thread-devel \\\\\\n        tcllib \\\\\\n        wget \\\\\\n        zlib-devel\\n\\n    yum install -y \\\\\\n        http://repo.okay.com.mx/centos/8/x86_64/release/bison-3.0.4-10.el8.x86_64.rpm \\\\\\n        https://forensics.cert.org/centos/cert/7/x86_64/flex-2.6.1-9.el7.x86_64.rpm\\n}\\n\\n_installCentosCleanUp() {\\n    yum clean -y all\\n    rm -rf /var/lib/apt/lists/*\\n}', metadata={'source': 'etc/DependencyInstaller.sh', 'file_path': 'etc/DependencyInstaller.sh', 'file_name': 'DependencyInstaller.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='_installCentosCleanUp() {\\n    yum clean -y all\\n    rm -rf /var/lib/apt/lists/*\\n}\\n\\n_installCentosPackages() {\\n    yum update -y\\n    yum install -y tzdata\\n    yum groupinstall -y \"Development Tools\"\\n    if ! command -v lcov &> /dev/null; then\\n        yum install -y http://downloads.sourceforge.net/ltp/lcov-1.14-1.noarch.rpm\\n    fi\\n    if ! command -v yum list installed ius-release &> /dev/null; then\\n        yum install -y https://repo.ius.io/ius-release-el7.rpm\\n    fi\\n    if ! command -v yum list installed epel-release &> /dev/null; then\\n        yum install -y https://dl.fedoraproject.org/pub/epel/epel-release-latest-7.noarch.rpm\\n    fi\\n    yum install -y centos-release-scl\\n    yum install -y \\\\\\n        devtoolset-8 \\\\\\n        devtoolset-8-libatomic-devel \\\\\\n        libffi-devel \\\\\\n        libgomp \\\\\\n        libstdc++ \\\\\\n        llvm-toolset-7.0 \\\\\\n        llvm-toolset-7.0-libomp-devel \\\\\\n        pcre-devel \\\\\\n        pcre2-devel \\\\\\n        python-devel \\\\\\n        python36 \\\\\\n        python36-devel \\\\\\n        python36-libs \\\\\\n        python36-pip \\\\\\n        qt5-qtbase-devel \\\\\\n        qt5-qtimageformats \\\\\\n        readline-devel \\\\\\n        rh-python38-python \\\\\\n        rh-python38-python-libs \\\\\\n        rh-python38-python-pip \\\\\\n        rh-python38-scldevel \\\\\\n        tcl \\\\\\n        tcl-devel \\\\\\n        tcl-tclreadline \\\\\\n        tcl-tclreadline-devel \\\\\\n        tcllib \\\\\\n        wget \\\\\\n        zlib-devel\\n    }\\n\\n_installOpenSuseCleanUp() {\\n    zypper -n clean --all\\n    zypper -n packages --unneeded \\\\\\n        | awk -F\\'|\\' \\'NR==0 || NR==1 || NR==2 || NR==3 || NR==4 {next} {print $3}\\' \\\\\\n        | grep -v Name \\\\\\n        | xargs -r zypper -n remove --clean-deps;\\n}\\n\\n_installOpenSusePackages() {\\n    zypper refresh\\n    zypper -n update\\n    zypper -n install -t pattern devel_basis\\n    zypper -n install \\\\\\n        binutils \\\\\\n        clang \\\\\\n        gcc \\\\\\n        gcc11-c++ \\\\\\n        git \\\\\\n        gzip \\\\\\n        lcov \\\\\\n        libffi-devel \\\\\\n        libgomp1 \\\\\\n        libomp11-devel \\\\\\n        libpython3_6m1_0 \\\\\\n        libqt5-creator \\\\\\n        libqt5-qtbase \\\\\\n        libqt5-qtstyleplugins \\\\\\n        libstdc++6-devel-gcc8 \\\\\\n        llvm \\\\\\n        pcre-devel \\\\\\n        pcre2-devel \\\\\\n        python3-devel \\\\\\n        python3-pip \\\\\\n        qimgv \\\\\\n        readline-devel \\\\\\n        tcl \\\\\\n        tcl-devel \\\\\\n        tcllib \\\\\\n        wget \\\\\\n        zlib-devel\\n    update-alternatives --install /usr/bin/gcc gcc /usr/bin/gcc-11 50\\n    update-alternatives --install /usr/bin/g++ g++ /usr/bin/g++-11 50\\n}\\n\\n_installHomebrewPackage() {\\n    package=$1\\n    commit=$2\\n    url=https://raw.githubusercontent.com/Homebrew/homebrew-core/${commit}/Formula/${package}.rb\\n    curl -L ${url} > ${package}.rb\\n\\n    if brew list \"${package}\" &> /dev/null; then\\n        # Homebrew is awful at letting you use the version you want if a newer\\n        # version is installed. The package must be completely removed to ensure\\n        # only the correct version is installed\\n        brew remove --force --ignore-dependencies \"${package}\"\\n    fi\\n\\n    # Must ignore dependencies to avoid automatic upgrade\\n    export HOMEBREW_NO_INSTALLED_DEPENDENTS_CHECK=1\\n    brew install --ignore-dependencies --formula ./${package}.rb\\n    brew pin ${package}\\n\\n    # Cleanup\\n    rm ./${package}.rb\\n}\\n\\n_installDarwin() {\\n    if ! command -v brew &> /dev/null; then\\n      echo \"Homebrew is not found. Please install homebrew before continuing.\"\\n      exit 1\\n      fi\\n    if ! xcode-select -p &> /dev/null; then\\n      # xcode-select does not pause execution, so the user must handle it\\n      cat <<EOF\\nXcode command line tools not installed.\\nRun the following command to install them:\\n  xcode-select --install\\nThen, rerun this script.\\nEOF\\n      exit 1\\n    fi\\n    brew install bison boost cmake eigen flex libomp pyqt5 python swig tcl-tk zlib\\n\\n    # Some systems neeed this to correclty find OpenMP package during build\\n    brew link --force libomp', metadata={'source': 'etc/DependencyInstaller.sh', 'file_path': 'etc/DependencyInstaller.sh', 'file_name': 'DependencyInstaller.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='# Some systems neeed this to correclty find OpenMP package during build\\n    brew link --force libomp\\n\\n    # Lemon is not in the homebrew-core repo\\n    brew install The-OpenROAD-Project/lemon-graph/lemon-graph\\n\\n    # Install fmt 8.1.1 because fmt 9 causes compile errors\\n    _installHomebrewPackage \"fmt\" \"8643c850826702923f02d289e0f93a3b4433741b\"\\n    # Install spdlog 1.9.2\\n    _installHomebrewPackage \"spdlog\" \"0974b8721f2f349ed4a47a403323237e46f95ca0\"\\n}\\n\\n_installDebianCleanUp() {\\n    apt-get autoclean -y\\n    apt-get autoremove -y\\n}\\n\\n_installDebianPackages() {\\n    export DEBIAN_FRONTEND=\"noninteractive\"\\n    apt-get -y update\\n    apt-get -y install tzdata\\n    apt-get -y install \\\\\\n        automake \\\\\\n        autotools-dev \\\\\\n        binutils \\\\\\n        bison \\\\\\n        build-essential \\\\\\n        clang \\\\\\n        debhelper \\\\\\n        devscripts \\\\\\n        flex \\\\\\n        g++ \\\\\\n        gcc \\\\\\n        git \\\\\\n        lcov \\\\\\n        libgomp1 \\\\\\n        libomp-dev \\\\\\n        libpcre2-dev \\\\\\n        libpcre3-dev \\\\\\n        libreadline-dev \\\\\\n        libtcl \\\\\\n        python3-dev \\\\\\n        qt5-image-formats-plugins \\\\\\n        tcl-dev \\\\\\n        tcl-tclreadline \\\\\\n        tcllib \\\\\\n        wget \\\\\\n        zlib1g-dev\\n\\n    if [[ $1 == 10 ]]; then\\n        apt-get install -y \\\\\\n            libpython3.7 \\\\\\n            qt5-default\\n    else\\n        apt-get install -y \\\\\\n            libpython3.8 \\\\\\n            qtbase5-dev \\\\\\n            qtchooser \\\\\\n            qt5-qmake \\\\\\n            qtbase5-dev-tools\\n    fi\\n}\\n\\n_checkIsLocal() {\\n    if [[ \"${isLocal}\" == \"true\" ]]; then\\n        echo \"ERROR: cannot install base packages locally; you need privileged access.\" >&2\\n        echo \"Hint: -local is only used with -common to install common packages.\" >&2\\n        exit 1\\n    fi\\n}\\n\\n_help() {\\n    cat <<EOF\\n\\nUsage: $0\\n                                # Installs all of OpenROAD\\'s dependencies no\\n                                #     need to run -base or -common. Requires\\n                                #     privileged access.\\n                                #\\n       $0 -base\\n                                # Installs OpenROAD\\'s dependencies using\\n                                #     package managers (-common must be\\n                                #     executed in another command).\\n       $0 -common\\n                                # Installs OpenROAD\\'s common dependencies\\n                                #     (-base must be executed in another\\n                                #     command).\\n       $0 -prefix=DIR\\n                                # Installs common dependencies in an existing\\n                                #     user-specified directory. Only used\\n                                #     with -common. This flag cannot be used\\n                                #     with sudo or with root access.\\n       $0 -local\\n                                # Installs common dependencies in\\n                                #    \"$HOME/.local\". Only used with\\n                                #    -common. This flag cannot be used with\\n                                #    sudo or with root access.\\n\\nEOF\\n    exit \"${1:-1}\"\\n}\\n\\n# Default values\\nPREFIX=\"\"\\noption=\"all\"\\nisLocal=\"false\"\\nequivalenceDeps=\"no\"\\n# temp dir to download and compile\\nbaseDir=$(mktemp -d /tmp/DependencyInstaller-XXXXXX)', metadata={'source': 'etc/DependencyInstaller.sh', 'file_path': 'etc/DependencyInstaller.sh', 'file_name': 'DependencyInstaller.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='EOF\\n    exit \"${1:-1}\"\\n}\\n\\n# Default values\\nPREFIX=\"\"\\noption=\"all\"\\nisLocal=\"false\"\\nequivalenceDeps=\"no\"\\n# temp dir to download and compile\\nbaseDir=$(mktemp -d /tmp/DependencyInstaller-XXXXXX)\\n\\n# default values, can be overwritten by cmdline args\\nwhile [ \"$#\" -gt 0 ]; do\\n    case \"${1}\" in\\n        -h|-help)\\n            _help 0\\n            ;;\\n        -run|-runtime)\\n            echo \"The use of this flag is deprecated and will be removed soon.\"\\n            ;;\\n        -dev|-development)\\n            echo \"The use of this flag is deprecated and will be removed soon.\"\\n            ;;\\n        -base)\\n            if [[ \"${option}\" != \"all\" ]]; then\\n                echo \"WARNING: previous argument -${option} will be overwritten with -base.\" >&2\\n            fi\\n            option=\"base\"\\n            ;;\\n        -common)\\n            if [[ \"${option}\" != \"all\" ]]; then\\n                echo \"WARNING: previous argument -${option} will be overwritten with -common.\" >&2\\n            fi\\n            option=\"common\"\\n            ;;\\n        -eqy)\\n            equivalenceDeps=\"yes\"\\n            ;;\\n        -local)\\n            if [[ $(id -u) == 0 ]]; then\\n                echo \"ERROR: cannot install locally (i.e., use -local) if you are root or using sudo.\" >&2\\n                exit 1\\n            fi\\n            if [[ ! -z ${PREFIX} ]]; then\\n                echo \"WARNING: previous argument -prefix will be overwritten with -local\"\\n            fi\\n            export PREFIX=\"${HOME}/.local\"\\n            export isLocal=\"true\"\\n            ;;\\n        -prefix=*)\\n            if [[ ! -z ${PREFIX} ]]; then\\n                echo \"WARNING: previous argument -local will be overwritten with -prefix\"\\n                export isLocal=\"false\"\\n            fi\\n            export PREFIX=\"$(realpath $(echo $1 | sed -e \\'s/^[^=]*=//g\\'))\"\\n            ;;\\n        *)\\n            echo \"unknown option: ${1}\" >&2\\n            _help\\n            ;;\\n    esac\\n    shift 1\\ndone\\n\\nplatform=\"$(uname -s)\"\\ncase \"${platform}\" in\\n    \"Linux\" )\\n        if [[ -f /etc/os-release ]]; then\\n            os=$(awk -F= \\'/^NAME/{print $2}\\' /etc/os-release | sed \\'s/\"//g\\')\\n        else\\n            os=\"Unidentified OS, could not find /etc/os-release.\"\\n        fi\\n        ;;\\n    \"Darwin\" )\\n        if [[ $(id -u) == 0 ]]; then>&2\\n            echo \"ERROR: cannot install on macOS if you are root or using sudo (not recommended for brew).\" >&2\\n            exit 1\\n        fi\\n        os=\"Darwin\"\\n        ;;\\n    *)\\n        echo \"${platform} is not supported\" >&2\\n        echo \"We only officially support Linux at the moment.\" >&2\\n        _help\\n        ;;\\nesac', metadata={'source': 'etc/DependencyInstaller.sh', 'file_path': 'etc/DependencyInstaller.sh', 'file_name': 'DependencyInstaller.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='case \"${os}\" in\\n    \"CentOS Linux\" )\\n        if [[ \"${option}\" == \"base\" || \"${option}\" == \"all\" ]]; then\\n            _checkIsLocal\\n            _installCentosPackages\\n            _installCentosCleanUp\\n        fi\\n        if [[ \"${option}\" == \"common\" || \"${option}\" == \"all\" ]]; then\\n            _installCommonDev\\n            _installOrTools \"centos\" \"7\" \"amd64\"\\n        fi\\n        cat <<EOF\\nTo enable Python 3.8 (required for eqy) you need to run:\\n    source /opt/rh/rh-python38/enable\\nTo enable GCC-8 or Clang-7 you need to run:\\n    source /opt/rh/devtoolset-8/enable\\n    source /opt/rh/llvm-toolset-7.0/enable\\nEOF\\n        ;;\\n    \"Ubuntu\" )\\n        version=$(awk -F= \\'/^VERSION_ID/{print $2}\\' /etc/os-release | sed \\'s/\"//g\\')\\n        if [[ \"${option}\" == \"base\" || \"${option}\" == \"all\" ]]; then\\n            _checkIsLocal\\n            _installUbuntuPackages \"${version}\"\\n            _installUbuntuCleanUp\\n        fi\\n        if [[ \"${option}\" == \"common\" || \"${option}\" == \"all\" ]]; then\\n            _installCommonDev\\n            if _versionCompare ${version} -gt 22.10; then\\n                version=22.10\\n            fi\\n            _installOrTools \"ubuntu\" \"${version}\" \"amd64\"\\n        fi\\n        ;;\\n    \"Red Hat Enterprise Linux\")\\n        if [[ \"${option}\" == \"base\" || \"${option}\" == \"all\" ]]; then\\n            _checkIsLocal\\n            _installRHELPackages\\n            _installRHELCleanUp\\n        fi\\n        if [[ \"${option}\" == \"common\" || \"${option}\" == \"all\" ]]; then\\n            _installCommonDev\\n            _installOrTools \"centos\" \"8\" \"amd64\"\\n        fi\\n        ;;\\n    \"Darwin\" )\\n        _installDarwin\\n        _installOrTools \"macOS\" \"13.0.1\" $(uname -m)\\n        cat <<EOF\\n\\nTo install or run openroad, update your path with:\\n    export PATH=\"\\\\$(brew --prefix bison)/bin:\\\\$(brew --prefix flex)/bin:\\\\$(brew --prefix tcl-tk)/bin:\\\\${PATH}\"\\n    export CMAKE_PREFIX_PATH=\\\\$(brew --prefix or-tools)\\nEOF\\n        ;;\\n    \"openSUSE Leap\" )\\n        if [[ \"${option}\" == \"base\" || \"${option}\" == \"all\" ]]; then\\n            _checkIsLocal\\n            _installOpenSusePackages\\n            _installOpenSuseCleanUp\\n        fi\\n        if [[ \"${option}\" == \"common\" || \"${option}\" == \"all\" ]]; then\\n            _installCommonDev\\n            _installOrTools \"opensuse\" \"leap\" \"amd64\"\\n        fi\\n        cat <<EOF\\nTo enable GCC-11 you need to run:\\n        update-alternatives --install /usr/bin/gcc gcc /usr/bin/gcc-11 50\\n        update-alternatives --install /usr/bin/g++ g++ /usr/bin/g++-11 50\\nEOF\\n        ;;\\n    \"Debian GNU/Linux\" )\\n        version=$(awk -F= \\'/^VERSION_ID/{print $2}\\' /etc/os-release | sed \\'s/\"//g\\')\\n        if [[ \"${option}\" == \"base\" || \"${option}\" == \"all\" ]]; then\\n            _checkIsLocal\\n            _installDebianPackages \"${version}\"\\n            _installDebianCleanUp\\n        fi\\n        if [[ \"${option}\" == \"common\" || \"${option}\" == \"all\" ]]; then\\n            _installCommonDev\\n            _installOrTools \"debian\" \"${version}\" \"amd64\"\\n        fi\\n        ;;\\n    *)\\n        echo \"unsupported system: ${os}\" >&2\\n        _help\\n        ;;\\nesac', metadata={'source': 'etc/DependencyInstaller.sh', 'file_path': 'etc/DependencyInstaller.sh', 'file_name': 'DependencyInstaller.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='#!/usr/bin/env bash\\n\\nset -euo pipefail\\n\\ncd \"$(dirname $(readlink -f $0))/../\"\\n\\nbaseDir=\"$(pwd)\"\\n# docker hub organization/user from where to pull/push images\\norg=openroad\\n\\n_help() {\\n    cat <<EOF\\nusage: $0 [CMD] [OPTIONS]\\n\\n  CMD:\\n  create                        Create a docker image\\n  test                          Test the docker image\\n  push                          Push the docker image to Docker Hub\\n\\n  OPTIONS:\\n  -compiler=COMPILER_NAME       Choose between gcc (default) and clang. Valid\\n                                  only if the target is \\'builder\\'.\\n  -os=OS_NAME                   Choose beween centos7 (default), ubuntu20.04, ubuntu22.04, rhel, opensuse, debian10 and debian11.\\n  -target=TARGET                Choose target fo the Docker image:\\n                                  \\'dev\\': os + packages to compile app\\n                                  \\'builder\\': os + packages to compile app +\\n                                             copy source code and build app\\n                                  \\'binary\\': os + packages to run a compiled\\n                                            app + binary set as entrypoint\\n  -threads                      Max number of threads to use if compiling.\\n                                  Default = \\\\$(nproc)\\n  -sha                          Use git commit sha as the tag image. Default is\\n                                  \\'latest\\'.\\n  -h -help                      Show this message and exits\\n  -local                        Installs with prefix /home/openroad-deps\\n\\nEOF\\n    exit \"${1:-1}\"\\n}', metadata={'source': 'etc/DockerHelper.sh', 'file_path': 'etc/DockerHelper.sh', 'file_name': 'DockerHelper.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='EOF\\n    exit \"${1:-1}\"\\n}\\n\\n_setup() {\\n    commitSha=\"$(git rev-parse HEAD)\"\\n    case \"${compiler}\" in\\n        \"gcc\" | \"clang\" )\\n            ;;\\n        * )\\n            echo \"Compiler ${compiler} not supported\" >&2\\n            _help\\n            ;;\\n    esac\\n    case \"${os}\" in\\n        \"centos7\")\\n            osBaseImage=\"centos:centos7\"\\n            ;;\\n        \"ubuntu20.04\")\\n            osBaseImage=\"ubuntu:20.04\"\\n            ;;\\n        \"ubuntu22.04\")\\n            osBaseImage=\"ubuntu:22.04\"\\n            ;;\\n        \"opensuse\")\\n            osBaseImage=\"opensuse/leap\"\\n            ;;\\n        \"debian10\")\\n            osBaseImage=\"debian:buster\"\\n            ;;\\n        \"debian11\")\\n            osBaseImage=\"debian:bullseye\"\\n            ;;\\n        \"rhel\")\\n            osBaseImage=\"redhat/ubi8\"\\n            ;;\\n        *)\\n            echo \"Target OS ${os} not supported\" >&2\\n            _help\\n            ;;\\n    esac\\n    imageName=\"${IMAGE_NAME_OVERRIDE:-\"${org}/${os}-${target}\"}\"\\n    if [[ \"${useCommitSha}\" == \"yes\" ]]; then\\n        imageTag=\"${commitSha}\"\\n    else\\n        imageTag=\"latest\"\\n    fi\\n    case \"${target}\" in\\n        \"builder\" )\\n            fromImage=\"${FROM_IMAGE_OVERRIDE:-\"${org}/${os}-dev\"}:${imageTag}\"\\n            context=\".\"\\n            buildArgs=\"--build-arg compiler=${compiler}\"\\n            buildArgs=\"${buildArgs} --build-arg numThreads=${numThreads}\"\\n            if [[ \"${isLocal}\" == \"yes\" ]]; then\\n                buildArgs=\"${buildArgs} --build-arg LOCAL_PATH=${LOCAL_PATH}/bin\"\\n            fi\\n            imageName=\"${IMAGE_NAME_OVERRIDE:-\"${imageName}-${compiler}\"}\"\\n            ;;\\n        \"dev\" )\\n            fromImage=\"${FROM_IMAGE_OVERRIDE:-$osBaseImage}\"\\n            context=\"etc\"\\n            buildArgs=\"\"\\n            if [[ \"${isLocal}\" == \"yes\" ]]; then\\n                buildArgs=\"-prefix=${LOCAL_PATH}\"\\n            fi\\n            if [[ \"${equivalenceDeps}\" == \"yes\" ]]; then\\n                buildArgs=\"${buildArgs} -eqy\"\\n            fi\\n            if [[ \"${buildArgs}\" != \"\" ]]; then\\n                buildArgs=\"--build-arg INSTALLER_ARGS=\\'${buildArgs}\\'\"\\n            fi\\n            ;;\\n        \"binary\" )\\n            fromImage=\"${FROM_IMAGE_OVERRIDE:-${org}/${os}-dev}:${imageTag}\"\\n            context=\"etc\"\\n            copyImage=\"${COPY_IMAGE_OVERRIDE:-\"${org}/${os}-builder-${compiler}\"}:${imageTag}\"\\n            buildArgs=\"--build-arg copyImage=${copyImage}\"\\n            ;;\\n        *)\\n            echo \"Target ${target} not found\" >&2\\n            _help\\n            ;;\\n    esac\\n    imagePath=\"${imageName}:${imageTag}\"\\n    buildArgs=\"--build-arg fromImage=${fromImage} ${buildArgs}\"\\n    file=\"docker/Dockerfile.${target}\"\\n}\\n\\n_test() {\\n    echo \"Run regression test on ${imagePath}\"\\n    case \"${target}\" in\\n        \"builder\" )\\n            ;;\\n        *)\\n            echo \"Target ${target} is not valid candidate to run regression\" >&2\\n            _help\\n            ;;\\n    esac\\n    if [[ \"$(docker images -q ${imagePath} 2> /dev/null)\" == \"\" ]]; then\\n        echo \"Could not find ${imagePath}, will attempt to create it\" >&2\\n        _create\\n    fi\\n    docker run --rm \"${imagePath}\" \"./docker/test_wrapper.sh\" \"${compiler}\" \"./test/regression\"\\n}\\n\\n_create() {\\n    echo \"Create docker image ${imagePath} using ${file}\"\\n    eval docker build --file \"${file}\" --tag \"${imagePath}\" ${buildArgs} \"${context}\"\\n}\\n\\n_push() {\\n    case \"${target}\" in\\n        \"dev\" )\\n            read -p \"Will push docker image ${imagePath} to DockerHub [y/N]\" -n 1 -r\\n            echo\\n            if [[ $REPLY =~ ^[Yy]$  ]]; then\\n                mkdir -p build\\n\\n                OS_LIST=\"centos7 ubuntu20.04 ubuntu22.04\"\\n                # create image with sha and latest tag for all os\\n                for os in ${OS_LIST}; do\\n                    ./etc/DockerHelper.sh create -target=dev \\\\\\n                        2>&1 | tee build/create-${os}-latest.log &\\n                done\\n                wait', metadata={'source': 'etc/DockerHelper.sh', 'file_path': 'etc/DockerHelper.sh', 'file_name': 'DockerHelper.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='for os in ${OS_LIST}; do\\n                    ./etc/DockerHelper.sh create -target=dev -sha \\\\\\n                        2>&1 | tee build/create-${os}-${commitSha}.log &\\n                done\\n                wait\\n\\n                # test image with sha and latest tag for all os and compiler\\n                for os in ${OS_LIST}; do\\n                    ./etc/DockerHelper.sh test -target=builder -sha \\\\\\n                        2>&1 | tee build/test-${os}-gcc-latest.log &\\n                done\\n                wait\\n\\n                for os in ${OS_LIST}; do\\n                    ./etc/DockerHelper.sh test -target=builder -sha -compiler=clang \\\\\\n                        2>&1 | tee build/test-${os}-clang-latest.log &\\n                done\\n                wait\\n\\n                for os in ${OS_LIST}; do\\n                    echo [DRY-RUN] docker push openroad/${os}-dev:latest\\n                    echo [DRY-RUN] docker push openroad/${os}-dev:${commitSha}\\n                done\\n\\n            else\\n                echo \"Will not push.\"\\n            fi\\n            ;;\\n        *)\\n            echo \"Target ${target} is not valid candidate for push to DockerHub.\" >&2\\n            _help\\n            ;;\\n    esac\\n}\\n\\n#\\n# MAIN\\n#\\n\\n# script has at least 1 argument, the rule\\nif [[ $# -lt 1 ]]; then\\n    echo \"Too few arguments\" >&2\\n    _help\\nfi\\n\\n_rule=\"_${1}\"\\nshift 1\\n\\n# check if the rule is exists\\nif [[ -z $(command -v \"${_rule}\") ]]; then\\n    echo \"Command ${_rule/_/} not found\" >&2\\n    _help\\nfi\\n\\n# default values, can be overwritten by cmdline args\\nos=\"centos7\"\\ntarget=\"dev\"\\ncompiler=\"gcc\"\\nuseCommitSha=\"no\"\\nisLocal=\"no\"\\nequivalenceDeps=\"yes\"\\nif [[ \"$OSTYPE\" == \"linux-gnu\"* ]]; then\\n  numThreads=$(nproc --all)\\nelif [[ \"$OSTYPE\" == \"darwin\"* ]]; then\\n  numThreads=$(sysctl -n hw.ncpu)\\nelse\\n  cat << EOF\\nWARNING: Unsupported OSTYPE: cannot determine number of host CPUs\"\\n  Defaulting to 2 threads. Use --threads N to use N threads\"\\nEOF\\n  numThreads=2\\nfi\\nLOCAL_PATH=\"/home/openroad-deps\"\\n\\nwhile [ \"$#\" -gt 0 ]; do\\n    case \"${1}\" in\\n        -h|-help)\\n            _help 0\\n            ;;\\n        -compiler=*)\\n            compiler=\"${1#*=}\"\\n            ;;\\n        -os=* )\\n            os=\"${1#*=}\"\\n            ;;\\n        -target=* )\\n            target=\"${1#*=}\"\\n            ;;\\n        -threads=* )\\n            numThreads=\"${1#*=}\"\\n            ;;\\n        -sha )\\n            useCommitSha=yes\\n            ;;\\n        -local )\\n            isLocal=yes\\n            ;;\\n        -no_eqy )\\n            equivalenceDeps=no\\n            ;;\\n        -compiler | -os | -target )\\n            echo \"${1} requires an argument\" >&2\\n            _help\\n            ;;\\n        *)\\n            echo \"unknown option: ${1}\" >&2\\n            _help\\n            ;;\\n    esac\\n    shift 1\\ndone\\n\\n_setup\\n\\n\"${_rule}\"', metadata={'source': 'etc/DockerHelper.sh', 'file_path': 'etc/DockerHelper.sh', 'file_name': 'DockerHelper.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='#!/usr/bin/env bash\\n\\nset -euo pipefail\\n\\n# Make sure we are on the correct folder before beginning\\ncd \"$(dirname $(readlink -f $0))/../\"\\n\\nmkdir -p build\\nexec > >(tee -i build/openroad-env.log)\\nexec 2>&1\\n\\nisGitRepo=\"$(git -C . rev-parse 2>/dev/null; echo $?)\"\\n\\nif [[ \"${isGitRepo}\" != 0 ]]; then\\n    cat <<EOF\\nUnknown git commit, this is not a git repository.\\n\\nPlease make sure that you have the latest code changes and add the commit\\nhash in the description.\\n\\nEOF\\nelse\\n    latestGitCommit=\"$(git ls-remote https://github.com/The-OpenROAD-Project/OpenROAD.git HEAD | awk \\'{print $1}\\')\"\\n    currentGitCommit=\"$(git rev-parse HEAD)\"\\n    if [[ ${currentGitCommit} != ${latestGitCommit} ]]; then\\n        echo \"[WARNING] Your current OpenROAD version is outdated.\"\\n        echo \"It is recommened to pull the latest changes.\"\\n        echo \"If problem persists, file a github issue with the re-producible test case.\"\\n    else\\n        echo \"Git commit: ${currentGitCommit}\"\\n    fi\\nfi\\n\\nplatform=\"$(uname -s)\"\\necho \"kernel: ${platform} $(uname -r)\"\\n\\ncase \"${platform}\" in\\n    \"Linux\" )\\n        if [[ -f /etc/os-release ]]; then\\n            os=$(awk -F= \\'/^NAME/{print $2}\\' /etc/os-release | sed \\'s/\"//g\\')\\n            version=$(awk -F= \\'/^VERSION=/{print $2}\\' /etc/os-release | sed \\'s/\"//g\\')\\n        else\\n            os=\"Unidentified OS, could not find /etc/os-release.\"\\n            version=\"\"\\n        fi\\n        ;;\\n    \"Darwin\" )\\n        os=\"$(sw_vers | sed -n \\'s/^ProductName://p\\')\"\\n        version=\"$(sw_vers | sed -n \\'s/^ProductVersion://p\\')\"\\n        ;;\\n    *)\\n        echo \"OS: ${os} ${version}\"\\n        ;;\\nesac\\n\\necho \"os: ${os} ${version}\" | sed \\'s/\\\\s\\\\+/ /g\\'\\ncmake --version | sed 1q\\nenvTempDir=\"$(mktemp -d)\"\\ncmake -B \"${envTempDir}\" | sed -n \\'/--/p\\'\\nrm -rf \"${envTempDir}\"', metadata={'source': 'etc/Env.sh', 'file_path': 'etc/Env.sh', 'file_name': 'Env.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='################################\\n# You need to provide the script with 3 main arguments\\n# --base_db_path <the relative path to the db file to perform the step on>\\n# --error_string <the output that indicates a target error has occured>\\n# --step <Command used to perform a step on the base_db file>\\n# You also have 1 additional argument\\n# --persistence <a value in [1,6] indicating maximum granularity where maximum granularity = 2^persistence>\\n# --use_stdout <a flag to either enable or disable detecting the error string from stdout in addition to stderr>\\n# --dump_def <a flag to either enable or disable dumping def per each step, could be used if the step acts on a def file rather than an odb>\\n\\n# EXAMPLE COMMAND:\\n# Assuming running in a directory with the following files in:\\n# deltaDebug.py base.odb step.sh\\n# openroad -python deltaDebug.py --base_db_path base.odb --error_string <any_possible_error> --step \\'./step.sh\\' \\n#                                --persistence 5  --use_stdout --dump_def \\n\\n# N.B: step.sh shall read base.odb (or base.def in case the flag dump_def = 1) and operate on it\\n# where the script manipulates base.odb between steps to reduce its size. \\n################################\\n\\nimport odb\\nimport os\\nimport signal\\nimport subprocess \\nimport argparse\\nimport shutil\\nimport select\\nimport time\\nfrom math import ceil\\nimport errno\\nimport enum\\n\\n\\n\\nparser = argparse.ArgumentParser(\\'Arguments for delta debugging\\')\\nparser.add_argument(\\'--base_db_path\\', type=str, help=\\'Path to the db file to perform the step on\\')\\nparser.add_argument(\\'--error_string\\', type=str, help=\\'The output that indicates target error has occured\\')\\nparser.add_argument(\\'--step\\', type=str, help=\\'Command used to perform step on the input odb file\\')\\nparser.add_argument(\\'--persistence\\', type=int, default=1, choices=[1,2,3,4,5,6], help= \\'Indicates maximum input fragmentation; fragments = 2^persistence; value in [1,6]\\')\\nparser.add_argument(\\'--use_stdout\\', action=\\'store_true\\', help=\\'Enables reading the error string from standard output\\')\\nparser.add_argument(\\'--exit_early_on_error\\', action=\\'store_true\\', help=\\'Exit early on unrelated errors to speed things up, but risks exiting on false negatives.\\')\\nparser.add_argument(\\'--dump_def\\', action=\\'store_true\\', help=\\'Determines whether to dumb def at each step in addition to the odb\\')\\n\\n\\nclass cutLevel(enum.Enum):\\n    Nets = 0\\n    Insts = 1\\n\\nclass deltaDebugger:\\n    def __init__(self, opt):\\n        if not os.path.exists(opt.base_db_path):\\n            raise FileNotFoundError(errno.ENOENT, os.strerror(errno.ENOENT), opt.base_db_path)\\n\\n        base_db_directory = os.path.dirname(opt.base_db_path)\\n        base_db_name = os.path.basename(opt.base_db_path)\\n        self.base_db_file = opt.base_db_path\\n\\n        self.error_string = opt.error_string\\n        self.use_stdout = opt.use_stdout\\n        self.exit_early_on_error = opt.exit_early_on_error\\n        self.step_count = 0\\n\\n        # timeout used to measure the time the original input takes\\n        # to reach an error to use as standard timeout for different \\n        # cuts.\\n        self.timeout = 1e6 # Timeout in seconds\\n        \\n        # Setting persistence for the run\\n        self.persistence = opt.persistence\\n        \\n        # Temporary file names to hold the original base_db file across the run\\n        self.original_base_db_file = os.path.join(base_db_directory, f\"deltaDebug_base_original_{base_db_name}\")\\n\\n        # Temporary file used to hold current base_db to ensure its integrity across cuts\\n        self.temp_base_db_file = os.path.join(base_db_directory, f\"deltaDebug_base_temp_{base_db_name}\")\\n\\n        # The name of the result file after running deltaDebug \\n        self.deltaDebug_result_base_file = os.path.join(base_db_directory, f\"deltaDebug_base_result_{base_db_name}\")\\n        \\n        # This determines whether design def shall be dumped or not\\n        self.dump_def = opt.dump_def \\n        if(self.dump_def != 0):\\n            self.base_def_file = self.base_db_file[:-3] + \"def\"', metadata={'source': 'etc/deltaDebug.py', 'file_path': 'etc/deltaDebug.py', 'file_name': 'deltaDebug.py', 'file_type': '.py'}),\n",
       " Document(page_content='# A variable to hold the base_db \\n        self.base_db  = None   \\n        \\n        # Debugging level \\n        # cutLevel.Insts starts with inst then nets, cutLevel.Nets cuts nets only.\\n        self.cut_level = cutLevel.Insts\\n\\n        # step command\\n        self.step = opt.step\\n\\n    def debug(self):\\n        # copy original base db file to avoid overwritting it\\n        print(\"Backing up original base file.\")\\n        shutil.copy(self.base_db_file, self.original_base_db_file)\\n        \\n        # Rename the base db file to a temp name to keep it from overwritting across the two steps cut\\n        os.rename(self.base_db_file, self.temp_base_db_file)\\n        \\n        # Perform a step with no cuts to measure timeout\\n        print(\"Performing a step with the original input file to calculate timeout.\")\\n        self.perform_step()\\n\\n        while(True):\\n            err = None\\n            self.n = 2 # Initial Number of cuts\\n\\n            while self.n <= (2 ** self.persistence):\\n                error_in_range = None\\n                for j in range(self.n):\\n                    current_err = self.perform_step(cut_index = j)\\n                    if(current_err == \"NOCUT\"):\\n                        break\\n                    elif(current_err != None):\\n                        # Found the target error with the cut DB\\n                        #\\n                        # This is a suitable level of detail to look for more errors,\\n                        # complete this level of detail.\\n                        err = current_err\\n                        error_in_range = current_err\\n                        self.prepare_new_step()\\n\\n                if(error_in_range == None):\\n                    # Increase the granularity of the cut in case target error not found\\n                    self.n *= 2\\n                elif self.n >= 8:\\n                    # Found errors, decrease granularity\\n                    self.n = int(self.n / 2)\\n                else:\\n                    break\\n\\n            if(err == None or err == \"NOCUT\"):\\n                if(self.cut_level == cutLevel.Insts):\\n                    # Reduce cut level from inst to nets\\n                    self.cut_level = cutLevel.Nets\\n                else:\\n                    # We are done and we found the smallest input file that\\n                    # produces the target error.\\n                    break\\n\\n\\n        # Change deltaDebug resultant base_db file name to a representative name\\n        if os.path.exists(self.temp_base_db_file):\\n            os.rename(self.temp_base_db_file, self.deltaDebug_result_base_file)\\n\\n        # Restoring the original base_db file \\n        if os.path.exists(self.original_base_db_file):\\n            os.rename(self.original_base_db_file, self.base_db_file)\\n\\n        print(\"___________________________________\")\\n        print(f\"Resultant file is {self.deltaDebug_result_base_file}\")\\n        print(\"Delta Debugging Done!\")\\n\\n    \\n    # A function that do a cut in the db, writes the base db to disk\\n    # and calls the step funtion, then returns the stderr of the step.\\n    def perform_step(self, cut_index = -1):\\n       \\n        # read base db in memory\\n        print(\"___________________________________\")\\n        print(\"Reading base odb file\", flush=True)\\n        self.base_db  = odb.dbDatabase.create()\\n        self.base_db  = odb.read_db(self.base_db , self.temp_base_db_file)\\n        \\n        # Cut the block with the given step index. \\n        # if cut index of -1 is provided it means\\n        # that no cut will be made.\\n        if(cut_index != -1):\\n            cut_result = self.cut_block(index = cut_index)\\n            if(cut_result == \"NOCUT\"):\\n                # No more cuts are possible\\n                return cut_result\\n\\n        # Write DB\\n        print(\"Writing odb file\", flush=True)\\n        odb.write_db(self.base_db, self.base_db_file)\\n        if(self.dump_def != 0):\\n            print(\"Writing def file\")\\n            odb.write_def(self.base_db.getChip().getBlock(), self.base_def_file)', metadata={'source': 'etc/deltaDebug.py', 'file_path': 'etc/deltaDebug.py', 'file_name': 'deltaDebug.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Destroy the DB in memory to avoid being out-of-memory when\\n        # the step code is running\\n        if(self.base_db != None):\\n            self.base_db.destroy(self.base_db)\\n\\n        if(cut_index != -1):\\n            self.step_count += 1\\n        print(f\"Step {self.step_count} is running, deltaDebug is waiting.\", flush=True)\\n         \\n        # Perform step, and check the error code  \\n        start_time = time.time()\\n        error_string = self.run_command(self.step)\\n        end_time = time.time()\\n        \\n        # Handling timeout so as not to run the code for time\\n        # that is more than the original buggy code or a \\n        # buggy cut.\\n        if(error_string != None):\\n            self.timeout = max(120, 1.2 * (end_time - start_time))\\n            print(f\"Timeout updated to approx {ceil(self.timeout/60.0)} minutes!\")\\n\\n        print(f\"Error Code found: {error_string}\")\\n        print(f\"Step {self.step_count} is done.\", flush=True)\\n\\n        return error_string\\n\\n\\n    def run_command(self, command):\\n        output = \\'\\'\\n        error_string = None # None for any error code other than self.error_string\\n        poll_obj = select.poll()\\n        if(self.use_stdout == 0):\\n            process = subprocess.Popen( command, \\n                                        shell = True, \\n                                        stdout=subprocess.DEVNULL, \\n                                        stderr=subprocess.PIPE,\\n                                        encoding= \\'utf-8\\', \\n                                        preexec_fn=os.setsid)\\n            poll_obj.register(process.stderr, select.POLLIN)\\n        else:\\n            process = subprocess.Popen( command,\\n                                        shell = True,\\n                                        stdout=subprocess.PIPE, \\n                                        stderr=subprocess.STDOUT,\\n                                        encoding= \\'utf-8\\',\\n                                        preexec_fn=os.setsid)\\n            poll_obj.register(process.stdout, select.POLLIN)\\n        \\n        start_time = time.time()\\n        while(True):\\n            if(poll_obj.poll(0)): # polling on the output of the process\\n                if(self.use_stdout == 0):\\n                    output = process.stderr.readline()  \\n                else:\\n                    output = process.stdout.readline()\\n            \\n                if(output.find(self.error_string) != -1):\\n                    # found the error code that we are searching for.\\n                    os.killpg(os.getpgid(process.pid), signal.SIGKILL)\\n                    error_string = self.error_string\\n                    break\\n                elif(self.exit_early_on_error and output.find(\"ERROR\") != -1):\\n                    # Found different error (bad cut) so we can just\\n                    # terminate early and ignore this cut.\\n                    os.killpg(os.getpgid(process.pid), signal.SIGKILL)\\n                    break\\n\\n            curr_time = time.time()\\n            if((curr_time - start_time) > self.timeout):\\n                print(f\"Step {self.step_count} timed out!\", flush=True)\\n                os.killpg(os.getpgid(process.pid), signal.SIGKILL)\\n                break\\n            \\n            if(process.poll() is not None):\\n                break\\n            \\n                \\n        return error_string\\n\\n\\n    # A function to rename a smaller db file that produces the target error\\n    # to the temporary name used to load a base db to perfrom further \\n    # cutting on it.\\n    def prepare_new_step(self):\\n        # Delete the old temporary db file\\n        if(os.path.exists(self.temp_base_db_file)):\\n            os.remove(self.temp_base_db_file)\\n        # Rename the new base db file to the temp name to keep it from overwrtting across the two steps cut\\n        if os.path.exists(self.base_db_file):\\n            os.rename(self.base_db_file, self.temp_base_db_file)', metadata={'source': 'etc/deltaDebug.py', 'file_path': 'etc/deltaDebug.py', 'file_name': 'deltaDebug.py', 'file_type': '.py'}),\n",
       " Document(page_content='def clear_dont_touch_inst(self, inst):\\n        inst.setDoNotTouch(False)\\n        for iterm in inst.getITerms():\\n            net = iterm.getNet()\\n            if net:\\n                net.setDoNotTouch(False)\\n\\n    def clear_dont_touch_net(self, net):\\n        net.setDoNotTouch(False)\\n        for iterm in net.getITerms():\\n            iterm.getInst().setDoNotTouch(False)\\n        \\n    # A function that cuts the block according to the given direction\\n    # and ratio. It also uses the class cut level  to identify\\n    # whehter to cut Insts or Nets.\\n    def cut_block(self, index = 0):  \\n        block = self.base_db.getChip().getBlock()\\n        if(self.cut_level == cutLevel.Insts): # Insts cut level\\n            elms = block.getInsts()\\n            print(\"Insts level debugging\")\\n\\n        elif(self.cut_level == cutLevel.Nets): # Nets cut level \\n            elms = block.getNets()\\n            print(\"Nets level debugging\")\\n                    \\n        print(f\"Number of Insts {len(block.getInsts())}\\\\nNumber of Nets {len(block.getNets())}\")\\n        \\n        num_elms = len(elms)\\n        num_elms_to_cut = int(num_elms * 1.0 / self.n)\\n        if(num_elms == 1 or num_elms_to_cut == 0):\\n            # No further cuts could be done on the current odb\\n            return \"NOCUT\"\\n        \\n        start = index * num_elms_to_cut\\n        end = start + num_elms_to_cut\\n\\n        cut_position_string = \\'#\\' * self.n\\n        cut_position_string = cut_position_string[:index] + \\'C\\' + cut_position_string[index+1:]\\n        print(f\"Number of elements to be cut is {num_elms_to_cut}, [{cut_position_string}]\", flush=True)\\n\\n        for i in range (start, end):\\n            elm = elms[i]\\n            if self.cut_level == cutLevel.Insts: \\n                self.clear_dont_touch_inst(elm)\\n            elif self.cut_level == cutLevel.Nets:\\n                self.clear_dont_touch_net(elm)\\n            elm.destroy(elm)\\n\\n        print(\"Done cutting design.\", flush=True)\\n        return 0        \\n\\n\\n\\nif __name__ == \\'__main__\\':\\n    opt = parser.parse_args()\\n    debugger = deltaDebugger(opt)\\n    debugger.debug()', metadata={'source': 'etc/deltaDebug.py', 'file_path': 'etc/deltaDebug.py', 'file_name': 'deltaDebug.py', 'file_type': '.py'}),\n",
       " Document(page_content='#!/usr/bin/env python3\\n\\n############################################################################\\n##\\n## Copyright (c) 2021, The Regents of the University of California\\n## All rights reserved.\\n##\\n## BSD 3-Clause License\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n##\\n############################################################################\\n\\n# Usage:\\n# cd src/<tool>\\n# ../../etc/FindMessages.py > messages.txt\\n\\nimport argparse\\nimport glob\\nimport os\\nimport re\\nimport sys\\nfrom collections import defaultdict\\n\\ndef parse_args():\\n    parser = argparse.ArgumentParser(\\n        description=\"\"\"\\n          Find logger calls and report sorted message IDs.\\n          Also checks for duplicate message IDs.\\n        \"\"\",\\n        formatter_class=argparse.ArgumentDefaultsHelpFormatter\\n    )\\n    parser.add_argument(\\n        \"-d\",\\n        \"--dir\",\\n        default=os.getcwd(),\\n        help=\"Directory to start the search for messages from\"\\n    )\\n    parser.add_argument(\\n        \"-l\",\\n        \"--local\",\\n        action=\\'store_true\\',\\n        help=\"Look only at the local files and don\\'t recurse\"\\n    )\\n    args = parser.parse_args()\\n\\n    return args\\n\\n# The three capture groups are tool, id, and message.\\nwarn_regexp_c = \\\\\\n    re.compile(r\\'\\'\\'\\n      (?:->|\\\\.)                                        # deref\\n      (?P<type>info|warn|fileWarn|error|fileError|critical)  # type\\n      \\\\s*\\\\(\\\\s*                                         # (\\n      (?:utl::)?(?P<tool>[A-Z]{3})                     # tool\\n      \\\\s*,\\\\s*                                          # ,\\n      (?P<id>\\\\d+)                                      # id\\n      \\\\s*,\\\\s*                                          # ,\\n      (?P<message>(\"(?:[^\"\\\\\\\\]|\\\\\\\\.)+?\"\\\\s*)+)            # message\\n    \\'\\'\\', re.VERBOSE | re.MULTILINE)\\n\\nwarn_regexp_tcl = \\\\\\n    re.compile(r\\'\\'\\'\\n      (?P<type>info|warn|error|critical)     # type\\n      \\\\s+                              # white-space\\n      (?P<tool>[A-Z]{3}|\"[A-Z]{3}\")    # tool\\n      \\\\s+                              # white-space\\n      (?P<id>\\\\d+)                      # id\\n      \\\\s+                              # white-space\\n      (?P<message>\"(?:[^\"\\\\\\\\]|\\\\\\\\.)+?\")  # message\\n    \\'\\'\\', re.VERBOSE | re.MULTILINE)\\n\\ndef scan_file(path, file_name, msgs):\\n    # Grab the file contents as a single string\\n    with open(os.path.join(path, file_name), encoding=\\'utf-8\\') as file_handle:\\n        lines = file_handle.read()\\n\\n    warn_regexp = warn_regexp_tcl if file_name.endswith(\\'tcl\\') \\\\\\n        else warn_regexp_c', metadata={'source': 'etc/find_messages.py', 'file_path': 'etc/find_messages.py', 'file_name': 'find_messages.py', 'file_type': '.py'}),\n",
       " Document(page_content='warn_regexp = warn_regexp_tcl if file_name.endswith(\\'tcl\\') \\\\\\n        else warn_regexp_c\\n\\n    for match in  re.finditer(warn_regexp, lines):\\n        tool = match.group(\\'tool\\').strip(\\'\"\\')\\n        msg_id = int(match.group(\\'id\\'))\\n        key = \\'{} {:04d}\\'.format(tool, msg_id)\\n\\n        # remove quotes and join strings\\n        message = match.group(\\'message\\')\\n        message = message.rstrip()[1:-1]\\n        message = re.sub(r\\'\"\\\\s*\"\\', \\'\\', message)\\n        message_type = match.group(\\'type\\').upper()\\n\\n        # Count the newlines before the match starts\\n        line_num = lines[0:match.start()].count(\\'\\\\n\\') + 1\\n        position = \\'{}:{}\\'.format(file_name, line_num)\\n        file_link = os.path.join(path, file_name).strip(\\'../\\').replace(\\'\\\\\\\\\\',\\'/\\')\\n        file_link = \\'https://github.com/The-OpenROAD-Project/OpenROAD/tree/master/{}#L{}\\'.format(\\n                file_link, line_num)\\n        value = \\'{:25} {} {} {}\\'.format(position, message, message_type, file_link)\\n\\n        msgs[key].add(value)\\n\\ndef scan_dir(path, files, msgs):\\n    for file_name in files:\\n        if re.search(r\\'\\\\.(c|cc|cpp|cxx|h|hh|yy|ll|i|tcl)$\\', file_name):\\n            scan_file(path, file_name, msgs)\\n\\ndef main():\\n    args = parse_args()\\n\\n    # \"tool id\" -> \"file:line message\"\\n    msgs = defaultdict(set)\\n\\n    if args.local: # no recursion\\n        files = [os.path.basename(file)\\n                 for file in glob.glob(os.path.join(args.dir, \\'*\\'))]\\n        scan_dir(args.dir, files, msgs)\\n    else:\\n        for path, _, files in os.walk(args.dir):\\n            scan_dir(path, files, msgs)\\n\\n    # Group numbers by set name\\n    set_numbers = defaultdict(set)\\n    for key in msgs:\\n        set_name, number = key.split()\\n        set_numbers[set_name].add(int(number))\\n\\n    has_error = False\\n    for key in sorted(msgs):\\n        count = len(msgs[key])\\n        if count > 1:\\n            set_name, number = key.split()\\n            next_free_integer = int(number) + 1\\n            while next_free_integer in set_numbers[set_name]:\\n                next_free_integer += 1\\n            print(\\'Error: {} used {} times, next free message id is {}\\'.format(key, count, next_free_integer),\\n                file=sys.stderr)\\n            has_error = True\\n\\n    for key in sorted(msgs):\\n        for msg in sorted(msgs[key]):\\n            print(key, msg)\\n\\n    if has_error:\\n        sys.exit(1)\\n\\nif __name__ == \"__main__\":\\n    main()', metadata={'source': 'etc/find_messages.py', 'file_path': 'etc/find_messages.py', 'file_name': 'find_messages.py', 'file_type': '.py'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"ord/Design.h\"\\n\\n#include <tcl.h>\\n\\n#include \"ant/AntennaChecker.hh\"\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"db_sta/dbSta.hh\"\\n#include \"grt/GlobalRouter.h\"\\n#include \"ifp/InitFloorplan.hh\"\\n#include \"odb/db.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"ord/Tech.h\"\\n#include \"sta/Corner.hh\"\\n#include \"sta/TimingArc.hh\"\\n#include \"sta/TimingRole.hh\"\\n#include \"utl/Logger.h\"\\n\\nnamespace ord {\\n\\nDesign::Design(Tech* tech) : tech_(tech)\\n{\\n}\\n\\nodb::dbBlock* Design::getBlock()\\n{\\n  auto chip = tech_->getDB()->getChip();\\n  return chip ? chip->getBlock() : nullptr;\\n}\\n\\nvoid Design::readVerilog(const std::string& file_name)\\n{\\n  auto chip = tech_->getDB()->getChip();\\n  if (chip && chip->getBlock()) {\\n    getLogger()->error(utl::ORD, 36, \"A block already exists in the db\");\\n  }\\n\\n  auto app = OpenRoad::openRoad();\\n  app->readVerilog(file_name.c_str());\\n}\\n\\nvoid Design::readDef(const std::string& file_name,\\n                     bool continue_on_errors,  // = false\\n                     bool floorplan_init,      // = false\\n                     bool incremental,         // = false\\n                     bool child                // = false\\n)\\n{\\n  auto app = OpenRoad::openRoad();\\n  if (floorplan_init && incremental) {\\n    getLogger()->error(utl::ORD,\\n                       101,\\n                       \"Only one of the options -incremental and\"\\n                       \" -floorplan_init can be set at a time\");\\n  }\\n  if (tech_->getDB()->getTech() == nullptr) {\\n    getLogger()->error(utl::ORD, 102, \"No technology has been read.\");\\n  }\\n  app->readDef(file_name.c_str(),\\n               tech_->getDB()->getTech(),\\n               continue_on_errors,\\n               floorplan_init,\\n               incremental,\\n               child);\\n}\\n\\nvoid Design::link(const std::string& design_name)\\n{\\n  auto app = OpenRoad::openRoad();\\n  app->linkDesign(design_name.c_str());\\n}\\n\\nvoid Design::readDb(const std::string& file_name)\\n{\\n  auto app = OpenRoad::openRoad();\\n  app->readDb(file_name.c_str());\\n}\\n\\nvoid Design::writeDb(const std::string& file_name)\\n{\\n  auto app = OpenRoad::openRoad();\\n  app->writeDb(file_name.c_str());\\n}', metadata={'source': 'src/Design.cc', 'file_path': 'src/Design.cc', 'file_name': 'Design.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void Design::writeDb(const std::string& file_name)\\n{\\n  auto app = OpenRoad::openRoad();\\n  app->writeDb(file_name.c_str());\\n}\\n\\nvoid Design::writeDef(const std::string& file_name)\\n{\\n  auto app = OpenRoad::openRoad();\\n  app->writeDef(file_name.c_str(), \"5.8\");\\n}\\n\\nifp::InitFloorplan* Design::getFloorplan()\\n{\\n  auto app = OpenRoad::openRoad();\\n  auto block = getBlock();\\n  if (!block) {\\n    getLogger()->error(utl::ORD, 37, \"No block loaded.\");\\n  }\\n  return new ifp::InitFloorplan(block, app->getLogger(), app->getDbNetwork());\\n}\\n\\nutl::Logger* Design::getLogger()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getLogger();\\n}\\n\\nint Design::micronToDBU(double coord)\\n{\\n  int dbuPerMicron = getBlock()->getDbUnitsPerMicron();\\n  return round(coord * dbuPerMicron);\\n}\\n\\nant::AntennaChecker* Design::getAntennaChecker()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getAntennaChecker();\\n}\\n\\nconst std::string Design::evalTclString(const std::string& cmd)\\n{\\n  Tcl_Interp* tcl_interp = OpenRoad::openRoad()->tclInterp();\\n  Tcl_Eval(tcl_interp, cmd.c_str());\\n  return std::string(Tcl_GetStringResult(tcl_interp));\\n}\\n\\nTech* Design::getTech()\\n{\\n  return tech_;\\n}\\n\\nsta::dbSta* Design::getSta()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getSta();\\n}\\n\\nstd::vector<sta::Corner*> Design::getCorners()\\n{\\n  sta::Corners* corners = getSta()->corners();\\n  return {corners->begin(), corners->end()};\\n}\\n\\nsta::MinMax* Design::getMinMax(MinMax type)\\n{\\n  return type == Max ? sta::MinMax::max() : sta::MinMax::min();\\n}\\n\\nfloat Design::getNetCap(odb::dbNet* net, sta::Corner* corner, MinMax minmax)\\n{\\n  sta::dbSta* sta = getSta();\\n  sta::Net* sta_net = sta->getDbNetwork()->dbToSta(net);\\n\\n  float pin_cap;\\n  float wire_cap;\\n  sta->connectedCap(sta_net, corner, getMinMax(minmax), pin_cap, wire_cap);\\n  return pin_cap + wire_cap;\\n}\\n\\nsta::LibertyCell* Design::getLibertyCell(odb::dbMaster* master)\\n{\\n  sta::dbSta* sta = getSta();\\n  sta::dbNetwork* network = sta->getDbNetwork();\\n\\n  sta::Cell* cell = network->dbToSta(master);\\n  if (!cell) {\\n    return nullptr;\\n  }\\n  return network->libertyCell(cell);\\n}\\n\\nbool Design::isBuffer(odb::dbMaster* master)\\n{\\n  auto lib_cell = getLibertyCell(master);\\n  if (!lib_cell) {\\n    return false;\\n  }\\n  return lib_cell->isBuffer();\\n}\\n\\nbool Design::isInverter(odb::dbMaster* master)\\n{\\n  auto lib_cell = getLibertyCell(master);\\n  if (!lib_cell) {\\n    return false;\\n  }\\n  return lib_cell->isInverter();\\n}\\n\\nbool Design::isSequential(odb::dbMaster* master)\\n{\\n  auto lib_cell = getLibertyCell(master);\\n  if (!lib_cell) {\\n    return false;\\n  }\\n  return lib_cell->hasSequentials();\\n}\\n\\nfloat Design::staticPower(odb::dbInst* inst, sta::Corner* corner)\\n{\\n  sta::dbSta* sta = getSta();\\n  sta::dbNetwork* network = sta->getDbNetwork();\\n\\n  sta::Instance* sta_inst = network->dbToSta(inst);\\n  if (!sta_inst) {\\n    return 0.0;\\n  }\\n  sta::PowerResult power = sta->power(sta_inst, corner);\\n  return power.leakage();\\n}\\n\\nfloat Design::dynamicPower(odb::dbInst* inst, sta::Corner* corner)\\n{\\n  sta::dbSta* sta = getSta();\\n  sta::dbNetwork* network = sta->getDbNetwork();\\n\\n  sta::Instance* sta_inst = network->dbToSta(inst);\\n  if (!sta_inst) {\\n    return 0.0;\\n  }\\n  sta::PowerResult power = sta->power(sta_inst, corner);\\n  return (power.internal() + power.switching());\\n}\\n\\nbool Design::isInClock(odb::dbInst* inst)\\n{\\n  for (auto* iterm : inst->getITerms()) {\\n    auto* net = iterm->getNet();\\n    if (net != nullptr && net->getSigType() == odb::dbSigType::CLOCK) {\\n      return true;\\n    }\\n  }\\n  return false;\\n}', metadata={'source': 'src/Design.cc', 'file_path': 'src/Design.cc', 'file_name': 'Design.cc', 'file_type': '.cc'}),\n",
       " Document(page_content=\"std::uint64_t Design::getNetRoutedLength(odb::dbNet* net)\\n{\\n  std::uint64_t route_length = 0;\\n  if (net->getSigType().isSupply()) {\\n    for (odb::dbSWire* swire : net->getSWires()) {\\n      for (odb::dbSBox* wire : swire->getWires()) {\\n        if (wire != nullptr && !(wire->isVia())) {\\n          route_length += wire->getLength();\\n        }\\n      }\\n    }\\n  } else {\\n    auto* wire = net->getWire();\\n    if (wire != nullptr) {\\n      route_length += wire->getLength();\\n    }\\n  }\\n  return route_length;\\n}\\n\\n// I'd like to return a std::set but swig gave me way too much grief\\n// so I just copy the set to a vector.\\nstd::vector<odb::dbMTerm*> Design::getTimingFanoutFrom(odb::dbMTerm* input)\\n{\\n  sta::dbSta* sta = getSta();\\n  sta::dbNetwork* network = sta->getDbNetwork();\\n\\n  odb::dbMaster* master = input->getMaster();\\n  sta::Cell* cell = network->dbToSta(master);\\n  if (!cell) {\\n    return {};\\n  }\\n\\n  sta::LibertyCell* lib_cell = network->libertyCell(cell);\\n  if (!lib_cell) {\\n    return {};\\n  }\\n\\n  sta::Port* port = network->dbToSta(input);\\n  sta::LibertyPort* lib_port = network->libertyPort(port);\\n\\n  std::set<odb::dbMTerm*> outputs;\\n  for (auto arc_set : lib_cell->timingArcSets(lib_port, /* to */ nullptr)) {\\n    sta::TimingRole* role = arc_set->role();\\n    if (role->isTimingCheck() || role->isAsyncTimingCheck()\\n        || role->isNonSeqTimingCheck() || role->isDataCheck()) {\\n      continue;\\n    }\\n    sta::LibertyPort* to_port = arc_set->to();\\n    odb::dbMTerm* to_mterm = master->findMTerm(to_port->name());\\n    if (to_mterm) {\\n      outputs.insert(to_mterm);\\n    }\\n  }\\n  return {outputs.begin(), outputs.end()};\\n}\\n\\ngrt::GlobalRouter* Design::getGlobalRouter()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getGlobalRouter();\\n}\\n\\ngpl::Replace* Design::getReplace()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getReplace();\\n}\\n\\ndpl::Opendp* Design::getOpendp()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getOpendp();\\n}\\n\\nmpl::MacroPlacer* Design::getMacroPlacer()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getMacroPlacer();\\n}\\n\\nppl::IOPlacer* Design::getIOPlacer()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getIOPlacer();\\n}\\n\\ntap::Tapcell* Design::getTapcell()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getTapcell();\\n}\\n\\ncts::TritonCTS* Design::getTritonCts()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getTritonCts();\\n}\\n\\ntriton_route::TritonRoute* Design::getTritonRoute()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getTritonRoute();\\n}\\n\\ndpo::Optdp* Design::getOptdp()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getOptdp();\\n}\\n\\nfin::Finale* Design::getFinale()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getFinale();\\n}\\n\\npar::PartitionMgr* Design::getPartitionMgr()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getPartitionMgr();\\n}\\n\\nrcx::Ext* Design::getOpenRCX()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getOpenRCX();\\n}\\n\\nrmp::Restructure* Design::getRestructure()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getRestructure();\\n}\\n\\nstt::SteinerTreeBuilder* Design::getSteinerTreeBuilder()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getSteinerTreeBuilder();\\n}\\n\\npsm::PDNSim* Design::getPDNSim()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getPDNSim();\\n}\\n\\npdn::PdnGen* Design::getPdnGen()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getPdnGen();\\n}\\n\\npad::ICeWall* Design::getICeWall()\\n{\\n  auto app = OpenRoad::openRoad();\\n  return app->getICeWall();\\n}\\n\\n}  // namespace ord\", metadata={'source': 'src/Design.cc', 'file_path': 'src/Design.cc', 'file_name': 'Design.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%{\\n%}\\n\\n%exception {\\n  try { $function }\\n  catch (std::bad_alloc &) {\\n    fprintf(stderr, \"Error: out of memory.\");\\n    exit(0);\\n  }\\n  // This catches std::runtime_error (utl::error) and sta::Exception.\\n  catch (std::exception &excp) {\\n    PyErr_SetString(PyExc_RuntimeError, excp.what());\\n    SWIG_fail;\\n  }\\n  catch (...) {\\n    PyErr_SetString(PyExc_Exception, \"Unknown exception\");\\n    SWIG_fail;\\n  }      \\n}', metadata={'source': 'src/Exception-py.i', 'file_path': 'src/Exception-py.i', 'file_name': 'Exception-py.i', 'file_type': '.i'}),\n",
       " Document(page_content='// Copied from OpenSTA/tcl/Exception.i\\n// Copyright (c) 2021, Parallax Software, Inc.\\n// \\n// This program is free software: you can redistribute it and/or modify\\n// it under the terms of the GNU General Public License as published by\\n// the Free Software Foundation, either version 3 of the License, or\\n// (at your option) any later version.\\n// \\n// This program is distributed in the hope that it will be useful,\\n// but WITHOUT ANY WARRANTY; without even the implied warranty of\\n// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n// GNU General Public License for more details.\\n// \\n// You should have received a copy of the GNU General Public License\\n// along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n\\n%{\\n#include <new>\\n%}\\n\\n%exception {\\n  try { $function }\\n  catch (std::bad_alloc &) {\\n    fprintf(stderr, \"Error: out of memory.\");\\n    exit(1);\\n  }\\n  // This catches std::runtime_error (utl::error) and sta::Exception.\\n  catch (std::exception &excp) {\\n    Tcl_ResetResult(interp);\\n    Tcl_AppendResult(interp, excp.what(), nullptr);\\n    return TCL_ERROR;\\n  }\\n}', metadata={'source': 'src/Exception.i', 'file_path': 'src/Exception.i', 'file_name': 'Exception.i', 'file_type': '.i'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include <libgen.h>\\n#include <tcl.h>\\n\\n#include <array>\\n#include <boost/stacktrace.hpp>\\n#include <climits>\\n#include <clocale>\\n#include <csignal>\\n#include <cstdio>\\n#include <cstdlib>\\n#include <iostream>\\n#include <string>\\n// We have had too many problems with this std::filesytem on various platforms\\n// so it is disabled but kept for future reference\\n#ifdef USE_STD_FILESYSTEM\\n#include <filesystem>\\n#endif\\n#ifdef ENABLE_READLINE\\n// If you get an error on this include be sure you have\\n//   the package tcl-tclreadline-devel installed\\n#include <tclreadline.h>\\n#endif\\n#ifdef ENABLE_PYTHON3\\n#define PY_SSIZE_T_CLEAN\\n#include \"Python.h\"\\n#endif\\n\\n#ifdef ENABLE_TCLX\\n#include <tclExtend.h>\\n#endif\\n\\n#include \"gui/gui.h\"\\n#include \"ord/InitOpenRoad.hh\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"ord/Version.hh\"\\n#include \"sta/StaMain.hh\"\\n#include \"sta/StringUtil.hh\"\\n#include \"utl/Logger.h\"\\n\\nusing sta::findCmdLineFlag;\\nusing sta::findCmdLineKey;\\nusing sta::is_regular_file;\\nusing sta::sourceTclFile;\\nusing sta::stringEq;\\nusing std::string;\\n\\n#ifdef ENABLE_PYTHON3\\n// par causes abseil link error at startup on apple silicon\\n#ifdef ENABLE_PAR\\n#define TOOL_PAR X(par)\\n#else\\n#define TOOL_PAR\\n#endif\\n\\n#define FOREACH_TOOL_WITHOUT_OPENROAD(X) \\\\\\n  X(ifp)                                 \\\\\\n  X(utl)                                 \\\\\\n  X(ant)                                 \\\\\\n  X(grt)                                 \\\\\\n  X(gpl)                                 \\\\\\n  X(dpl)                                 \\\\\\n  X(mpl)                                 \\\\\\n  X(ppl)                                 \\\\\\n  X(tap)                                 \\\\\\n  X(cts)                                 \\\\\\n  X(drt)                                 \\\\\\n  X(dpo)                                 \\\\\\n  X(fin)                                 \\\\\\n  TOOL_PAR                               \\\\\\n  X(rcx)                                 \\\\\\n  X(rmp)                                 \\\\\\n  X(stt)                                 \\\\\\n  X(psm)                                 \\\\\\n  X(pdn)                                 \\\\\\n  X(odb)\\n\\n#define FOREACH_TOOL(X)            \\\\\\n  FOREACH_TOOL_WITHOUT_OPENROAD(X) \\\\\\n  X(openroad_swig)', metadata={'source': 'src/Main.cc', 'file_path': 'src/Main.cc', 'file_name': 'Main.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='#define FOREACH_TOOL(X)            \\\\\\n  FOREACH_TOOL_WITHOUT_OPENROAD(X) \\\\\\n  X(openroad_swig)\\n\\nextern \"C\" {\\n#define X(name) extern PyObject* PyInit__##name##_py();\\nFOREACH_TOOL(X)\\n#undef X\\n}\\n#endif\\n\\nint cmd_argc;\\nchar** cmd_argv;\\nconst char* log_filename = nullptr;\\nconst char* metrics_filename = nullptr;\\n\\nstatic const char* init_filename = \".openroad\";\\n\\nstatic void showUsage(const char* prog, const char* init_filename);\\nstatic void showSplash();\\n\\n#ifdef ENABLE_PYTHON3\\nnamespace sta {\\n#define X(name) extern const char* name##_py_python_inits[];\\nFOREACH_TOOL(X)\\n#undef X\\n}  // namespace sta\\n\\n#if PY_VERSION_HEX >= 0x03080000\\nstatic void initPython(int argc, char* argv[])\\n#else\\nstatic void initPython()\\n#endif\\n{\\n#define X(name)                                                             \\\\\\n  if (PyImport_AppendInittab(\"_\" #name \"_py\", PyInit__##name##_py) == -1) { \\\\\\n    fprintf(stderr, \"Error: could not add module _\" #name \"_py\\\\n\");         \\\\\\n    exit(1);                                                                \\\\\\n  }\\n  FOREACH_TOOL(X)\\n#undef X\\n#if PY_VERSION_HEX >= 0x03080000\\n  bool inspect = !findCmdLineFlag(argc, argv, \"-exit\");\\n  PyConfig config;\\n  PyConfig_InitPythonConfig(&config);\\n  PyConfig_SetBytesArgv(&config, argc, argv);\\n  config.inspect = inspect;\\n  Py_InitializeFromConfig(&config);\\n  PyConfig_Clear(&config);\\n#else\\n  Py_Initialize();\\n#endif\\n#define X(name)                                                       \\\\\\n  {                                                                   \\\\\\n    char* unencoded = sta::unencode(sta::name##_py_python_inits);     \\\\\\n    PyObject* code                                                    \\\\\\n        = Py_CompileString(unencoded, #name \"_py.py\", Py_file_input); \\\\\\n    if (code == nullptr) {                                            \\\\\\n      PyErr_Print();                                                  \\\\\\n      fprintf(stderr, \"Error: could not compile \" #name \"_py\\\\n\");     \\\\\\n      exit(1);                                                        \\\\\\n    }                                                                 \\\\\\n    if (PyImport_ExecCodeModule(#name, code) == nullptr) {            \\\\\\n      PyErr_Print();                                                  \\\\\\n      fprintf(stderr, \"Error: could not add module \" #name \"\\\\n\");     \\\\\\n      exit(1);                                                        \\\\\\n    }                                                                 \\\\\\n    delete[] unencoded;                                               \\\\\\n  }\\n  FOREACH_TOOL_WITHOUT_OPENROAD(X)\\n#undef X\\n#undef FOREACH_TOOL\\n#undef FOREACH_TOOL_WITHOUT_OPENROAD\\n\\n  // Need to separately handle openroad here because we need both\\n  // the names \"openroad_swig\" and \"openroad\".\\n  {\\n    char* unencoded = sta::unencode(sta::openroad_swig_py_python_inits);\\n\\n    PyObject* code = Py_CompileString(unencoded, \"openroad.py\", Py_file_input);\\n    if (code == nullptr) {\\n      PyErr_Print();\\n      fprintf(stderr, \"Error: could not compile openroad.py\\\\n\");\\n      exit(1);\\n    }\\n\\n    if (PyImport_ExecCodeModule(\"openroad\", code) == nullptr) {\\n      PyErr_Print();\\n      fprintf(stderr, \"Error: could not add module openroad\\\\n\");\\n      exit(1);\\n    }\\n\\n    delete[] unencoded;\\n  }\\n}\\n#endif\\n\\nstatic volatile sig_atomic_t fatal_error_in_progress = 0;\\n\\nstatic void handler(int sig)\\n{\\n  if (fatal_error_in_progress) {\\n    raise(sig);\\n  }\\n  fatal_error_in_progress = 1;\\n\\n  std::cerr << \"Signal \" << sig << \" received\\\\n\";\\n\\n  std::cerr << \"Stack trace:\\\\n\";\\n  std::cerr << boost::stacktrace::stacktrace();\\n\\n  signal(sig, SIG_DFL);\\n  raise(sig);\\n}\\n\\nint main(int argc, char* argv[])\\n{\\n  // This avoids problems with locale setting dependent\\n  // C functions like strtod (e.g. 0.5 vs 0,5).\\n  std::array locales = {\"en_US.UTF-8\", \"C.UTF-8\", \"C\"};\\n  for (auto locale : locales) {\\n    if (std::setlocale(LC_ALL, locale) != nullptr) {\\n      setenv(\"LC_ALL\", locale, /* override */ 1);\\n      break;\\n    }\\n  }', metadata={'source': 'src/Main.cc', 'file_path': 'src/Main.cc', 'file_name': 'Main.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='// Generate a stacktrace on crash\\n  signal(SIGABRT, handler);\\n  signal(SIGBUS, handler);\\n  signal(SIGFPE, handler);\\n  signal(SIGILL, handler);\\n  signal(SIGSEGV, handler);\\n\\n  if (argc == 2 && stringEq(argv[1], \"-help\")) {\\n    showUsage(argv[0], init_filename);\\n    return 0;\\n  }\\n  if (argc == 2 && stringEq(argv[1], \"-version\")) {\\n    printf(\"%s %s\\\\n\", OPENROAD_VERSION, OPENROAD_GIT_DESCRIBE);\\n    return 0;\\n  }\\n\\n  log_filename = findCmdLineKey(argc, argv, \"-log\");\\n  if (log_filename) {\\n    remove(log_filename);\\n  }\\n\\n  metrics_filename = findCmdLineKey(argc, argv, \"-metrics\");\\n  if (metrics_filename) {\\n    remove(metrics_filename);\\n  }\\n\\n  cmd_argc = argc;\\n  cmd_argv = argv;\\n#ifdef ENABLE_PYTHON3\\n  if (findCmdLineFlag(cmd_argc, cmd_argv, \"-python\")) {\\n    // Setup the app with tcl\\n    auto* interp = Tcl_CreateInterp();\\n    Tcl_Init(interp);\\n    ord::initOpenRoad(interp);\\n    if (!findCmdLineFlag(cmd_argc, cmd_argv, \"-no_splash\")) {\\n      showSplash();\\n    }\\n\\n    utl::Logger* logger = ord::OpenRoad::openRoad()->getLogger();\\n    if (findCmdLineFlag(cmd_argc, cmd_argv, \"-gui\")) {\\n      logger->warn(utl::ORD, 38, \"-gui is not yet supported with -python\");\\n    }\\n\\n    if (!findCmdLineFlag(cmd_argc, cmd_argv, \"-no_init\")) {\\n      logger->warn(utl::ORD, 39, \".openroad ignored with -python\");\\n    }\\n\\n    const char* threads = findCmdLineKey(cmd_argc, cmd_argv, \"-threads\");\\n    if (threads) {\\n      ord::OpenRoad::openRoad()->setThreadCount(threads);\\n    } else {\\n      // set to default number of threads\\n      ord::OpenRoad::openRoad()->setThreadCount(\\n          ord::OpenRoad::openRoad()->getThreadCount(), false);\\n    }\\n\\n#if PY_VERSION_HEX >= 0x03080000\\n    initPython(cmd_argc, cmd_argv);\\n    return Py_RunMain();\\n#else\\n    initPython();\\n    bool exit = findCmdLineFlag(cmd_argc, cmd_argv, \"-exit\");\\n    std::vector<wchar_t*> args;\\n    args.push_back(Py_DecodeLocale(cmd_argv[0], nullptr));\\n    if (!exit) {\\n      args.push_back(Py_DecodeLocale(\"-i\", nullptr));\\n    }\\n    for (int i = 1; i < cmd_argc; i++) {\\n      args.push_back(Py_DecodeLocale(cmd_argv[i], nullptr));\\n    }\\n    return Py_Main(args.size(), args.data());\\n#endif  // PY_VERSION_HEX >= 0x03080000\\n  }\\n#endif  // ENABLE_PYTHON3\\n\\n  // Set argc to 1 so Tcl_Main doesn\\'t source any files.\\n  // Tcl_Main never returns.\\n  Tcl_Main(1, argv, ord::tclAppInit);\\n  return 0;\\n}\\n\\n#ifdef ENABLE_READLINE\\nstatic int tclReadlineInit(Tcl_Interp* interp)\\n{\\n  std::array<const char*, 7> readline_cmds = {\\n      \"history event\",\\n      \"eval $auto_index(::tclreadline::ScriptCompleter)\",\\n      \"::tclreadline::readline builtincompleter true\",\\n      \"::tclreadline::readline customcompleter ::tclreadline::ScriptCompleter\",\\n      \"proc ::tclreadline::prompt1 {} { return \\\\\"openroad> \\\\\" }\",\\n      \"proc ::tclreadline::prompt2 {} { return \\\\\"...> \\\\\" }\",\\n      \"::tclreadline::Loop\"};\\n\\n  for (auto cmd : readline_cmds) {\\n    if (TCL_ERROR == Tcl_Eval(interp, cmd)) {\\n      return TCL_ERROR;\\n    }\\n  }\\n  return TCL_OK;\\n}\\n#endif\\n\\n// Tcl init executed inside Tcl_Main.\\nstatic int tclAppInit(int& argc,\\n                      char* argv[],\\n                      const char* init_filename,\\n                      Tcl_Interp* interp)\\n{\\n  // first check if gui was requested and launch.\\n  // gui will call this function again as part of setup\\n  // ensuring the else {} will be utilized to initialize tcl and OR.\\n  if (findCmdLineFlag(argc, argv, \"-gui\")) {\\n    // gobble up remaining -gui flags if present, since this could result in\\n    // second invocation of the GUI\\n    while (findCmdLineFlag(argc, argv, \"-gui\")) {\\n      ;\\n    }', metadata={'source': 'src/Main.cc', 'file_path': 'src/Main.cc', 'file_name': 'Main.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='gui::startGui(argc, argv, interp);\\n  } else {\\n    // init tcl\\n    if (Tcl_Init(interp) == TCL_ERROR) {\\n      return TCL_ERROR;\\n    }\\n#ifdef ENABLE_TCLX\\n    if (Tclx_Init(interp) == TCL_ERROR) {\\n      return TCL_ERROR;\\n    }\\n#endif\\n#ifdef ENABLE_READLINE\\n    if (Tclreadline_Init(interp) == TCL_ERROR) {\\n      return TCL_ERROR;\\n    }\\n    Tcl_StaticPackage(\\n        interp, \"tclreadline\", Tclreadline_Init, Tclreadline_SafeInit);\\n    if (Tcl_EvalFile(interp, TCLRL_LIBRARY \"/tclreadlineInit.tcl\") != TCL_OK) {\\n      printf(\"Failed to load tclreadline\\\\n\");\\n    }\\n#endif\\n\\n    ord::initOpenRoad(interp);\\n\\n    if (!findCmdLineFlag(argc, argv, \"-no_splash\")) {\\n      showSplash();\\n    }\\n\\n    const char* threads = findCmdLineKey(argc, argv, \"-threads\");\\n    if (threads) {\\n      ord::OpenRoad::openRoad()->setThreadCount(threads);\\n    } else {\\n      // set to default number of threads\\n      ord::OpenRoad::openRoad()->setThreadCount(\\n          ord::OpenRoad::openRoad()->getThreadCount(), false);\\n    }\\n\\n    bool exit_after_cmd_file = findCmdLineFlag(argc, argv, \"-exit\");\\n\\n    const bool gui_enabled = gui::Gui::enabled();\\n\\n    if (!findCmdLineFlag(argc, argv, \"-no_init\")) {\\n      const char* restore_state_cmd = \"source -echo -verbose {{{}}}\";\\n#ifdef USE_STD_FILESYSTEM\\n      std::filesystem::path init(getenv(\"HOME\"));\\n      init /= init_filename;\\n      if (std::filesystem::is_regular_file(init)) {\\n        if (!gui_enabled) {\\n          sourceTclFile(init.c_str(), true, true, interp);\\n        } else {\\n          // need to delay loading of file until after GUI is completed\\n          // initialized\\n          gui::Gui::get()->addRestoreStateCommand(\\n              fmt::format(FMT_RUNTIME(restore_state_cmd), init.string()));\\n        }\\n      }\\n#else\\n      string init_path = getenv(\"HOME\");\\n      init_path += \"/\";\\n      init_path += init_filename;\\n      if (is_regular_file(init_path.c_str())) {\\n        if (!gui_enabled) {\\n          sourceTclFile(init_path.c_str(), true, true, interp);\\n        } else {\\n          // need to delay loading of file until after GUI is completed\\n          // initialized\\n          gui::Gui::get()->addRestoreStateCommand(\\n              fmt::format(FMT_RUNTIME(restore_state_cmd), init_path));\\n        }\\n      }\\n#endif\\n    }\\n\\n    if (argc > 2 || (argc > 1 && argv[1][0] == \\'-\\')) {\\n      showUsage(argv[0], init_filename);\\n    } else {\\n      if (argc == 2) {\\n        char* cmd_file = argv[1];\\n        if (cmd_file) {\\n          if (!gui_enabled) {\\n            int result = sourceTclFile(cmd_file, false, false, interp);\\n            if (exit_after_cmd_file) {\\n              int exit_code = (result == TCL_OK) ? EXIT_SUCCESS : EXIT_FAILURE;\\n              exit(exit_code);\\n            }\\n          } else {\\n            // need to delay loading of file until after GUI is completed\\n            // initialized\\n            gui::Gui::get()->addRestoreStateCommand(\\n                fmt::format(\"source {{{}}}\", cmd_file));\\n            if (exit_after_cmd_file) {\\n              gui::Gui::get()->addRestoreStateCommand(\"exit\");\\n            }\\n          }\\n        }\\n      }\\n    }\\n  }\\n#ifdef ENABLE_READLINE\\n  if (!gui::Gui::enabled()) {\\n    return tclReadlineInit(interp);\\n  }\\n#endif\\n  return TCL_OK;\\n}\\n\\nint ord::tclAppInit(Tcl_Interp* interp)\\n{\\n  return tclAppInit(cmd_argc, cmd_argv, init_filename, interp);\\n}', metadata={'source': 'src/Main.cc', 'file_path': 'src/Main.cc', 'file_name': 'Main.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='int ord::tclAppInit(Tcl_Interp* interp)\\n{\\n  return tclAppInit(cmd_argc, cmd_argv, init_filename, interp);\\n}\\n\\nstatic void showUsage(const char* prog, const char* init_filename)\\n{\\n  printf(\"Usage: %s [-help] [-version] [-no_init] [-exit] [-gui] \", prog);\\n  printf(\"[-threads count|max] [-log file_name] [-metrics file_name] \");\\n  printf(\"cmd_file\\\\n\");\\n  printf(\"  -help                 show help and exit\\\\n\");\\n  printf(\"  -version              show version and exit\\\\n\");\\n  printf(\"  -no_init              do not read %s init file\\\\n\", init_filename);\\n  printf(\"  -threads count|max    use count threads\\\\n\");\\n  printf(\"  -no_splash            do not show the license splash at startup\\\\n\");\\n  printf(\"  -exit                 exit after reading cmd_file\\\\n\");\\n  printf(\"  -gui                  start in gui mode\\\\n\");\\n#ifdef ENABLE_PYTHON3\\n  printf(\\n      \"  -python               start with python interpreter [limited to db \"\\n      \"operations]\\\\n\");\\n#endif\\n  printf(\"  -log <file_name>      write a log in <file_name>\\\\n\");\\n  printf(\\n      \"  -metrics <file_name>  write metrics in <file_name> in JSON format\\\\n\");\\n  printf(\"  cmd_file              source cmd_file\\\\n\");\\n}\\n\\nstatic void showSplash()\\n{\\n  utl::Logger* logger = ord::OpenRoad::openRoad()->getLogger();\\n  string sha = OPENROAD_GIT_DESCRIBE;\\n  logger->report(\"OpenROAD {} {}\", OPENROAD_VERSION, sha.c_str());\\n  logger->report(\\n      \"This program is licensed under the BSD-3 license. See the LICENSE file \"\\n      \"for details.\");\\n  logger->report(\\n      \"Components of this program may be licensed under more restrictive \"\\n      \"licenses which must be honored.\");\\n}', metadata={'source': 'src/Main.cc', 'file_path': 'src/Main.cc', 'file_name': 'Main.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='############################################################################\\n##\\n## Copyright (c) 2019, The Regents of the University of California\\n## All rights reserved.\\n##\\n## BSD 3-Clause License\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n##\\n############################################################################\\n\\nnamespace eval sta {\\n\\ndefine_cmd_args \"report_clock_skew_metric\" {[-setup]|[-hold]}\\nproc report_clock_skew_metric { args } {\\n  parse_key_args \"report_clock_skew_metric\" args keys {} flags {-setup -hold}\\n\\n  set min_max \"-setup\"\\n  set metric_name \"clock__skew__setup\"\\n  if { ![info exists flags(-setup)] && [info exists flags(-hold)] } {\\n    set min_max \"-hold\"\\n    set metric_name \"clock__skew__hold\"\\n  } elseif { [info exists flags(-setup)] && [info exists flags(-hold)] } {\\n    utl::error ORD 19 \"both -setup and -hold specified.\"\\n  }\\n\\n  utl::metric_float $metric_name [expr abs([worst_clock_skew $min_max])]\\n}\\n\\ndefine_cmd_args \"report_tns_metric\" {[-setup]|[-hold]}\\nproc report_tns_metric { args } {\\n  parse_key_args \"report_tns_metric\" args keys {} flags {-setup -hold}\\n\\n  set min_max \"-max\"\\n  set metric_name \"timing__setup__tns\"\\n  if { ![info exists flags(-setup)] && [info exists flags(-hold)] } {\\n    set min_max \"-min\"\\n    set metric_name \"timing__hold__tns\"\\n  } elseif { [info exists flags(-setup)] && [info exists flags(-hold)] } {\\n    utl::error ORD 14 \"both -setup and -hold specified.\"\\n  }\\n\\n  utl::metric_float $metric_name [total_negative_slack $min_max]\\n}\\n\\ndefine_cmd_args \"report_worst_slack_metric\" {[-setup]|[-hold]}\\nproc report_worst_slack_metric { args } {\\n  global sta_report_default_digits\\n  parse_key_args \"report_worst_slack_metric\" args keys {} flags {-setup -hold}\\n\\n  set min_max \"-max\"\\n  set metric_name \"timing__setup__ws\"\\n  if { ![info exists flags(-setup)] && [info exists flags(-hold)] } {\\n    set min_max \"-min\"\\n    set metric_name \"timing__hold__ws\"\\n  } elseif { [info exists flags(-setup)] && [info exists flags(-hold)] } {\\n    utl::error ORD 17 \"both -setup and -hold specified.\"\\n  }\\n\\n  utl::metric_float $metric_name [worst_slack $min_max]\\n}\\n\\ndefine_cmd_args \"report_worst_negative_slack_metric\" {[-setup]|[-hold]}\\nproc report_worst_negative_slack_metric { args } {\\n  global sta_report_default_digits\\n  parse_key_args \"report_worst_negative_slack_metric\" args keys {} flags {-setup -hold}', metadata={'source': 'src/Metrics.tcl', 'file_path': 'src/Metrics.tcl', 'file_name': 'Metrics.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='set min_max \"-max\"\\n  set metric_name \"timing__setup__wns\"\\n  if { ![info exists flags(-setup)] && [info exists flags(-hold)] } {\\n    set min_max \"-min\"\\n    set metric_name \"timing__hold__wns\"\\n  } elseif { [info exists flags(-setup)] && [info exists flags(-hold)] } {\\n    utl::error ORD 18 \"both -setup and -hold specified.\"\\n  }\\n\\n  utl::metric_float $metric_name [worst_negative_slack $min_max]\\n}\\n\\n# From https://wiki.tcl-lang.org/page/Inf\\nproc ::tcl::mathfunc::finite {x} {\\n    expr {[string is double -strict $x] && $x == $x && $x + 1 != $x}\\n}\\n\\ndefine_cmd_args \"report_erc_metrics\" {}\\nproc report_erc_metrics { } {\\n\\n    # Avoid tcl errors from division involving Inf\\n    if {[::tcl::mathfunc::finite [sta::max_slew_check_limit]]} {\\n      set max_slew_limit [sta::max_slew_check_slack_limit]\\n    } else {\\n      set max_slew_limit 0\\n    }\\n    if {[::tcl::mathfunc::finite [sta::max_capacitance_check_limit]]} {\\n      set max_cap_limit [sta::max_capacitance_check_slack_limit]\\n    } else {\\n      set max_cap_limit 0\\n    }\\n    if {[::tcl::mathfunc::finite [sta::max_fanout_check_limit]]} {\\n      set max_fanout_limit [sta::max_fanout_check_limit]\\n    } else {\\n      set max_fanout_limit 0\\n    }\\n    set max_slew_violation [sta::max_slew_violation_count]\\n    set max_cap_violation [sta::max_capacitance_violation_count]\\n    set max_fanout_violation [sta::max_fanout_violation_count]\\n    set setup_violation [sta::endpoint_violation_count max]\\n    set hold_violation [sta::endpoint_violation_count min]\\n\\n    utl::metric_float \"timing__drv__max_slew_limit\" $max_slew_limit\\n    utl::metric_int \"timing__drv__max_slew\" $max_slew_violation\\n    utl::metric_float \"timing__drv__max_cap_limit\" $max_cap_limit\\n    utl::metric_int \"timing__drv__max_cap\" $max_cap_violation\\n    utl::metric_float \"timing__drv__max_fanout_limit\" $max_fanout_limit\\n    utl::metric_int \"timing__drv__max_fanout\" $max_fanout_violation\\n    utl::metric_int \"timing__drv__setup_violation_count\" $setup_violation\\n    utl::metric_int \"timing__drv__hold_violation_count\" $hold_violation\\n}\\n\\n\\ndefine_cmd_args \"report_power_metric\" {[-corner corner_name]}\\nproc report_power_metric { args } {\\n  parse_key_args \"report_power_metric\" args keys {-corner} flags {}\\n  set corner [sta::parse_corner keys]\\n  set power_result [design_power $corner]\\n  set totals       [lrange $power_result  0  3]\\n  lassign $totals design_internal design_switching design_leakage design_total\\n\\n  utl::metric_float \"power__internal__total\" $design_internal\\n  utl::metric_float \"power__switching__total\" $design_switching\\n  utl::metric_float \"power__leakage__total\" $design_leakage\\n  utl::metric_float \"power__total\" $design_total\\n}\\n\\n\\ndefine_cmd_args \"report_units_metric\" {}\\nproc report_units_metric { args } {\\n\\n  utl::push_metrics_stage \"run__flow__platform__{}_units\"\\n\\n  foreach unit {\"time\" \"capacitance\" \"resistance\" \"voltage\" \"current\" \"power\" \"distance\"} {\\n    utl::metric $unit \"1[unit_scale_abbreviation $unit][unit_suffix $unit]\"\\n  }\\n\\n  utl::pop_metrics_stage\\n}\\n\\n\\ndefine_cmd_args \"report_design_area_metrics\" {}\\nproc report_design_area_metrics {args} {\\n  set db [::ord::get_db]\\n  set dbu_per_uu [expr double([[$db getTech] getDbUnitsPerMicron])]\\n  set block [[$db getChip] getBlock]\\n  set die_bbox [$block getDieArea]\\n  set die_area [expr [$die_bbox dx] * [$die_bbox dy]]\\n  set core_bbox [$block getCoreArea]\\n  set core_area [expr [$core_bbox dx] * [$core_bbox dy]]\\n\\n  set num_ios [llength [$block getBTerms]]\\n\\n  set num_insts 0\\n  set num_stdcells 0\\n  set num_macros 0\\n  set num_padcells 0\\n  set num_cover 0\\n\\n  set total_area 0.0\\n  set stdcell_area 0.0\\n  set macro_area 0.0\\n  set padcell_area 0.0\\n  set cover_area 0.0\\n\\n  foreach inst [$block getInsts] {\\n    set inst_master [$inst getMaster]\\n    if {[$inst_master isFiller]} {\\n      continue\\n    }\\n    set wid [$inst_master getWidth]\\n    set ht [$inst_master getHeight]\\n    set inst_area  [expr $wid * $ht]\\n    set total_area [expr $total_area + $inst_area]\\n    set num_insts [expr $num_insts + 1]', metadata={'source': 'src/Metrics.tcl', 'file_path': 'src/Metrics.tcl', 'file_name': 'Metrics.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='if { [$inst_master isBlock] } {\\n      set num_macros [expr $num_macros + 1]\\n      set macro_area [expr $macro_area + $inst_area]\\n    } elseif {[$inst_master isCover]} {\\n      set num_cover [expr $num_cover + 1]\\n      set cover_area [expr $cover_area + $inst_area]\\n    } elseif {[$inst_master isPad]} {\\n      set num_padcells [expr $num_padcells + 1]\\n      set padcell_area [expr $padcell_area + $inst_area]\\n    } else {\\n      set num_stdcells [expr $num_stdcells + 1]\\n      set stdcell_area [expr $stdcell_area + $inst_area]\\n    }\\n  }\\n\\n  set die_area [expr $die_area / [expr $dbu_per_uu * $dbu_per_uu]]\\n  set core_area [expr $core_area / [expr $dbu_per_uu * $dbu_per_uu]]\\n  set total_area [expr $total_area / [expr $dbu_per_uu * $dbu_per_uu]]\\n  set stdcell_area [expr $stdcell_area / [expr $dbu_per_uu * $dbu_per_uu]]\\n  set macro_area [expr $macro_area / [expr $dbu_per_uu * $dbu_per_uu]]\\n  set padcell_area [expr $padcell_area / [expr $dbu_per_uu * $dbu_per_uu]]\\n  set cover_area [expr $cover_area / [expr $dbu_per_uu * $dbu_per_uu]]\\n\\n  set total_active_area [expr $stdcell_area + $macro_area]\\n\\n  if {$core_area > 0} {\\n    set core_util [expr $total_active_area / $core_area]\\n    if {$core_area > $macro_area} {\\n      set stdcell_util [expr $stdcell_area / [expr $core_area - $macro_area]]\\n    } else {\\n      set stdcell_util 0.0\\n    }\\n  } else {\\n    set core_util -1.0\\n    set stdcell_util -1.0\\n  }\\n\\n  utl::metric_int \"design__io\" $num_ios\\n  utl::metric_float \"design__die__area\" $die_area\\n  utl::metric_float \"design__core__area\" $core_area\\n  utl::metric_int \"design__instance__count\" $num_insts\\n  utl::metric_float \"design__instance__area\" $total_active_area\\n  utl::metric_int \"design__instance__count__stdcell\" $num_stdcells\\n  utl::metric_float \"design__instance__area__stdcell\" $stdcell_area\\n  utl::metric_int \"design__instance__count__macros\" $num_macros\\n  utl::metric_float \"design__instance__area__macros\" $macro_area\\n  utl::metric_float \"design__instance__utilization\" $core_util\\n  utl::metric_float \"design__instance__utilization__stdcell\" $stdcell_util\\n}\\n\\n# namespace\\n}', metadata={'source': 'src/Metrics.tcl', 'file_path': 'src/Metrics.tcl', 'file_name': 'Metrics.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%include <std_string.i>\\n%include <std_vector.i>\\n%include <stdint.i>\\n\\n%{\\n\\n#include \"odb/db.h\"\\n#include \"ord/Tech.h\"\\n#include \"ord/Design.h\"\\n\\nusing odb::dbDatabase;\\nusing odb::dbBlock;\\nusing odb::dbTech;\\n\\n// Defined by OpenRoad.i inlines\\nconst char *\\nopenroad_version();\\n\\nconst char *\\nopenroad_git_describe();\\n\\nodb::dbDatabase *\\nget_db();\\n\\nodb::dbTech *\\nget_db_tech();\\n\\nbool\\ndb_has_tech();\\n\\nodb::dbBlock *\\nget_db_block();\\n\\n%}\\n\\n%template(Corners) std::vector<sta::Corner*>;\\n%template(MTerms) std::vector<odb::dbMTerm*>;\\n\\n%include \"Exception-py.i\"\\n%include \"ord/Tech.h\"\\n%include \"ord/Design.h\"\\n\\n%newobject Design::getFloorplan();\\n\\nconst char *\\nopenroad_version();\\n\\nconst char *\\nopenroad_git_describe();\\n\\nodb::dbDatabase *\\nget_db();\\n\\nodb::dbTech *\\nget_db_tech();\\n\\nbool\\ndb_has_tech();\\n\\nodb::dbBlock *\\nget_db_block();\\n\\n%inline %{\\n\\nnamespace ord {\\n  void set_thread_count(int threads);\\n  int thread_count();\\n}\\n\\n%}', metadata={'source': 'src/OpenRoad-py.i', 'file_path': 'src/OpenRoad-py.i', 'file_name': 'OpenRoad-py.i', 'file_type': '.i'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"ord/OpenRoad.hh\"\\n\\n#include <iostream>\\n#include <thread>\\n#ifdef ENABLE_PYTHON3\\n#define PY_SSIZE_T_CLEAN\\n#include \"Python.h\"\\n#endif\\n\\n#include \"ant/MakeAntennaChecker.hh\"\\n#include \"cts/MakeTritoncts.h\"\\n#include \"db_sta/MakeDbSta.hh\"\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"db_sta/dbReadVerilog.hh\"\\n#include \"db_sta/dbSta.hh\"\\n#include \"dpl/MakeOpendp.h\"\\n#include \"dpo/MakeOptdp.h\"\\n#include \"dst/MakeDistributed.h\"\\n#include \"fin/MakeFinale.h\"\\n#include \"gpl/MakeReplace.h\"\\n#include \"grt/MakeGlobalRouter.h\"\\n#include \"gui/MakeGui.h\"\\n#include \"ifp//MakeInitFloorplan.hh\"\\n#include \"mpl/MakeMacroPlacer.h\"\\n#ifdef ENABLE_MPL2\\n// mpl2 aborts with link error on darwin\\n#include \"mpl2/MakeMacroPlacer.h\"\\n#endif\\n#include \"dft/MakeDft.hh\"\\n#include \"odb/cdl.h\"\\n#include \"odb/db.h\"\\n#include \"odb/defin.h\"\\n#include \"odb/defout.h\"\\n#include \"odb/lefin.h\"\\n#include \"odb/lefout.h\"\\n#include \"ord/InitOpenRoad.hh\"\\n#include \"pad/MakeICeWall.h\"\\n#ifdef ENABLE_PAR\\n// par causes abseil link error at startup on apple silicon\\n#include \"par/MakePartitionMgr.h\"\\n#endif\\n#include \"pdn/MakePdnGen.hh\"\\n#include \"ppl/MakeIoplacer.h\"\\n#include \"psm/MakePDNSim.hh\"\\n#include \"rcx/MakeOpenRCX.h\"\\n#include \"rmp/MakeRestructure.h\"\\n#include \"rsz/MakeResizer.hh\"\\n#include \"sta/StaMain.hh\"\\n#include \"sta/VerilogWriter.hh\"\\n#include \"stt/MakeSteinerTreeBuilder.h\"\\n#include \"tap/MakeTapcell.h\"\\n#include \"triton_route/MakeTritonRoute.h\"\\n#include \"utl/Logger.h\"\\n#include \"utl/MakeLogger.h\"\\n\\nnamespace sta {\\nextern const char* openroad_swig_tcl_inits[];\\nextern const char* upf_tcl_inits[];\\n}  // namespace sta\\n\\n// Swig uses C linkage for init functions.\\nextern \"C\" {\\nextern int Openroad_swig_Init(Tcl_Interp* interp);\\nextern int Odbtcl_Init(Tcl_Interp* interp);\\nextern int Upf_Init(Tcl_Interp* interp);\\n}\\n\\n// Main.cc set by main()\\nextern const char* log_filename;\\nextern const char* metrics_filename;\\n\\nnamespace ord {\\n\\nusing odb::dbBlock;\\nusing odb::dbChip;\\nusing odb::dbDatabase;\\nusing odb::dbLib;\\nusing odb::dbTech;\\nusing odb::Rect;\\n\\nusing sta::evalTclInit;\\n\\nusing utl::ORD;\\n\\nOpenRoad::OpenRoad()\\n{\\n  db_ = dbDatabase::create();\\n}', metadata={'source': 'src/OpenRoad.cc', 'file_path': 'src/OpenRoad.cc', 'file_name': 'OpenRoad.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='using sta::evalTclInit;\\n\\nusing utl::ORD;\\n\\nOpenRoad::OpenRoad()\\n{\\n  db_ = dbDatabase::create();\\n}\\n\\nOpenRoad::~OpenRoad()\\n{\\n  deleteDbVerilogNetwork(verilog_network_);\\n  // Temporarily removed until a crash can be resolved\\n  // deleteDbSta(sta_);\\n  // sta::deleteAllMemory();\\n  deleteIoplacer(ioPlacer_);\\n  deleteResizer(resizer_);\\n  deleteOpendp(opendp_);\\n  deleteOptdp(optdp_);\\n  deleteGlobalRouter(global_router_);\\n  deleteRestructure(restructure_);\\n  deleteTritonCts(tritonCts_);\\n  deleteTapcell(tapcell_);\\n  deleteMacroPlacer(macro_placer_);\\n#ifdef ENABLE_MPL2\\n  deleteMacroPlacer2(macro_placer2_);\\n#endif\\n  deleteOpenRCX(extractor_);\\n  deleteTritonRoute(detailed_router_);\\n  deleteReplace(replace_);\\n  deleteFinale(finale_);\\n  deleteAntennaChecker(antenna_checker_);\\n  odb::dbDatabase::destroy(db_);\\n#ifdef ENABLE_PAR\\n  deletePartitionMgr(partitionMgr_);\\n#endif\\n  deletePdnGen(pdngen_);\\n  deleteICeWall(icewall_);\\n  deleteDistributed(distributer_);\\n  deleteSteinerTreeBuilder(stt_builder_);\\n  dft::deleteDft(dft_);\\n  delete logger_;\\n}\\n\\nsta::dbNetwork* OpenRoad::getDbNetwork()\\n{\\n  return sta_->getDbNetwork();\\n}\\n\\n/* static */\\nOpenRoad* OpenRoad::openRoad()\\n{\\n  // This will be destroyed at application exit\\n  static OpenRoad o;\\n  return &o;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nvoid initOpenRoad(Tcl_Interp* interp)\\n{\\n  OpenRoad::openRoad()->init(interp);\\n}\\n\\nvoid OpenRoad::init(Tcl_Interp* tcl_interp)\\n{\\n  tcl_interp_ = tcl_interp;\\n\\n  // Make components.\\n  logger_ = makeLogger(log_filename, metrics_filename);\\n  db_->setLogger(logger_);\\n  sta_ = makeDbSta();\\n  verilog_network_ = makeDbVerilogNetwork();\\n  ioPlacer_ = makeIoplacer();\\n  resizer_ = makeResizer();\\n  opendp_ = makeOpendp();\\n  optdp_ = makeOptdp();\\n  finale_ = makeFinale();\\n  global_router_ = makeGlobalRouter();\\n  restructure_ = makeRestructure();\\n  tritonCts_ = makeTritonCts();\\n  tapcell_ = makeTapcell();\\n  macro_placer_ = makeMacroPlacer();\\n#ifdef ENABLE_MPL2\\n  macro_placer2_ = makeMacroPlacer2();\\n#endif\\n  extractor_ = makeOpenRCX();\\n  detailed_router_ = makeTritonRoute();\\n  replace_ = makeReplace();\\n  pdnsim_ = makePDNSim();\\n  antenna_checker_ = makeAntennaChecker();\\n#ifdef ENABLE_PAR\\n  partitionMgr_ = makePartitionMgr();\\n#endif\\n  pdngen_ = makePdnGen();\\n  icewall_ = makeICeWall();\\n  distributer_ = makeDistributed();\\n  stt_builder_ = makeSteinerTreeBuilder();\\n  dft_ = dft::makeDft();\\n\\n  // Init components.\\n  Openroad_swig_Init(tcl_interp);\\n  // Import TCL scripts.\\n  evalTclInit(tcl_interp, sta::openroad_swig_tcl_inits);\\n\\n  initLogger(logger_, tcl_interp);\\n  initGui(this);  // first so we can register our sink with the logger\\n  Odbtcl_Init(tcl_interp);\\n  Upf_Init(tcl_interp);\\n  evalTclInit(tcl_interp, sta::upf_tcl_inits);\\n  initInitFloorplan(this);\\n  initDbSta(this);\\n  initResizer(this);\\n  initDbVerilogNetwork(this);\\n  initIoplacer(this);\\n  initReplace(this);\\n  initOpendp(this);\\n  initOptdp(this);\\n  initFinale(this);\\n  initGlobalRouter(this);\\n  initTritonCts(this);\\n  initTapcell(this);\\n  initMacroPlacer(this);\\n#ifdef ENABLE_MPL2\\n  initMacroPlacer2(this);\\n#endif\\n  initOpenRCX(this);\\n  initICeWall(this);\\n  initRestructure(this);\\n  initTritonRoute(this);\\n  initPDNSim(this);\\n  initAntennaChecker(this);\\n#ifdef ENABLE_PAR\\n  initPartitionMgr(this);\\n#endif\\n  initPdnGen(this);\\n  initDistributed(this);\\n  initSteinerTreeBuilder(this);\\n  dft::initDft(this);\\n\\n  // Import exported commands to global namespace.\\n  Tcl_Eval(tcl_interp, \"sta::define_sta_cmds\");\\n  Tcl_Eval(tcl_interp, \"namespace import sta::*\");\\n\\n  // Initialize tcl history\\n  if (Tcl_Eval(tcl_interp, \"history\") == TCL_ERROR) {\\n    // There appears to be a typo in the history.tcl file in some\\n    // distributions, which is generating this error.\\n    // remove error from tcl result.\\n    Tcl_ResetResult(tcl_interp);\\n  }\\n}\\n\\n////////////////////////////////////////////////////////////////', metadata={'source': 'src/OpenRoad.cc', 'file_path': 'src/OpenRoad.cc', 'file_name': 'OpenRoad.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='////////////////////////////////////////////////////////////////\\n\\nvoid OpenRoad::readLef(const char* filename,\\n                       const char* lib_name,\\n                       const char* tech_name,\\n                       bool make_tech,\\n                       bool make_library)\\n{\\n  odb::lefin lef_reader(db_, logger_, false);\\n  dbLib* lib = nullptr;\\n  dbTech* tech = nullptr;\\n  if (make_tech && make_library) {\\n    lib = lef_reader.createTechAndLib(tech_name, lib_name, filename);\\n    tech = db_->findTech(tech_name);\\n  } else if (make_tech) {\\n    tech = lef_reader.createTech(tech_name, filename);\\n  } else if (make_library) {\\n    if (tech_name[0] != \\'\\\\0\\') {\\n      tech = db_->findTech(tech_name);\\n    } else {\\n      tech = db_->getTech();\\n    }\\n    if (!tech) {\\n      logger_->error(ORD, 51, \"Technology {} not found\", tech_name);\\n    }\\n    lib = lef_reader.createLib(tech, lib_name, filename);\\n  }\\n\\n  // both are null on parser failure\\n  if (lib != nullptr || tech != nullptr) {\\n    for (OpenRoadObserver* observer : observers_) {\\n      observer->postReadLef(tech, lib);\\n    }\\n  }\\n}\\n\\nvoid OpenRoad::readDef(const char* filename,\\n                       dbTech* tech,\\n                       bool continue_on_errors,\\n                       bool floorplan_init,\\n                       bool incremental,\\n                       bool child)\\n{\\n  if (!floorplan_init && !incremental && !child && db_->getChip()\\n      && db_->getChip()->getBlock()) {\\n    logger_->info(ORD, 48, \"Loading an additional DEF.\");\\n  }\\n\\n  odb::defin::MODE mode = odb::defin::DEFAULT;\\n  if (floorplan_init) {\\n    mode = odb::defin::FLOORPLAN;\\n  } else if (incremental) {\\n    mode = odb::defin::INCREMENTAL;\\n  }\\n  odb::defin def_reader(db_, logger_, mode);\\n  std::vector<odb::dbLib*> search_libs;\\n  for (odb::dbLib* lib : db_->getLibs()) {\\n    search_libs.push_back(lib);\\n  }\\n  if (continue_on_errors) {\\n    def_reader.continueOnErrors();\\n  }\\n  dbBlock* block = nullptr;\\n  if (child) {\\n    auto parent = db_->getChip()->getBlock();\\n    block = def_reader.createBlock(parent, search_libs, filename, tech);\\n  } else {\\n    dbChip* chip = def_reader.createChip(search_libs, filename, tech);\\n    if (chip) {\\n      block = chip->getBlock();\\n    }\\n  }\\n  if (block) {\\n    for (OpenRoadObserver* observer : observers_) {\\n      observer->postReadDef(block);\\n    }\\n  }\\n}\\n\\nstatic odb::defout::Version stringToDefVersion(const string& version)\\n{\\n  if (version == \"5.8\") {\\n    return odb::defout::Version::DEF_5_8;\\n  }\\n  if (version == \"5.7\") {\\n    return odb::defout::Version::DEF_5_7;\\n  }\\n  if (version == \"5.6\") {\\n    return odb::defout::Version::DEF_5_6;\\n  }\\n  if (version == \"5.5\") {\\n    return odb::defout::Version::DEF_5_5;\\n  }\\n  if (version == \"5.4\") {\\n    return odb::defout::Version::DEF_5_4;\\n  }\\n  if (version == \"5.3\") {\\n    return odb::defout::Version::DEF_5_3;\\n  }\\n  return odb::defout::Version::DEF_5_8;\\n}\\n\\nvoid OpenRoad::writeDef(const char* filename, const string& version)\\n{\\n  odb::dbChip* chip = db_->getChip();\\n  if (chip) {\\n    odb::dbBlock* block = chip->getBlock();\\n    if (block) {\\n      odb::defout def_writer(logger_);\\n      def_writer.setVersion(stringToDefVersion(version));\\n      def_writer.writeBlock(block, filename);\\n    }\\n  }\\n}\\n\\nvoid OpenRoad::writeAbstractLef(const char* filename,\\n                                const int bloat_factor,\\n                                const bool bloat_occupied_layers)\\n{\\n  odb::dbBlock* block = nullptr;\\n  odb::dbChip* chip = db_->getChip();\\n  if (chip) {\\n    block = chip->getBlock();\\n  }\\n  if (!block) {\\n    logger_->error(ORD, 53, \"No block is loaded.\");\\n  }\\n  std::ofstream os;\\n  os.exceptions(std::ofstream::badbit | std::ofstream::failbit);\\n  os.open(filename);\\n  odb::lefout writer(logger_, os);\\n  writer.setBloatFactor(bloat_factor);\\n  writer.setBloatOccupiedLayers(bloat_occupied_layers);\\n  writer.writeAbstractLef(block);\\n}', metadata={'source': 'src/OpenRoad.cc', 'file_path': 'src/OpenRoad.cc', 'file_name': 'OpenRoad.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void OpenRoad::writeLef(const char* filename)\\n{\\n  auto libs = db_->getLibs();\\n  int num_libs = libs.size();\\n  if (num_libs > 0) {\\n    if (num_libs > 1) {\\n      logger_->info(\\n          ORD, 34, \"More than one lib exists, multiple files will be written.\");\\n    }\\n\\n    int cnt = 0;\\n    for (auto lib : libs) {\\n      std::string name(filename);\\n      if (cnt > 0) {\\n        auto pos = name.rfind(\\'.\\');\\n        if (pos != string::npos) {\\n          name.insert(pos, \"_\" + std::to_string(cnt));\\n        } else {\\n          name += \"_\" + std::to_string(cnt);\\n        }\\n        std::ofstream os;\\n        os.exceptions(std::ofstream::badbit | std::ofstream::failbit);\\n        os.open(name);\\n        odb::lefout lef_writer(logger_, os);\\n        lef_writer.writeLib(lib);\\n      } else {\\n        std::ofstream os;\\n        os.exceptions(std::ofstream::badbit | std::ofstream::failbit);\\n        os.open(name);\\n        odb::lefout lef_writer(logger_, os);\\n        lef_writer.writeTechAndLib(lib);\\n      }\\n      ++cnt;\\n    }\\n  } else if (db_->getTech()) {\\n    std::ofstream os;\\n    os.exceptions(std::ofstream::badbit | std::ofstream::failbit);\\n    os.open(filename);\\n    odb::lefout lef_writer(logger_, os);\\n    lef_writer.writeTech(db_->getTech());\\n  }\\n}\\n\\nvoid OpenRoad::writeCdl(const char* outFilename,\\n                        const std::vector<const char*>& mastersFilenames,\\n                        bool includeFillers)\\n{\\n  odb::dbChip* chip = db_->getChip();\\n  if (chip) {\\n    odb::dbBlock* block = chip->getBlock();\\n    if (block) {\\n      odb::cdl::writeCdl(\\n          getLogger(), block, outFilename, mastersFilenames, includeFillers);\\n    }\\n  }\\n}\\n\\nvoid OpenRoad::readDb(const char* filename)\\n{\\n  if (db_->getChip() && db_->getChip()->getBlock()) {\\n    logger_->error(\\n        ORD, 47, \"You can\\'t load a new db file as the db is already populated\");\\n  }\\n\\n  std::ifstream stream;\\n  stream.exceptions(std::ifstream::failbit | std::ifstream::badbit\\n                    | std::ios::eofbit);\\n  stream.open(filename, std::ios::binary);\\n\\n  db_->read(stream);\\n\\n  for (OpenRoadObserver* observer : observers_) {\\n    observer->postReadDb(db_);\\n  }\\n}\\n\\nvoid OpenRoad::writeDb(const char* filename)\\n{\\n  FILE* stream = fopen(filename, \"w\");\\n  if (stream) {\\n    db_->write(stream);\\n    fclose(stream);\\n  }\\n}\\n\\nvoid OpenRoad::diffDbs(const char* filename1,\\n                       const char* filename2,\\n                       const char* diffs)\\n{\\n  std::ifstream stream1;\\n  stream1.exceptions(std::ifstream::failbit | std::ifstream::badbit\\n                     | std::ios::eofbit);\\n  stream1.open(filename1, std::ios::binary);\\n\\n  std::ifstream stream2;\\n  stream2.exceptions(std::ifstream::failbit | std::ifstream::badbit\\n                     | std::ios::eofbit);\\n  stream2.open(filename2, std::ios::binary);\\n\\n  FILE* out = fopen(diffs, \"w\");\\n  if (out == nullptr) {\\n    logger_->error(ORD, 105, \"Can\\'t open {}\", diffs);\\n  }\\n\\n  auto db1 = odb::dbDatabase::create();\\n  auto db2 = odb::dbDatabase::create();\\n\\n  db1->read(stream1);\\n  db2->read(stream2);\\n\\n  odb::dbDatabase::diff(db1, db2, out, 2);\\n\\n  fclose(out);\\n}\\n\\nvoid OpenRoad::readVerilog(const char* filename)\\n{\\n  verilog_network_->deleteTopInstance();\\n  dbReadVerilog(filename, verilog_network_);\\n}\\n\\nvoid OpenRoad::linkDesign(const char* design_name)\\n\\n{\\n  dbLinkDesign(design_name, verilog_network_, db_, logger_);\\n  for (OpenRoadObserver* observer : observers_) {\\n    observer->postReadDb(db_);\\n  }\\n}\\n\\nvoid OpenRoad::designCreated()\\n{\\n  for (OpenRoadObserver* observer : observers_) {\\n    observer->postReadDb(db_);\\n  }\\n}\\n\\nbool OpenRoad::unitsInitialized()\\n{\\n  // Units are set by the first liberty library read.\\n  return getDbNetwork()->defaultLibertyLibrary() != nullptr;\\n}\\n\\nodb::Rect OpenRoad::getCore()\\n{\\n  return db_->getChip()->getBlock()->getCoreArea();\\n}\\n\\nvoid OpenRoad::addObserver(OpenRoadObserver* observer)\\n{\\n  observer->set_unregister_observer(\\n      [this, observer] { removeObserver(observer); });\\n  observers_.insert(observer);\\n}', metadata={'source': 'src/OpenRoad.cc', 'file_path': 'src/OpenRoad.cc', 'file_name': 'OpenRoad.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void OpenRoad::addObserver(OpenRoadObserver* observer)\\n{\\n  observer->set_unregister_observer(\\n      [this, observer] { removeObserver(observer); });\\n  observers_.insert(observer);\\n}\\n\\nvoid OpenRoad::removeObserver(OpenRoadObserver* observer)\\n{\\n  observer->set_unregister_observer(nullptr);\\n  observers_.erase(observer);\\n}\\n\\nvoid OpenRoad::setThreadCount(int threads, bool printInfo)\\n{\\n  int max_threads = std::thread::hardware_concurrency();\\n  if (max_threads == 0) {\\n    logger_->warn(ORD,\\n                  31,\\n                  \"Unable to determine maximum number of threads.\\\\n\"\\n                  \"One thread will be used.\");\\n    max_threads = 1;\\n  }\\n  if (threads <= 0) {  // max requested\\n    threads = max_threads;\\n  } else if (threads > max_threads) {\\n    threads = max_threads;\\n  }\\n  threads_ = threads;\\n\\n  if (printInfo) {\\n    logger_->info(ORD, 30, \"Using {} thread(s).\", threads_);\\n  }\\n\\n  // place limits on tools with threads\\n  sta_->setThreadCount(threads_);\\n}\\n\\nvoid OpenRoad::setThreadCount(const char* threads, bool printInfo)\\n{\\n  int max_threads = threads_;  // default, make no changes\\n\\n  if (strcmp(threads, \"max\") == 0) {\\n    max_threads = -1;  // -1 is max cores\\n  } else {\\n    try {\\n      max_threads = std::stoi(threads);\\n    } catch (const std::invalid_argument&) {\\n      logger_->warn(\\n          ORD, 32, \"Invalid thread number specification: {}.\", threads);\\n    }\\n  }\\n\\n  setThreadCount(max_threads, printInfo);\\n}\\n\\nint OpenRoad::getThreadCount()\\n{\\n  return threads_;\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/OpenRoad.cc', 'file_path': 'src/OpenRoad.cc', 'file_name': 'OpenRoad.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, James Cherry, Parallax Software, Inc.\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%{\\n\\n#include \"odb/db.h\"\\n#include \"odb/lefin.h\"\\n#include \"odb/defin.h\"\\n#include \"odb/defout.h\"\\n#include \"sta/Report.hh\"\\n#include \"sta/Network.hh\"\\n#include \"db_sta/dbSta.hh\"\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"db_sta/dbReadVerilog.hh\"\\n#include \"ord/Version.hh\"\\n#include \"utl/Logger.h\"\\n#include \"ord/OpenRoad.hh\"\\n\\n#include <vector>\\n\\n////////////////////////////////////////////////////////////////\\n//\\n// C++ helper functions used by the interface functions.\\n// These are not visible in the TCL API.\\n//\\n////////////////////////////////////////////////////////////////\\n\\nnamespace ord {\\n\\nusing sta::dbSta;\\nusing sta::dbNetwork;\\nusing rsz::Resizer;\\n\\nusing odb::dbDatabase;\\n\\nOpenRoad *\\ngetOpenRoad()\\n{\\n  return OpenRoad::openRoad();\\n}\\n\\nutl::Logger *\\ngetLogger()\\n{\\n  return OpenRoad::openRoad()->getLogger();\\n}\\n\\ndbDatabase *\\ngetDb()\\n{\\n  return getOpenRoad()->getDb();\\n}\\n\\n// Copied from StaTcl.i because of ordering issues.\\nclass CmdErrorNetworkNotLinked : public sta::Exception\\n{\\npublic:\\n  virtual const char *what() const throw()\\n  { return \"Error: no network has been linked.\"; }\\n};\\n\\nvoid\\nensureLinked()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  dbNetwork *network = openroad->getDbNetwork();\\n  if (!network->isLinked())\\n    throw CmdErrorNetworkNotLinked();\\n}\\n\\ndbNetwork *\\ngetDbNetwork()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getDbNetwork();\\n}\\n\\ndbSta *\\ngetSta()\\n{\\n  return getOpenRoad()->getSta();\\n}\\n\\nResizer *\\ngetResizer()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getResizer();\\n}\\n\\nrmp::Restructure *\\ngetRestructure()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getRestructure();\\n}\\n\\ncts::TritonCTS *\\ngetTritonCts()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getTritonCts();\\n}\\n\\nmpl::MacroPlacer *\\ngetMacroPlacer()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getMacroPlacer();\\n}\\n\\nmpl2::MacroPlacer2 *\\ngetMacroPlacer2()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getMacroPlacer2();\\n}\\n\\ngpl::Replace*\\ngetReplace()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getReplace();\\n}\\n\\nrcx::Ext *\\ngetOpenRCX()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getOpenRCX();\\n}', metadata={'source': 'src/OpenRoad.i', 'file_path': 'src/OpenRoad.i', 'file_name': 'OpenRoad.i', 'file_type': '.i'}),\n",
       " Document(page_content='rcx::Ext *\\ngetOpenRCX()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getOpenRCX();\\n}\\n\\ntriton_route::TritonRoute *\\ngetTritonRoute()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getTritonRoute();\\n}\\n\\npsm::PDNSim*\\ngetPDNSim()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getPDNSim();\\n}\\n\\ngrt::GlobalRouter*\\ngetGlobalRouter()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getGlobalRouter();\\n}\\n\\ntap::Tapcell* \\ngetTapcell()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getTapcell();\\n}\\n\\nppl::IOPlacer*\\ngetIOPlacer()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getIOPlacer();\\n}\\n\\npar::PartitionMgr*\\ngetPartitionMgr()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getPartitionMgr();\\n}\\n\\npdn::PdnGen*\\ngetPdnGen()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getPdnGen();\\n}\\n\\npad::ICeWall*\\ngetICeWall()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getICeWall();\\n}\\n\\nstt::SteinerTreeBuilder*\\ngetSteinerTreeBuilder()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->getSteinerTreeBuilder();\\n}\\n\\n} // namespace ord\\n\\nnamespace sta {\\nstd::vector<LibertyCell*> *\\ntclListSeqLibertyCell(Tcl_Obj *const source,\\n\\t\\t      Tcl_Interp *interp);\\n} // namespace sta\\n\\n\\nusing std::vector;\\n\\nusing sta::LibertyCell;\\n\\nusing ord::OpenRoad;\\nusing ord::getOpenRoad;\\nusing ord::getLogger;\\nusing ord::getDb;\\nusing ord::ensureLinked;\\n\\nusing odb::dbDatabase;\\nusing odb::dbBlock;\\nusing odb::dbTechLayer;\\nusing odb::dbTrackGrid;\\nusing odb::dbTech;\\n\\n%}\\n\\n////////////////////////////////////////////////////////////////\\n//\\n// C++ functions visible as SWIG functions.\\n//\\n////////////////////////////////////////////////////////////////\\n\\n#ifdef SWIGTCL\\n%include \"Exception.i\"\\n\\n%typemap(in) vector<LibertyCell*> * {\\n  $1 = sta::tclListSeqLibertyCell($input, interp);\\n}\\n\\n%typemap(in) vector<const char*> * {\\n  int argc;\\n  Tcl_Obj **argv;\\n\\n  if (Tcl_ListObjGetElements(interp, $input, &argc, &argv) == TCL_OK) {\\n    vector<const char*>* seq = new vector<const char*>;\\n    for (int i = 0; i < argc; i++) {\\n      int length;\\n      const char* str = Tcl_GetStringFromObj(argv[i], &length);\\n      seq->push_back(str);\\n    }\\n    $1 = seq;\\n  }\\n  else {\\n    $1 = nullptr;\\n  }\\n}\\n\\n%typemap(in) utl::ToolId {\\n  int length;\\n  const char *arg = Tcl_GetStringFromObj($input, &length);\\n  $1 = utl::Logger::findToolId(arg);\\n}\\n#endif\\n\\n%inline %{\\n\\nconst char *\\nopenroad_version()\\n{\\n  return OPENROAD_VERSION;\\n}\\n\\nconst char *\\nopenroad_git_describe()\\n{\\n  return OPENROAD_GIT_DESCRIBE;\\n}\\n\\nvoid\\nread_lef_cmd(const char *filename,\\n\\t     const char *lib_name,\\n\\t     const char *tech_name,\\n\\t     bool make_tech,\\n\\t     bool make_library)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->readLef(filename, lib_name, tech_name, make_tech, make_library);\\n}\\n\\nvoid\\nread_def_cmd(const char *filename,\\n             const char* tech_name,\\n             bool continue_on_errors,\\n             bool floorplan_init,\\n             bool incremental,\\n             bool child)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  auto* db = ord->getDb();\\n  dbTech* tech;\\n  if (tech_name[0] != \\'\\\\0\\') {\\n    tech = db->findTech(tech_name);\\n  } else {\\n    tech = db->getTech();\\n  }\\n  if (!tech) {\\n    auto logger = getLogger();\\n    logger->error(utl::ORD, 52, \"Technology {} not found\", tech_name);\\n  }\\n  ord->readDef(filename, tech, continue_on_errors,\\n               floorplan_init, incremental, child);\\n}\\n\\nvoid\\nwrite_def_cmd(const char *filename,\\n\\t      const char *version)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->writeDef(filename, version);\\n}\\n\\nvoid\\nwrite_lef_cmd(const char *filename)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->writeLef(filename);\\n}\\n\\nvoid\\nwrite_abstract_lef_cmd(const char *filename,\\n                       int bloat_factor,\\n                       bool bloat_occupied_layers)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->writeAbstractLef(filename, bloat_factor, bloat_occupied_layers);\\n}', metadata={'source': 'src/OpenRoad.i', 'file_path': 'src/OpenRoad.i', 'file_name': 'OpenRoad.i', 'file_type': '.i'}),\n",
       " Document(page_content='void \\nwrite_cdl_cmd(const char *outFilename,\\n              vector<const char*>* mastersFilenames,\\n              bool includeFillers)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->writeCdl(outFilename, *mastersFilenames, includeFillers);\\n}\\n\\nvoid\\nread_db_cmd(const char *filename)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->readDb(filename);\\n}\\n\\nvoid\\nwrite_db_cmd(const char *filename)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->writeDb(filename);\\n}\\n\\nvoid\\ndiff_dbs(const char *filename1, const char *filename2, const char* diffs)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->diffDbs(filename1, filename2, diffs);\\n}\\n\\nvoid\\nread_verilog_cmd(const char *filename)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->readVerilog(filename);\\n}\\n\\nvoid\\nlink_design_db_cmd(const char *design_name)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->linkDesign(design_name);\\n}\\n\\nvoid\\nensure_linked()\\n{\\n  return ensureLinked();\\n}\\n\\nvoid\\nset_debug_level(const char* tool_name,\\n                const char* group,\\n                int level)\\n{\\n  using namespace ord;\\n  auto logger = getLogger();\\n\\n  auto id = utl::Logger::findToolId(tool_name);\\n  if (id == utl::UKN) {\\n    logger->error(utl::ORD, 15, \"Unknown tool name {}\", tool_name);\\n  }\\n  logger->setDebugLevel(id, group, level);\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nodb::dbDatabase *\\nget_db()\\n{\\n  return getDb();\\n}\\n\\nodb::dbTech *\\nget_db_tech()\\n{\\n  return getDb()->getTech();\\n}\\n\\nbool\\ndb_has_tech()\\n{\\n  return !getDb()->getTechs().empty();\\n}\\n\\nodb::dbBlock *\\nget_db_block()\\n{\\n  odb::dbDatabase *db = getDb();\\n  if (db) {\\n    odb::dbChip *chip = db->getChip();\\n    if (chip)\\n      return chip->getBlock();\\n  }\\n  return nullptr;\\n}\\n\\nodb::Rect\\nget_db_core()\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  return ord->getCore();\\n}\\n\\ndouble\\ndbu_to_microns(int dbu)\\n{\\n  auto tech = getDb()->getTech();\\n  if (!tech) {\\n    auto logger = getLogger();\\n    logger->error(utl::ORD, 49, \"No tech is loaded\");\\n  }\\n  return static_cast<double>(dbu) / tech->getDbUnitsPerMicron();\\n}\\n\\nint\\nmicrons_to_dbu(double microns)\\n{\\n  auto tech = getDb()->getTech();\\n  if (!tech) {\\n    auto logger = getLogger();\\n    logger->error(utl::ORD, 50, \"No tech is loaded\");\\n  }\\n  return std::round(microns * tech->getDbUnitsPerMicron());\\n}\\n\\n// Common check for placement tools.\\nbool\\ndb_has_rows()\\n{\\n  dbDatabase *db = OpenRoad::openRoad()->getDb();\\n  if (!db->getChip() || !db->getChip()->getBlock()) {\\n    return false;\\n  }\\n\\n  for (odb::dbRow* row : db->getChip()->getBlock()->getRows()) {\\n    if (row->getSite()->getClass() != odb::dbSiteClass::PAD) {\\n      return true;\\n    }\\n  }\\n\\n  return false;\\n}\\n\\nbool\\ndb_layer_has_tracks(odb::dbTechLayer* layer, bool hor)\\n{\\n  if (!layer) {\\n    return false;\\n  }\\n    \\n  dbDatabase *db = OpenRoad::openRoad()->getDb();\\n  dbBlock *block = db->getChip()->getBlock();\\n\\n  dbTrackGrid *trackGrid = block->findTrackGrid(layer);\\n  if (!trackGrid) {\\n    return false;\\n  }\\n\\n  if (hor) {\\n    return trackGrid->getNumGridPatternsY() > 0; \\n  } else {\\n    return trackGrid->getNumGridPatternsX() > 0; \\n  }\\n}\\n\\nbool\\ndb_layer_has_hor_tracks(odb::dbTechLayer* layer)\\n{\\n  return db_layer_has_tracks(layer, true);\\n}\\n\\nbool\\ndb_layer_has_ver_tracks(odb::dbTechLayer* layer)\\n{\\n  return db_layer_has_tracks(layer, false);\\n}\\n\\nsta::Sta *\\nget_sta()\\n{\\n  return sta::Sta::sta();\\n}\\n\\n// For some bizzare reason this fails without the namespace qualifier for Sta.\\nvoid\\nset_cmd_sta(sta::Sta *sta)\\n{\\n  sta::Sta::setSta(sta);\\n}\\n\\nbool\\nunits_initialized()\\n{\\n  OpenRoad *openroad = getOpenRoad();\\n  return openroad->unitsInitialized();\\n}\\n\\nnamespace ord {\\n\\nvoid\\nset_thread_count(int threads)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->setThreadCount(threads);\\n}\\n\\nvoid\\nset_thread_count(const char* threads)\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->setThreadCount(threads);\\n}\\n\\nint\\nthread_count()\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  return ord->getThreadCount();\\n}\\n\\nvoid design_created()\\n{\\n  OpenRoad *ord = getOpenRoad();\\n  ord->designCreated();\\n}\\n\\n}\\n\\n%} // inline', metadata={'source': 'src/OpenRoad.i', 'file_path': 'src/OpenRoad.i', 'file_name': 'OpenRoad.i', 'file_type': '.i'}),\n",
       " Document(page_content='############################################################################\\n##\\n## Copyright (c) 2019, The Regents of the University of California\\n## All rights reserved.\\n##\\n## BSD 3-Clause License\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n##\\n############################################################################\\n\\n# -library is the default\\nsta::define_cmd_args \"read_lef\" {[-tech] [-library] [-tech_name name] filename}\\n\\nproc read_lef { args } {\\n  sta::parse_key_args \"read_lef\" args keys {-tech_name} flags {-tech -library}\\n  sta::check_argc_eq1 \"read_lef\" $args\\n\\n  set filename [file nativename [lindex $args 0]]\\n  if { ![file exists $filename] } {\\n    utl::error \"ORD\" 1 \"$filename does not exist.\"\\n  }\\n  if { ![file readable $filename] } {\\n    utl::error \"ORD\" 2 \"$filename is not readable.\"\\n  }\\n\\n  set make_tech [info exists flags(-tech)]\\n  set make_lib [info exists flags(-library)]\\n  if { !$make_tech && !$make_lib} {\\n    set make_lib 1\\n    if { [info exists keys(-tech_name)] } {\\n      set make_tech 1\\n    } else {\\n      set make_tech [expr ![ord::db_has_tech]]\\n    }\\n  }\\n\\n  set tech_name \"\"\\n  set lib_name [file rootname [file tail $filename]]\\n  if { [info exists keys(-tech_name)] } {\\n    set tech_name $keys(-tech_name)\\n  } elseif { $make_tech } {\\n    set tech_name $lib_name\\n  }\\n  \\n  ord::read_lef_cmd $filename $lib_name $tech_name $make_tech $make_lib\\n}\\n\\nsta::define_cmd_args \"read_def\" {[-floorplan_initialize|-incremental|-child]\\\\\\n                                   [-continue_on_errors]\\\\\\n                                   [-tech name] \\\\\\n                                   filename}', metadata={'source': 'src/OpenRoad.tcl', 'file_path': 'src/OpenRoad.tcl', 'file_name': 'OpenRoad.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='proc read_def { args } {\\n  sta::parse_key_args \"read_def\" args keys {-tech} \\\\\\n      flags {-floorplan_initialize -incremental \\\\\\n             -order_wires -continue_on_errors -child}\\n  sta::check_argc_eq1 \"read_def\" $args\\n  set filename [file nativename [lindex $args 0]]\\n  if { ![file exists $filename] } {\\n    utl::error \"ORD\" 3 \"$filename does not exist.\"\\n  }\\n  if { ![file readable $filename] || ![file isfile $filename] } {\\n    utl::error \"ORD\" 4 \"$filename is not readable.\"\\n  }\\n  set tech_name \"\"\\n  if { [info exists keys(-tech)] } {\\n    set tech_name $keys(-tech)\\n  } elseif { ![ord::db_has_tech] } {\\n    utl::error \"ORD\" 5 \"No technology has been read.\"\\n  }\\n  if { [info exists flags(-order_wires)] } {\\n    utl::warn \"ORD\" 33 \"-order_wires is deprecated.\"\\n  }\\n  set continue_on_errors [info exists flags(-continue_on_errors)]\\n  set floorplan_init [info exists flags(-floorplan_initialize)]\\n  set incremental [info exists flags(-incremental)]\\n  set child [info exists flags(-child)]\\n  if { $floorplan_init + $incremental + $child > 1} {\\n    utl::error ORD 16 \"Options -incremental, -floorplan_initialization, and -child are mutually exclusive.\"\\n  }\\n  ord::read_def_cmd $filename $tech_name $continue_on_errors $floorplan_init \\\\\\n      $incremental $child\\n}\\n\\nsta::define_cmd_args \"write_def\" {[-version version] filename}\\n\\nproc write_def { args } {\\n  sta::parse_key_args \"write_def\" args keys {-version} flags {}\\n\\n  set version \"5.8\"\\n  if { [info exists keys(-version)] } {\\n    set version $keys(-version)\\n    if { !($version == \"5.8\" \\\\\\n        || $version == \"5.7\" \\\\\\n        || $version == \"5.6\" \\\\\\n        || $version == \"5.5\" \\\\\\n        || $version == \"5.4\" \\\\\\n        || $version == \"5.3\") } {\\n      utl::error \"ORD\" 6 \"DEF versions 5.8, 5.7, 5.6, 5.5, 5.4, 5.3 supported.\"\\n    }\\n  }\\n\\n  sta::check_argc_eq1 \"write_def\" $args\\n  set filename [file nativename [lindex $args 0]]\\n  ord::write_def_cmd $filename $version\\n}\\n\\nsta::define_cmd_args \"write_abstract_lef\" {[-bloat_factor amount|-bloat_occupied_layers] filename}\\nsta::define_cmd_args \"write_lef\" {filename}\\n\\nproc write_lef { args } {\\n  sta::parse_key_args \"write_lef\" args keys {} flags {}\\n\\n  sta::check_argc_eq1 \"write_lef\" $args\\n  set filename [file nativename [lindex $args 0]]\\n  ord::write_lef_cmd $filename\\n}\\n\\nproc write_abstract_lef { args } {\\n  sta::parse_key_args \"write_abstract_lef\" args keys {-bloat_factor} flags {-bloat_occupied_layers}\\n\\n  set bloat_factor 10\\n  if { [info exists keys(-bloat_factor)] } { \\n    set bloat_factor $keys(-bloat_factor)\\n    sta::check_positive_float \"bloat_factor\" $bloat_factor\\n  }\\n\\n  set bloat_occupied_layers [info exists flags(-bloat_occupied_layers)]\\n  if { [info exists keys(-bloat_factor)] && $bloat_occupied_layers } {\\n    utl::error ORD 1050 \"Options -bloat and -bloat_occupied_layers are both set. At most one should be used.\"\\n  }\\n  \\n  sta::check_argc_eq1 \"write_abstract_lef\" $args\\n  set filename [file nativename [lindex $args 0]]\\n  ord::write_abstract_lef_cmd $filename $bloat_factor $bloat_occupied_layers\\n}\\n\\nsta::define_cmd_args \"write_cdl\" {[-include_fillers]\\n    -masters masters_filenames out_filename }\\n\\nproc write_cdl { args } {\\n\\n  sta::parse_key_args \"write_cdl\" args keys {-masters} flags {-include_fillers}\\n  set fillers [info exists flags(-include_fillers)]\\n  sta::check_argc_eq1 \"write_cdl\" $args\\n  if {![info exists keys(-masters)]} {\\n    utl::error ORD 1013 \"-masters is required.\"\\n  }\\n  set out_filename [file nativename [lindex $args 0]]\\n  set masters_filenames []\\n  foreach masters_filename $keys(-masters) {\\n    lappend masters_filenames [file nativename $masters_filename]\\n  }\\n  ord::write_cdl_cmd $out_filename $masters_filenames $fillers\\n}\\n\\n\\nsta::define_cmd_args \"read_db\" {filename}', metadata={'source': 'src/OpenRoad.tcl', 'file_path': 'src/OpenRoad.tcl', 'file_name': 'OpenRoad.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='sta::define_cmd_args \"read_db\" {filename}\\n\\nproc read_db { args } {\\n  sta::check_argc_eq1 \"read_db\" $args\\n  set filename [file nativename [lindex $args 0]]\\n  if { ![file exists $filename] } {\\n    utl::error \"ORD\" 7 \"$filename does not exist.\"\\n  }\\n  if { ![file readable $filename] } {\\n    utl::error \"ORD\" 8 \"$filename is not readable.\"\\n  }\\n  ord::read_db_cmd $filename\\n}\\n\\nsta::define_cmd_args \"write_db\" {filename}\\n\\nproc write_db { args } {\\n  sta::check_argc_eq1 \"write_db\" $args\\n  set filename [file nativename [lindex $args 0]]\\n  ord::write_db_cmd $filename\\n}\\n\\nsta::define_cmd_args \"assign_ndr\" { -ndr name (-net name | -all_clocks) }\\n\\nproc assign_ndr { args } {\\n  sta::parse_key_args \"assign_ndr\" args keys {-ndr -net} flags {-all_clocks}\\n  if { ![info exists keys(-ndr)] } {\\n    utl::error ORD 1009 \"-name is missing.\"\\n  }\\n  if { ! ([info exists keys(-net)] ^ [info exists flags(-all_clocks)]) } {\\n    utl::error ORD 1010 \"Either -net or -all_clocks need to be defined.\"\\n  }\\n  set block [[[ord::get_db] getChip] getBlock]\\n  set ndrName $keys(-ndr)\\n  set ndr [$block findNonDefaultRule $ndrName]\\n  if { $ndr == \"NULL\" } {\\n    utl::error ORD 1011 \"No NDR named ${ndrName} found.\"\\n  }\\n  if { [info exists keys(-net)] } {\\n    set netName $keys(-net)\\n    set net [$block findNet $netName]\\n    if { $net == \"NULL\" } {\\n      utl::error ORD 1012 \"No net named ${netName} found.\"\\n    }\\n    $net setNonDefaultRule $ndr\\n  } else {\\n    foreach net [sta::find_all_clk_nets] {\\n      $net setNonDefaultRule $ndr\\n    }\\n  }\\n}\\n\\nsta::define_cmd_args \"set_debug_level\" { tool group level }\\nproc set_debug_level {args} {\\n  sta::check_argc_eq3 \"set_debug_level\" $args\\n  lassign $args tool group level\\n  sta::check_integer \"set_debug_level\" $level\\n  ord::set_debug_level $tool $group $level\\n}\\n\\nsta::define_cmd_args \"suppress_message\" { tool id }\\nproc suppress_message {args} {\\n  sta::check_argc_eq2 \"suppress_message\" $args\\n  lassign $args tool id\\n  sta::check_integer \"suppress_message_level\" $id\\n  utl::suppress_message $tool $id\\n}\\n\\nsta::define_cmd_args \"unsuppress_message\" { tool id }\\nproc unsuppress_message {args} {\\n  sta::check_argc_eq2 \"unsuppress_message\" $args\\n  lassign $args tool id\\n  sta::check_integer \"unsuppress_message_level\" $id\\n  utl::unsuppress_message $tool $id\\n}\\n\\nproc set_thread_count { count } {\\n  ord::set_thread_count $count\\n}\\n\\nproc thread_count { } {\\n  return [ord::thread_count]\\n}\\n\\nsta::define_cmd_args \"global_connect\" {}\\nproc global_connect {} {\\n  [ord::get_db_block] globalConnect\\n}\\n\\nsta::define_cmd_args \"clear_global_connect\" {}\\nproc clear_global_connect {} {\\n  [ord::get_db_block] clearGlobalConnect\\n}\\n\\nsta::define_cmd_args \"report_global_connect\" {}\\nproc report_global_connect {} {\\n  [ord::get_db_block] reportGlobalConnect\\n}\\n\\nsta::define_cmd_args \"add_global_connection\" {-net <net_name> \\\\\\n                                              -inst_pattern <inst_name_pattern> \\\\\\n                                              -pin_pattern <pin_name_pattern> \\\\\\n                                              [(-power|-ground)] \\\\\\n                                              [-region region_name]\\n}\\nproc add_global_connection {args} {\\n  sta::parse_key_args \"add_global_connection\" args \\\\\\n    keys {-net -inst_pattern -pin_pattern -region} \\\\\\n    flags {-power -ground -defer_connection}\\n\\n  sta::check_argc_eq0 \"add_global_connection\" $args\\n\\n  if {[info exists flags(-power)] && [info exists flags(-ground)]} {\\n    utl::error ORD 41 \"The flags -power and -ground of the add_global_connection command are mutually exclusive.\"\\n  }\\n\\n  if {![info exists keys(-net)]} {\\n    utl::error ORD 42 \"The -net option of the add_global_connection command is required.\"\\n  }\\n\\n  if {![info exists keys(-inst_pattern)]} {\\n    set keys(-inst_pattern) {.*}\\n  }\\n\\n  if {![info exists keys(-pin_pattern)]} {\\n    utl::error ORD 43 \"The -pin_pattern option of the add_global_connection command is required.\"\\n  }', metadata={'source': 'src/OpenRoad.tcl', 'file_path': 'src/OpenRoad.tcl', 'file_name': 'OpenRoad.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='if {![info exists keys(-pin_pattern)]} {\\n    utl::error ORD 43 \"The -pin_pattern option of the add_global_connection command is required.\"\\n  }\\n\\n  set net [[ord::get_db_block] findNet $keys(-net)]\\n  if {$net == \"NULL\"} {\\n    set net [odb::dbNet_create [ord::get_db_block] $keys(-net)]\\n    if {![info exists flags(-power)] && ![info exists flags(-ground)]} {\\n      utl::warn ORD 44 \"Net created for $keys(-net), if intended as power or ground net add the -power/-ground switch as appropriate.\"\\n    }\\n  }\\n\\n  if {[info exists flags(-power)]} {\\n    $net setSpecial\\n    $net setSigType POWER\\n  } elseif {[info exists flags(-ground)]} {\\n    $net setSpecial\\n    $net setSigType GROUND\\n  }\\n\\n  set do_connect 1\\n  if {[info exists flags(-defer_connection)]} {\\n    utl::warn ORD 46 \"-defer_connection has been deprecated.\"\\n    set do_connect 0\\n  }\\n\\n  set region \"NULL\"\\n  if {[info exists keys(-region)]} {\\n    set region [[ord::get_db_block] findRegion $keys(-region)]\\n    if {$region == \"NULL\"} {\\n      utl::error ORD 45 \"Region \\\\\"$keys(-region)\\\\\" not defined\"\\n    }\\n  }\\n\\n  [ord::get_db_block] addGlobalConnect $region $keys(-inst_pattern) $keys(-pin_pattern) $net $do_connect\\n}\\n\\n################################################################\\n\\nnamespace eval ord {\\n\\n  proc ensure_units_initialized { } {\\n    if { ![units_initialized] } {\\n      utl::error \"ORD\" 13 \"Command units uninitialized. Use the read_liberty or set_cmd_units command to set units.\"\\n    }\\n  }\\n\\n  proc clear {} {\\n    sta::clear_network\\n    sta::clear_sta\\n    grt::clear\\n    [get_db] clear\\n  }\\n\\n  proc profile_cmd {filename args} {\\n    utl::info 99 \"Profiling $args > $filename.\"\\n    profile -commands on\\n    if {[catch \"{*}$args\"]} {\\n      global errorInfo\\n      puts $errorInfo\\n    }\\n    profile off profarray\\n    profrep profarray cpu $filename\\n  }\\n\\n  proc get_die_area { } {\\n    set area {}\\n    set rect [[ord::get_db_block] getDieArea]\\n    lappend area [ord::dbu_to_microns [$rect xMin]]\\n    lappend area [ord::dbu_to_microns [$rect yMin]]\\n    lappend area [ord::dbu_to_microns [$rect xMax]]\\n    lappend area [ord::dbu_to_microns [$rect yMax]]\\n    return $area\\n  }\\n\\n  proc get_core_area { } {\\n    set area {}\\n    set rect [[ord::get_db_block] getCoreArea]\\n    lappend area [ord::dbu_to_microns [$rect xMin]]\\n    lappend area [ord::dbu_to_microns [$rect yMin]]\\n    lappend area [ord::dbu_to_microns [$rect xMax]]\\n    lappend area [ord::dbu_to_microns [$rect yMax]]\\n    return $area\\n  }\\n\\n    # namespace ord\\n}', metadata={'source': 'src/OpenRoad.tcl', 'file_path': 'src/OpenRoad.tcl', 'file_name': 'OpenRoad.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# OpenROAD\\n\\nOpenROAD is run using Tcl scripts. The following commands are used to read\\nand write design data.\\n\\n``` shell\\nread_lef [-tech] [-library] filename\\nread_def filename\\nwrite_def [-version 5.8|5.7|5.6|5.5|5.4|5.3] filename\\nread_verilog filename\\nwrite_verilog filename\\nread_db filename\\nwrite_db filename\\nwrite_abstract_lef filename\\n```\\n\\nUse the Tcl `source` command to read commands from a file.\\n\\n``` shell\\nsource [-echo] file\\n```\\n\\nIf an error is encountered in a command while reading the command file,\\nthen the error is printed and no more commands are read from the file. If\\n`file_continue_on_error` is `1` then OpenROAD will continue reading commands\\nafter the error.\\n\\nIf `exit_on_error` is `1` then OpenROAD will exit when it encounters an error.\\n\\nOpenROAD can be used to make a OpenDB database from LEF/DEF, or Verilog\\n(flat or hierarchical). Once the database is made it can be saved as a file\\nwith the `write_db` command. OpenROAD can then read the database with the\\n`read_db` command without reading LEF/DEF or Verilog.\\n\\nThe `read_lef` and `read_def` commands can be used to build an OpenDB database\\nas shown below. The `read_lef -tech` flag reads the technology portion of a\\nLEF file.  The `read_lef -library` flag reads the MACROs in the LEF file.\\nIf neither of the `-tech` and `-library` flags are specified they default\\nto `-tech -library` if no technology has been read and `-library` if a\\ntechnology exists in the database.\\n\\n``` shell\\nread_lef liberty1.lef\\nread_def reg1.def\\n# Write the db for future runs.\\nwrite_db reg1.db\\n```\\n\\nThe `read_verilog` command is used to build an OpenDB database as shown\\nbelow. Multiple Verilog files for a hierarchical design can be read.\\nThe `link_design` command is used to flatten the design and make a database.\\n\\n``` shell\\nread_lef liberty1.lef\\nread_verilog reg1.v\\nlink_design top\\n# Write the db for future runs.\\nwrite_db reg1.db\\n```\\n\\n## Example scripts\\n\\nExample scripts demonstrating how to run OpenROAD on sample designs can\\nbe found in /test. Flow tests taking sample designs from synthesizable RTL Verilog\\nto detail-routed final layout in the open-source technologies Nangate45 and Sky130HD are\\nshown below.\\n\\n``` shell\\ngcd_nangate45.tcl\\naes_nangate45.tcl\\ntinyRocket_nangate45.tcl\\ngcd_sky130hd.tcl\\naes_sky130hd.tcl\\nibex_sky130hd.tcl\\n```\\n\\nEach of these designs use the common script `flow.tcl`.\\n\\n## Abstract LEF Support\\n\\nOpenROAD contains an abstract LEF writer that can take your current design\\nand emit an abstract LEF representing the external pins of your design and\\nmetal obstructions.\\n\\n\\n``` tcl\\nwrite_abstract_lef (-bloat_factor bloat_factor|-bloat_occupied_layers) \\\\\\n\\t\\t   filename\\n```\\n### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-bloat_factor` | Specifies the bloat factor used when bloating then merging shapes into LEF obstructions. The factor is measured in # of default metal pitches for the respective layer. A factor of `0` will result in detailed LEF obstructions |\\n| `-bloat_occupied_layers` | Generates cover obstructions (obstructions over the entire layer) for each layer where shapes are present |\\n\\n### Examples\\n```\\nread reg1.db\\n\\n# Bloat metal shapes by 3 pitches (respectively for every layer) and then merge\\nwrite_abstract_lef -bloat_factor 3 reg1_abstract.lef\\n\\n# Produce cover obstructions for each layer with shapes present\\nwrite_abstract_lef -bloat_occupied_layers reg1_abstract.lef\\n```\\n\\n### Global Connections\\n\\n#### Add global connections\\n\\nThe `add_global_connection` command is used to specify how to connect power and ground pins on design instances to the appropriate supplies.\\n\\n```\\nadd_global_connection -net net_name \\\\\\n                      [-inst_pattern inst_regular_expression] \\\\\\n                      -pin_pattern pin_regular_expression \\\\\\n                      (-power|-ground) \\\\\\n                      [-region region_name]\\n```\\n\\n##### Options', metadata={'source': 'src/README.md', 'file_path': 'src/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='##### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-net` | Specifies the name of the net in the design to which connections are to be added |\\n| `-inst_pattern` | Optional specifies a regular expression to select a set of instances from the design. (Default: .\\\\*) |\\n| `-pin_pattern` | Species a regular expression to select pins on the selected instances to connect to the specified net |\\n| `-power` | Specifies that the net it a power net |\\n| `-ground` | Specifies that the net is a ground net |\\n| `-region` | Specifies the name of the region for this rule |\\n\\n##### Examples\\n```\\n# Stdcell power/ground pins\\nadd_global_connection -net VDD -pin_pattern {^VDD$} -power\\nadd_global_connection -net VSS -pin_pattern {^VSS$} -ground\\n\\n# SRAM power ground pins\\nadd_global_connection -net VDD -pin_pattern {^VDDPE$}\\nadd_global_connection -net VDD -pin_pattern {^VDDCE$}\\nadd_global_connection -net VSS -pin_pattern {^VSSE$}\\n```\\n\\n#### Perform global connections\\n\\nThe `global_connect` command is used to connect power and ground pins on design instances to the appropriate supplies.\\n\\n```\\nglobal_connect\\n```\\n\\n#### Clear global connection rules\\n\\nThe `clear_global_connect` command is used remove all defined global connection rules.\\n\\n```\\nclear_global_connect\\n```\\n\\n#### Report global connection rules\\n\\nThe `report_global_connect` command is used print out the currently defined global connection rules.\\n\\n```\\nreport_global_connect\\n```\\n\\n## TCL functions\\n\\nGet the die and core areas as a list in microns: `llx lly urx ury`\\n\\n```\\nord::get_die_area\\nord::get_core_area\\n```\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+openroad+in%3Atitle)\\nabout this tool.\\n\\n## License\\n\\nBSD 3-Clause License.', metadata={'source': 'src/README.md', 'file_path': 'src/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"ord/Tech.h\"\\n\\n#include \"db_sta/dbSta.hh\"\\n#include \"odb/db.h\"\\n#include \"odb/lefin.h\"\\n#include \"ord/OpenRoad.hh\"\\n\\nnamespace ord {\\n\\nTech::Tech()\\n{\\n  auto app = OpenRoad::openRoad();\\n  db_ = app->getDb();\\n}\\n\\nodb::dbDatabase* Tech::getDB()\\n{\\n  return db_;\\n}\\n\\nvoid Tech::readLef(const std::string& file_name)\\n{\\n  auto app = OpenRoad::openRoad();\\n  const bool make_tech = db_->getTech() == nullptr;\\n  const bool make_library = true;\\n  std::string lib_name = file_name;\\n\\n  // Hacky but easier than dealing with stdc++fs linking\\n  auto slash_pos = lib_name.find_last_of(\\'/\\');\\n  if (slash_pos != std::string::npos) {\\n    lib_name.erase(0, slash_pos + 1);\\n  }\\n  auto dot_pos = lib_name.find_last_of(\\'.\\');\\n  if (dot_pos != std::string::npos) {\\n    lib_name.erase(lib_name.begin() + dot_pos, lib_name.end());\\n  }\\n\\n  app->readLef(\\n      file_name.c_str(), lib_name.c_str(), \"\", make_tech, make_library);\\n}\\n\\nvoid Tech::readLiberty(const std::string& file_name)\\n{\\n  auto sta = OpenRoad::openRoad()->getSta();\\n  // TODO: take corner & min/max args\\n  sta->readLiberty(file_name.c_str(),\\n                   sta->cmdCorner(),\\n                   sta::MinMaxAll::all(),\\n                   true /* infer_latches */);\\n}\\n\\nsta::dbSta* Tech::getSta()\\n{\\n  auto sta = OpenRoad::openRoad()->getSta();\\n  return sta;\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/Tech.cc', 'file_path': 'src/Tech.cc', 'file_name': 'Tech.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='# aes flow pipe cleaner\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"Nangate45/Nangate45.vars\"\\n\\nset design \"aes\"\\nset top_module \"aes_cipher_top\"\\nset synth_verilog \"aes_nangate45.v\"\\nset sdc_file \"aes_nangate45.sdc\"\\nset die_area {0 0 1020 920.8}\\nset core_area {10 12 1010 911.2}\\n\\nset cap_margin 20\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/aes_nangate45.tcl', 'file_path': 'test/aes_nangate45.tcl', 'file_name': 'aes_nangate45.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# aes sky130hd 23539 insts\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"sky130hd/sky130hd.vars\"\\n\\nset design \"aes\"\\nset top_module \"aes_cipher_top\"\\nset synth_verilog \"aes_sky130hd.v\"\\nset sdc_file \"aes_sky130hd.sdc\"\\nset die_area {0 0 2000 2000}\\nset core_area {30 30 1770 1770}\\n\\nset slew_margin 20\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/aes_sky130hd.tcl', 'file_path': 'test/aes_sky130hd.tcl', 'file_name': 'aes_sky130hd.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# aes flow pipe cleaner\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"sky130hs/sky130hs.vars\"\\n\\nset design \"aes\"\\nset top_module \"aes_cipher_top\"\\nset synth_verilog \"aes_sky130hs.v\"\\nset sdc_file \"aes_sky130hs.sdc\"\\nset die_area {0 0 2000 2000}\\nset core_area {30 30 1770 1770}\\n\\nset slew_margin 15\\nset cap_margin 20\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/aes_sky130hs.tcl', 'file_path': 'test/aes_sky130hs.tcl', 'file_name': 'aes_sky130hs.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# error handling\\nif { [catch { utl::error ORD 1 \"catch a luser\" } result] } {\\n  puts \"caught \\'$result\\'\"\\n}\\n\\nif { [catch { read_def xxx } result] } {\\n  puts \"caught \\'$result\\'\"\\n}\\n\\ncatch {utl::error ORD 1\"last chance\"} error', metadata={'source': 'test/error1.tcl', 'file_path': 'test/error1.tcl', 'file_name': 'error1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='############################################################################\\n##\\n## Copyright (c) 2019, The Regents of the University of California\\n## All rights reserved.\\n##\\n## BSD 3-Clause License\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n##\\n############################################################################\\n\\n# Assumes flow_helpers.tcl has been read.\\nread_libraries\\nread_verilog $synth_verilog\\nlink_design $top_module\\nread_sdc $sdc_file\\n\\nutl::metric \"IFP::ord_version\" [ord::openroad_git_describe]\\n# Note that sta::network_instance_count is not valid after tapcells are added.\\nutl::metric \"IFP::instance_count\" [sta::network_instance_count]\\n\\ninitialize_floorplan -site $site \\\\\\n  -die_area $die_area \\\\\\n  -core_area $core_area\\n\\nsource $tracks_file\\n\\n# remove buffers inserted by synthesis \\nremove_buffers\\n\\n################################################################\\n# IO Placement (random)\\nplace_pins -random -hor_layers $io_placer_hor_layer -ver_layers $io_placer_ver_layer\\n\\n################################################################\\n# Macro Placement\\nif { [have_macros] } {\\n  global_placement -density $global_place_density\\n  macro_placement -halo $macro_place_halo -channel $macro_place_channel\\n}\\n\\n################################################################\\n# Tapcell insertion\\neval tapcell $tapcell_args\\n\\n################################################################\\n# Power distribution network insertion\\nsource $pdn_cfg\\npdngen\\n\\n################################################################\\n# Global placement\\n\\nforeach layer_adjustment $global_routing_layer_adjustments {\\n  lassign $layer_adjustment layer adjustment\\n  set_global_routing_layer_adjustment $layer $adjustment\\n}\\nset_routing_layers -signal $global_routing_layers \\\\\\n  -clock $global_routing_clock_layers\\nset_macro_extension 2\\n\\nglobal_placement -routability_driven -density $global_place_density \\\\\\n  -pad_left $global_place_pad -pad_right $global_place_pad\\n\\n# IO Placement\\nplace_pins -hor_layers $io_placer_hor_layer -ver_layers $io_placer_ver_layer\\n\\n# checkpoint\\nset global_place_db [make_result_file ${design}_${platform}_global_place.db]\\nwrite_db $global_place_db\\n\\n################################################################\\n# Repair max slew/cap/fanout violations and normalize slews\\nsource $layer_rc_file\\nset_wire_rc -signal -layer $wire_rc_layer\\nset_wire_rc -clock  -layer $wire_rc_layer_clk\\nset_dont_use $dont_use\\n\\nestimate_parasitics -placement\\n\\nrepair_design -slew_margin $slew_margin -cap_margin $cap_margin', metadata={'source': 'test/flow.tcl', 'file_path': 'test/flow.tcl', 'file_name': 'flow.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='estimate_parasitics -placement\\n\\nrepair_design -slew_margin $slew_margin -cap_margin $cap_margin\\n\\nrepair_tie_fanout -separation $tie_separation $tielo_port\\nrepair_tie_fanout -separation $tie_separation $tiehi_port\\n\\nset_placement_padding -global -left $detail_place_pad -right $detail_place_pad\\ndetailed_placement\\n\\n# post resize timing report (ideal clocks)\\nreport_worst_slack -min -digits 3\\nreport_worst_slack -max -digits 3\\nreport_tns -digits 3\\n# Check slew repair\\nreport_check_types -max_slew -max_capacitance -max_fanout -violators\\n\\nutl::metric \"RSZ::repair_design_buffer_count\" [rsz::repair_design_buffer_count]\\nutl::metric \"RSZ::max_slew_slack\" [expr [sta::max_slew_check_slack_limit] * 100]\\nutl::metric \"RSZ::max_fanout_slack\" [expr [sta::max_fanout_check_slack_limit] * 100]\\nutl::metric \"RSZ::max_capacitance_slack\" [expr [sta::max_capacitance_check_slack_limit] * 100]\\n\\n################################################################\\n# Clock Tree Synthesis\\n\\n# Clone clock tree inverters next to register loads\\n# so cts does not try to buffer the inverted clocks.\\nrepair_clock_inverters\\n\\nclock_tree_synthesis -root_buf $cts_buffer -buf_list $cts_buffer \\\\\\n  -sink_clustering_enable \\\\\\n  -sink_clustering_max_diameter $cts_cluster_diameter\\n\\n# CTS leaves a long wire from the pad to the clock tree root.\\nrepair_clock_nets\\n\\n# place clock buffers\\ndetailed_placement\\n\\n# checkpoint\\nset cts_db [make_result_file ${design}_${platform}_cts.db]\\nwrite_db $cts_db\\n\\n################################################################\\n# Setup/hold timing repair\\n\\nset_propagated_clock [all_clocks]\\n\\n# Global routing is fast enough for the flow regressions.\\n# It is NOT FAST ENOUGH FOR PRODUCTION USE.\\nset repair_timing_use_grt_parasitics 0\\nif { $repair_timing_use_grt_parasitics } {\\n  # Global route for parasitics - no guide file requied\\n  global_route -congestion_iterations 100\\n  estimate_parasitics -global_routing\\n} else {\\n  estimate_parasitics -placement\\n}\\n\\nrepair_timing -skip_gate_cloning\\n\\n# Post timing repair.\\nreport_worst_slack -min -digits 3\\nreport_worst_slack -max -digits 3\\nreport_tns -digits 3\\nreport_check_types -max_slew -max_capacitance -max_fanout -violators -digits 3\\n\\nutl::metric \"RSZ::worst_slack_min\" [sta::worst_slack -min]\\nutl::metric \"RSZ::worst_slack_max\" [sta::worst_slack -max]\\nutl::metric \"RSZ::tns_max\" [sta::total_negative_slack -max]\\nutl::metric \"RSZ::hold_buffer_count\" [rsz::hold_buffer_count]\\n\\n################################################################\\n# Detailed Placement\\n\\ndetailed_placement\\n\\n# Capture utilization before fillers make it 100%\\nutl::metric \"DPL::utilization\" [format %.1f [expr [rsz::utilization] * 100]]\\nutl::metric \"DPL::design_area\" [sta::format_area [rsz::design_area] 0]\\n\\n# checkpoint\\nset dpl_db [make_result_file ${design}_${platform}_dpl.db]\\nwrite_db $dpl_db\\n\\nset verilog_file [make_result_file ${design}_${platform}.v]\\nwrite_verilog $verilog_file\\n\\n################################################################\\n# Global routing\\n\\npin_access -bottom_routing_layer $min_routing_layer \\\\\\n           -top_routing_layer $max_routing_layer\\n\\nset route_guide [make_result_file ${design}_${platform}.route_guide]\\nglobal_route -guide_file $route_guide \\\\\\n  -congestion_iterations 100\\n\\nset verilog_file [make_result_file ${design}_${platform}.v]\\nwrite_verilog -remove_cells $filler_cells $verilog_file\\n\\n################################################################\\n# Antenna repair\\n\\n# repair_antennas -iterations 3\\n\\ncheck_antennas\\nutl::metric \"GRT::ANT::errors\" [ant::antenna_violation_count]\\n\\n################################################################\\n# Filler placement\\n\\nfiller_placement $filler_cells\\ncheck_placement -verbose\\n\\n# checkpoint\\nset fill_db [make_result_file ${design}_${platform}_fill.db]\\nwrite_db $fill_db\\n\\n################################################################\\n# Detailed routing', metadata={'source': 'test/flow.tcl', 'file_path': 'test/flow.tcl', 'file_name': 'flow.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# checkpoint\\nset fill_db [make_result_file ${design}_${platform}_fill.db]\\nwrite_db $fill_db\\n\\n################################################################\\n# Detailed routing\\n\\n# Run pin access again after inserting diodes and moving cells\\npin_access -bottom_routing_layer $min_routing_layer \\\\\\n           -top_routing_layer $max_routing_layer\\n\\nset_thread_count [exec getconf _NPROCESSORS_ONLN]\\ndetailed_route -output_drc [make_result_file \"${design}_${platform}_route_drc.rpt\"] \\\\\\n               -output_maze [make_result_file \"${design}_${platform}_maze.log\"] \\\\\\n               -no_pin_access \\\\\\n               -save_guide_updates \\\\\\n               -bottom_routing_layer $min_routing_layer \\\\\\n               -top_routing_layer $max_routing_layer \\\\\\n               -verbose 0\\n\\nwrite_guides [make_result_file \"${design}_${platform}_output_guide.mod\"]\\nset drv_count [detailed_route_num_drvs]\\nutl::metric \"DRT::drv\" $drv_count\\n\\ncheck_antennas\\nutl::metric \"DRT::ANT::errors\" [ant::antenna_violation_count]\\n\\nset routed_db [make_result_file ${design}_${platform}_route.db]\\nwrite_db $routed_db\\n\\nset routed_def [make_result_file ${design}_${platform}_route.def]\\nwrite_def $routed_def\\n\\n################################################################\\n# Extraction\\n\\nif { $rcx_rules_file != \"\" } {\\n  define_process_corner -ext_model_index 0 X\\n  extract_parasitics -ext_model_file $rcx_rules_file\\n\\n  set spef_file [make_result_file ${design}_${platform}.spef]\\n  write_spef $spef_file\\n\\n  read_spef $spef_file\\n} else {\\n  # Use global routing based parasitics inlieu of rc extraction\\n  estimate_parasitics -global_routing\\n}\\n\\n################################################################\\n# Final Report\\n\\nreport_checks -path_delay min_max -format full_clock_expanded \\\\\\n  -fields {input_pin slew capacitance} -digits 3\\nreport_worst_slack -min -digits 3\\nreport_worst_slack -max -digits 3\\nreport_tns -digits 3\\nreport_check_types -max_slew -max_capacitance -max_fanout -violators -digits 3\\nreport_clock_skew -digits 3\\nreport_power -corner $power_corner\\n\\nreport_floating_nets -verbose\\nreport_design_area\\n\\nutl::metric \"DRT::worst_slack_min\" [sta::worst_slack -min]\\nutl::metric \"DRT::worst_slack_max\" [sta::worst_slack -max]\\nutl::metric \"DRT::tns_max\" [sta::total_negative_slack -max]\\nutl::metric \"DRT::clock_skew\" [expr abs([sta::worst_clock_skew -setup])]\\n\\n# slew/cap/fanout slack/limit\\nutl::metric \"DRT::max_slew_slack\" [expr [sta::max_slew_check_slack_limit] * 100]\\nutl::metric \"DRT::max_fanout_slack\" [expr [sta::max_fanout_check_slack_limit] * 100]\\nutl::metric \"DRT::max_capacitance_slack\" [expr [sta::max_capacitance_check_slack_limit] * 100];\\n# report clock period as a metric for updating limits\\nutl::metric \"DRT::clock_period\" [get_property [lindex [all_clocks] 0] period]\\n\\n# not really useful without pad locations\\n#set_pdnsim_net_voltage -net $vdd_net_name -voltage $vdd_voltage\\n#analyze_power_grid -net $vdd_net_name', metadata={'source': 'test/flow.tcl', 'file_path': 'test/flow.tcl', 'file_name': 'flow.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# defaults\\nset slew_margin 0\\nset cap_margin 0\\nset power_corner \"default\"\\n\\nproc read_libraries {} {\\n  global tech_lef std_cell_lef extra_lef\\n  global liberty_file liberty_files extra_liberty\\n\\n  read_lef $tech_lef\\n  read_lef $std_cell_lef\\n  foreach file $extra_lef { read_lef $file }\\n  set corners [sta::corners]\\n  if { [llength $corners] > 1 } {\\n    foreach corner $corners {\\n      set corner_name [$corner name]\\n      set corner_index [lsearch $liberty_files $corner_name]\\n      if { $corner_index == -1 } {\\n        error \"No liberty file in \\\\$liberty_files for corner $corner_name.\"\\n      } else {\\n        set liberty_file [lindex $liberty_files [expr $corner_index + 1]]\\n        read_liberty -corner $corner_name $liberty_file\\n      }\\n    }\\n  } else {\\n    read_liberty $liberty_file\\n  }\\n  foreach file $extra_liberty { read_liberty $file }\\n}\\n\\nproc have_macros {} {\\n  set db [::ord::get_db]\\n  set block [[$db getChip] getBlock]\\n  foreach inst [$block getInsts] {\\n    set inst_master [$inst getMaster]\\n    # BLOCK means MACRO cells\\n    if { [string match [$inst_master getType] \"BLOCK\"] } {\\n      return 1\\n    }\\n  }\\n  return 0\\n}\\n\\nproc derate_layer_wire_rc { layer_name corner derate_factor } {\\n  set layer [[ord::get_db_tech] findLayer $layer_name]\\n  lassign [rsz::dblayer_wire_rc $layer] r c\\n  # ohm/meter -> kohm/micron\\n  set r_ui [expr $r * 1e-3 * 1e-6]\\n  # F/meter -> fF/micron\\n  set c_ui [expr $c * 1e+15 * 1e-6]\\n  set_layer_rc -layer $layer_name -corner $corner \\\\\\n    -resistance [expr $r_ui * $derate_factor] \\\\\\n    -capacitance [expr $c_ui * $derate_factor]\\n}\\n\\nproc set_all_input_output_delays {{clk_period_factor .2}} {\\n  set clk [lindex [all_clocks] 0]\\n  set period [get_property $clk period]\\n  set delay [expr $period * $clk_period_factor]\\n  set_input_delay $delay -clock $clk [delete_from_list [all_inputs] [all_clocks]]\\n  set_output_delay $delay -clock $clk [delete_from_list [all_outputs] [all_clocks]]\\n}', metadata={'source': 'test/flow_helpers.tcl', 'file_path': 'test/flow_helpers.tcl', 'file_name': 'flow_helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='############################################################################\\n##\\n## Copyright (c) 2019, The Regents of the University of California\\n## All rights reserved.\\n##\\n## BSD 3-Clause License\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n##\\n############################################################################\\n\\n# Functions/variables common to metrics scripts.\\n\\nproc define_metric { name header1 header2 field_width fmt cmp_op limit_expr } {\\n  variable metrics\\n  dict set metrics $name [list $header1 $header2 $field_width $fmt $cmp_op $limit_expr]\\n}\\n\\nproc metric_names {} {\\n  variable metrics\\n  return [dict keys $metrics]\\n}\\n\\nproc metric_header1 { name } {\\n  variable metrics\\n  lassign [dict get $metrics $name] header1 header2 field_width fmt cmp_op limit_expr\\n  return $header1\\n}\\n\\nproc metric_header2 { name } {\\n  variable metrics\\n  lassign [dict get $metrics $name] header1 header2 field_width fmt cmp_op limit_expr\\n  return $header2\\n}\\n\\nproc metric_tool_name { name } {\\n  regexp \"(...)::.*\" $name ignore tool\\n  return $tool\\n}\\n\\nproc metric_field_width { name } {\\n  variable metrics\\n  lassign [dict get $metrics $name] header1 header2 field_width fmt cmp_op limit_expr\\n  return $field_width\\n}\\n\\nproc metric_format { name } {\\n  variable metrics\\n  lassign [dict get $metrics $name] header1 header2 field_width fmt cmp_op limit_expr\\n  return $fmt\\n}\\n\\nproc metric_json_key { name } {\\n  return $name\\n}\\n\\nproc metric_cmp_op { name } {\\n  variable metrics\\n  lassign [dict get $metrics $name] header1 header2 field_width fmt cmp_op limit_expr\\n  return $cmp_op\\n}\\n\\nproc metric_limit_expr { name } {\\n  variable metrics\\n  lassign [dict get $metrics $name] header1 header2 field_width fmt cmp_op limit_expr\\n  return $limit_expr\\n}\\n\\nproc cmp_op_negated { cmp_op } {\\n  if { $cmp_op == \"<\" } {\\n    return \">=\"\\n  } elseif { $cmp_op == \"<=\" } {\\n    return \">\"\\n  } elseif { $cmp_op == \">\" } {\\n    return \"<=\"\\n  } elseif { $cmp_op == \">=\" } {\\n    return \"<\"\\n  } elseif { $cmp_op == \"==\" } {\\n    return \"!=\"\\n  } else {\\n    error \"unknown comparison operator\"\\n  }\\n}\\n\\n# make format field width to match short name width\\ndefine_metric \"IFP::instance_count\" \"\" \"insts\" 7 \"%7d\" \"<\" {$value * 1.2}\\n\\ndefine_metric \"DPL::design_area\" \"\" \"area\" 7 \"%7.0f\" \"<\" {$value * 1.2}\\ndefine_metric \"DPL::utilization\" \"\" \"util\" 4 \"%4.1f\" \"<\" {$value * 1.2}', metadata={'source': 'test/flow_metrics.tcl', 'file_path': 'test/flow_metrics.tcl', 'file_name': 'flow_metrics.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='define_metric \"DPL::design_area\" \"\" \"area\" 7 \"%7.0f\" \"<\" {$value * 1.2}\\ndefine_metric \"DPL::utilization\" \"\" \"util\" 4 \"%4.1f\" \"<\" {$value * 1.2}\\n\\ndefine_metric \"RSZ::repair_design_buffer_count\" \"drv\" \"bufs\" 4 \"%4d\" \"<=\" {int($value * 1.2)}\\ndefine_metric \"RSZ::max_slew_slack\" \"max\" \"slew\" 4 \"%3.0f%%\" \">=\" {0}\\ndefine_metric \"RSZ::max_capacitance_slack\" \"max\" \"cap\" 4 \"%3.0f%%\" \">=\" {0}\\ndefine_metric \"RSZ::max_fanout_slack\" \"max\" \"fanout\" 6 \"%5.0f%%\" \">=\" {0}\\n\\ndefine_metric \"RSZ::worst_slack_min\" \"slack\" \"min\" 5 \"%5.2f\" \">\" {$value - $clock_period * .1}\\ndefine_metric \"RSZ::worst_slack_max\" \"slack\" \"max\" 5 \"%5.2f\" \">\" {$value  - $clock_period * .1}\\ndefine_metric \"RSZ::tns_max\" \"tns\" \"max\" 5 \"%5.1f\" \">\" {$value - $clock_period * .1 * $instance_count * .1}\\ndefine_metric \"RSZ::hold_buffer_count\" \"hold\" \"bufs\" 4 \"%4d\" \"<=\" {int($value * 1.2)}\\n\\ndefine_metric \"GRT::ANT::errors\" \"\" \"ANT\" 3 \"%3d\" \"<=\" {$value}\\n\\ndefine_metric \"DRT::drv\" \"\" \"drv\" 3 \"%3d\" \"<=\" {$value}\\ndefine_metric \"DRT::worst_slack_min\" \"slack\" \"min\" 5 \"%5.2f\" \">\" {$value - $clock_period * .1}\\ndefine_metric \"DRT::worst_slack_max\" \"slack\" \"max\" 5 \"%5.2f\" \">\" {$value  - $clock_period * .1}\\ndefine_metric \"DRT::tns_max\" \"tns\" \"max\" 5 \"%5.1f\" \">\" {$value - $clock_period * .1 * $instance_count * .1}\\ndefine_metric \"DRT::clock_skew\" \"clk\" \"skew\" 5 \"%5.2f\" \"<=\" {$value * 1.2}\\ndefine_metric \"DRT::max_slew_slack\" \"max\" \"slew\" 4 \"%3.0f%%\" \">=\" {min(0, $value * 1.2)}\\ndefine_metric \"DRT::max_capacitance_slack\" \"max\" \"cap\" 4 \"%3.0f%%\" \">=\" {min(0, $value * 1.2)}\\ndefine_metric \"DRT::max_fanout_slack\" \"max\" \"fanout\" 6 \"%5.0f%%\" \">=\" {min(0, $value * 1.2)}\\ndefine_metric \"DRT::clock_period\" \"\" \"\" 0 \"%5.2f\" \"<=\" {$value}\\n\\n################################################################\\n\\n# Used by regression.tcl to check pass/fail metrics test.\\n# Returns \"pass\" or failing metric comparison string.\\nproc check_test_metrics { test lang } {\\n  # Don\\'t require json until it is really needed.\\n  package require json\\n\\n  set metrics_file [test_metrics_result_file $test $lang]\\n  set metrics_limits_file [test_metrics_limits_file $test]\\n  if { ![file exists $metrics_file] } {\\n    return \"missing metrics file\"\\n  }\\n  set stream [open $metrics_file r]\\n  set json_string [read $stream]\\n  close $stream\\n  if { [catch {json::json2dict $json_string} metrics_dict] } {\\n    return \"error parsing metrics json\"\\n  }\\n\\n  if { ![file exists $metrics_limits_file] } {\\n    return \"missing metrics limits file\"\\n  }\\n  set stream [open $metrics_limits_file r]\\n  set json_string [read $stream]\\n  close $stream\\n  if { [catch {json::json2dict $json_string} metrics_limits_dict] } {\\n    return \"error parsing metrics limits json\"\\n  }\\n\\n  set failures \"\"\\n  foreach name [metric_names] {\\n    set json_key [metric_json_key $name]\\n    set cmp_op [metric_cmp_op $name]\\n    if { [dict exists $metrics_dict $json_key] } {\\n      set value [dict get $metrics_dict $json_key]\\n      if { [dict exists $metrics_limits_dict $json_key] } {\\n        set limit [dict get $metrics_limits_dict $json_key]\\n        if { ![expr $value $cmp_op $limit] } {\\n          fail \"$name [format [metric_format $name] $value] [cmp_op_negated $cmp_op] [format [metric_format $name] $limit]\"\\n        }\\n      } else {\\n        fail \"missing $name in metric limits\"\\n      }\\n    } else {\\n      fail \"missing $name in metrics\"\\n    }\\n  }\\n  if { $failures == \"\" } {\\n    return \"pass\"\\n  } else {\\n    return $failures\\n  }\\n}\\n\\nproc fail { msg } {\\n  upvar 1 failures failures\\n\\n  if { $failures != \"\" } {\\n    set failures [concat $failures \"; $msg\"]\\n  } else {\\n    set failures $msg\\n  }\\n}\\n\\n################################################################\\n\\nproc report_flow_metrics_main {} {\\n  global argc argv test_groups test_langs\\n  if { $argc == 0 } {\\n    set tests $test_groups(flow)\\n  } else {\\n    set tests [expand_tests $argv]\\n  }\\n\\n  report_metrics_header\\n  foreach test $tests {\\n    report_test_metrics $test $test_langs($test)\\n  }\\n}', metadata={'source': 'test/flow_metrics.tcl', 'file_path': 'test/flow_metrics.tcl', 'file_name': 'flow_metrics.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='report_metrics_header\\n  foreach test $tests {\\n    report_test_metrics $test $test_langs($test)\\n  }\\n}\\n\\nproc report_metrics_header {} {\\n  puts -nonewline [format \"%20s\" \"\"]\\n  foreach name [metric_names] {\\n    set tool_name [metric_tool_name $name]\\n    set field_width [metric_field_width $name]\\n    if { $field_width > 0 } {\\n      puts -nonewline \" [format %${field_width}s $tool_name]\"\\n    }\\n  }\\n  puts \"\"\\n\\n  puts -nonewline [format \"%20s\" \"\"]\\n  foreach name [metric_names] {\\n    set header1 [metric_header1 $name]\\n    set field_width [metric_field_width $name]\\n    if { $field_width > 0 } {\\n      puts -nonewline \" [format %${field_width}s $header1]\"\\n    }\\n  }\\n  puts \"\"\\n\\n  puts -nonewline [format \"%20s\" \"\"]\\n  foreach name [metric_names] {\\n    set header2 [metric_header2 $name]\\n    set field_width [metric_field_width $name]\\n    if { $field_width > 0 } {\\n      puts -nonewline \" [format %${field_width}s $header2]\"\\n    }\\n  }\\n  puts \"\"\\n}\\n\\nproc report_test_metrics { test $lang } {\\n  # Don\\'t require json until it is really needed.\\n  package require json\\n\\n  set metrics_result_file [test_metrics_result_file $test $lang]\\n  if { [file exists $metrics_result_file] } {\\n    set stream [open $metrics_result_file r]\\n    set json_string [read $stream]\\n    close $stream\\n    puts -nonewline [format \"%-20s\" $test]\\n    if { ![catch {json::json2dict $json_string} metrics_dict] } {\\n      foreach name [metric_names] {\\n        set field_width [metric_field_width $name]\\n        if { $field_width != 0 } {\\n          set key [metric_json_key $name]\\n          if { [dict exists $metrics_dict $key] } {\\n            set value [dict get $metrics_dict $key]\\n            if { $value > 1E+20 } {\\n              set value \"INF\"\\n            }\\n            set field [format [metric_format $name] $value]\\n          } else {\\n            set field [format \"%${field_width}s\" \"N/A\"]\\n          }\\n          puts -nonewline \" $field\"\\n        }\\n      }\\n    }\\n    puts \"\"\\n  }\\n}\\n\\n################################################################\\n\\nproc report_flow_metric_limits_main {} {\\n  global argc argv\\n  if { $argv == \"help\" || $argv == \"-help\" } {\\n    puts {Usage: report_flow_metric_limits test1 [test2]...}\\n  } else {\\n    if { $argc == 0 } {\\n      set tests [expand_tests \"flow\"]\\n    } else {\\n      set tests [expand_tests $argv]\\n    }\\n    report_metrics_header\\n    foreach test $tests {\\n      report_test_metric_limits $test\\n    }\\n  }\\n}\\n\\nproc report_test_metric_limits { test } {\\n  # Don\\'t require json until it is really needed.\\n  package require json\\n\\n  set metrics_limits_file [test_metrics_limits_file $test]\\n  if { ![file exists $metrics_limits_file] } {\\n    return \"missing metrics limits file\"\\n  }\\n  set stream [open $metrics_limits_file r]\\n  set json_string [read $stream]\\n  close $stream\\n  if { [catch {json::json2dict $json_string} metrics_limits_dict] } {\\n    return \"error parsing metrics limits json\"\\n  }\\n\\n  puts -nonewline [format \"%-20s\" $test]\\n  foreach name [metric_names] {\\n    set field_width [metric_field_width $name]\\n    if { $field_width != 0 } {\\n      set key [metric_json_key $name]\\n      if { [dict exists $metrics_limits_dict $key] } {\\n        set limit [dict get $metrics_limits_dict $key]\\n        set format [metric_format $name]\\n        if { [string index $format end] == \"d\" } {\\n          set limit [expr round($limit)]\\n        }\\n        set field [format $format $limit]\\n      } else {\\n        set field [format \"%${field_width}s\" \"N/A\"]\\n      }\\n      puts -nonewline \" $field\"\\n    }\\n  }\\n  puts \"\"\\n}\\n\\n################################################################', metadata={'source': 'test/flow_metrics.tcl', 'file_path': 'test/flow_metrics.tcl', 'file_name': 'flow_metrics.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='################################################################\\n\\nproc compare_flow_metrics_main {} {\\n  global argc argv test_groups test_langs\\n  if { $argv == \"help\" || $argv == \"-help\" } {\\n    puts {Usage: save_flow_metrics [test1]...}\\n  } else {\\n    set relative 0\\n    if { $argc >= 1 && [lindex $argv 0] == \"-relative\" } {\\n      set relative 1\\n      set argc [expr $argc - 1]\\n      set argv [lrange $argv 1 end]\\n    }\\n    if { $argc == 0 } {\\n      set tests $test_groups(flow)\\n    } else {\\n      set tests [expand_tests $argv]\\n    }\\n\\n    report_metrics_header\\n    foreach test $tests {\\n      compare_test_metrics $test $relative $test_langs($test)\\n    }\\n  }\\n}\\n\\nproc compare_test_metrics { test relative lang } {\\n  # Don\\'t require json until it is really needed.\\n  package require json\\n\\n  set metrics_file [test_metrics_file $test]\\n  set result_file [test_metrics_result_file $test $lang]\\n  if { [file exists $metrics_file] \\\\\\n         && [file exists $result_file] } {\\n    set metrics_stream [open $metrics_file r]\\n    set results_stream [open $result_file r]\\n    set metrics_json [read $metrics_stream]\\n    set results_json [read $results_stream]\\n    close $metrics_stream\\n    close $results_stream\\n    puts -nonewline [format \"%-20s\" $test]\\n    if { ![catch {json::json2dict $metrics_json} metrics_dict] \\\\\\n         && ![catch {json::json2dict $results_json} results_dict]} {\\n      foreach name [metric_names] {\\n        set field_width [metric_field_width $name]\\n        if { $field_width != 0 } {\\n          set key [metric_json_key $name]\\n          if { [dict exists $metrics_dict $key] \\\\\\n               && [dict exists $results_dict $key]} {\\n            set metrics_value [dict get $metrics_dict $key]\\n            set result_value [dict get $results_dict $key]\\n            if { $metrics_value != 0 && $relative } {\\n              set delta [expr ($result_value - $metrics_value) * 100.0 / abs($metrics_value)]\\n              set field [format \"%+.1f%%\" $delta]\\n              set field [format \"%[string length $short_name]s\" $field]\\n            } else {\\n              set delta [expr $result_value - $metrics_value]\\n              set field [format [metric_format $name] $delta]\\n            }\\n          } else {\\n            set field [format \"%${field_width}s\" \"N/A\"]\\n          }\\n          puts -nonewline \" $field\"\\n        }\\n      }\\n    }\\n    puts \"\"\\n  }\\n}\\n\\n################################################################\\n\\n# Copy result metrics to test results saved in the repository.\\nproc save_flow_metrics_main {} {\\n  global argc argv\\n\\n  if { $argv == \"help\" || $argv == \"-help\" } {\\n    puts {Usage: save_flow_metrics [test1]...}\\n  } else {\\n    if { $argc == 0 } {\\n      set tests [expand_tests \"flow\"]\\n    } else {\\n      set tests [expand_tests $argv]\\n    }\\n    foreach test $tests {\\n      save_metrics $test\\n    }\\n  }\\n}\\n\\nproc save_metrics { test } {\\n  if { [lsearch [group_tests \"all\"] $test] == -1 } {\\n    puts \"Error: test $test not found.\"\\n  } else {\\n    set metrics_result_file [test_metrics_result_file $test \\\\\\n                                 [result_lang $test]]\\n    set metrics_file [test_metrics_file $test]\\n    file copy -force $metrics_result_file $metrics_file\\n  }\\n}\\n\\n################################################################\\n\\n# Save result metrics + margins as metric limits.\\nproc save_flow_metric_limits_main {} {\\n  global argc argv\\n  if { $argv == \"help\" || $argv == \"-help\" } {\\n    puts {Usage: save_flow_metric_limits [failures] test1 [test2]...}\\n  } else {\\n    if { $argc == 0 } {\\n      set tests [expand_tests \"flow\"]\\n    } else {\\n      set tests [expand_tests $argv]\\n    }\\n    foreach test $tests {\\n      save_metric_limits $test [result_lang $test]\\n    }\\n  }\\n}\\n\\nproc save_metric_limits { test lang } {\\n  global test_langs\\n  # Don\\'t require json until it is really needed.\\n  package require json', metadata={'source': 'test/flow_metrics.tcl', 'file_path': 'test/flow_metrics.tcl', 'file_name': 'flow_metrics.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='proc save_metric_limits { test lang } {\\n  global test_langs\\n  # Don\\'t require json until it is really needed.\\n  package require json\\n\\n  set metrics_file [test_metrics_result_file $test $test_langs($test)]\\n  set metrics_limits [test_metrics_limits_file $test]\\n  if { ! [file exists $metrics_file] } {\\n    puts \"Error: metrics file $metrics_file not found.\"\\n  } else {\\n    set stream [open $metrics_file r]\\n    set json_string [read $stream]\\n    close $stream\\n    if { ![catch {json::json2dict $json_string} metrics_dict] } {\\n      set limits_stream [open $metrics_limits w]\\n      puts $limits_stream \"{\"\\n      set first 1\\n      # Find value of variables used in margin expr\\'s.\\n      foreach metric {\"DRT::clock_period\" \"IFP::instance_count\"} {\\n        regexp \"(...)::(.*)\" $metric ignore tool var\\n        set key [metric_json_key $metric]\\n        if { [dict exists $metrics_dict $key] } {\\n          set value [dict get $metrics_dict $key]\\n          set $var $value\\n        } else {\\n          puts \"Error: $test missing $var metric.\"\\n          return\\n        }\\n      }\\n      foreach name [metric_names] {\\n        set key [metric_json_key $name]\\n        if { [dict exists $metrics_dict $key] } {\\n          set value [dict get $metrics_dict $key]\\n          set limit_expr [metric_limit_expr $name]\\n          set value_limit [expr $limit_expr]\\n          if { $first } {\\n            puts -nonewline $limits_stream \"  \"\\n          } else {\\n            puts -nonewline $limits_stream \" ,\"\\n          }\\n          puts $limits_stream \"\\\\\"$key\\\\\" : \\\\\"$value_limit\\\\\"\"\\n          set first 0\\n        }\\n      }\\n      \\n      puts $limits_stream \"}\"\\n      close $limits_stream\\n    } else {\\n      puts \"Error: json parse error $metrics_dict\"\\n    }\\n  }\\n}\\n\\n################################################################\\n\\nproc test_metrics_file { test } {\\n  global test_dir\\n  return [file join $test_dir \"$test.metrics\"]\\n}\\n\\nproc test_metrics_result_file { test lang } {\\n  global test_dir\\n  return [file join $test_dir \"results\" \"$test-$lang.metrics\"]\\n}\\n\\nproc test_metrics_limits_file { test } {\\n  global test_dir\\n  return [file join $test_dir \"$test.metrics_limits\"]\\n}', metadata={'source': 'test/flow_metrics.tcl', 'file_path': 'test/flow_metrics.tcl', 'file_name': 'flow_metrics.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# gcd flow pipe cleaner\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"Nangate45/Nangate45.vars\"\\n\\nset design \"gcd\"\\nset top_module \"gcd\"\\nset synth_verilog \"gcd_nangate45.v\"\\nset sdc_file \"gcd_nangate45.sdc\"\\nset die_area {0 0 100.13 100.8}\\nset core_area {10.07 11.2 90.25 91}\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/gcd_nangate45.tcl', 'file_path': 'test/gcd_nangate45.tcl', 'file_name': 'gcd_nangate45.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# gcd flow pipe cleaner\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"sky130hd/sky130hd.vars\"\\n\\nset synth_verilog \"gcd_sky130hd.v\"\\nset design \"gcd\"\\nset top_module \"gcd\"\\nset sdc_file \"gcd_sky130hd.sdc\"\\nset die_area {0 0 299.96 300.128}\\nset core_area {9.996 10.08 289.964 290.048}\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/gcd_sky130hd.tcl', 'file_path': 'test/gcd_sky130hd.tcl', 'file_name': 'gcd_sky130hd.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# gcd flow with fast/slow corners\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"sky130hd/sky130hd.vars\"\\n\\nset synth_verilog \"gcd_sky130hd.v\"\\nset design \"gcd\"\\nset top_module \"gcd\"\\nset sdc_file \"gcd_sky130hd.sdc\"\\nset die_area {0 0 299.96 300.128}\\nset core_area {9.996 10.08 289.964 290.048}\\n\\nset max_drv_count 1\\n# liberty units (ns)\\nset setup_slack_limit -7.0\\nset hold_slack_limit 0.0\\n\\ndefine_corners fast slow\\nset power_corner \"fast\"\\nsource -echo flow.tcl', metadata={'source': 'test/gcd_sky130hd_fast_slow.tcl', 'file_path': 'test/gcd_sky130hd_fast_slow.tcl', 'file_name': 'gcd_sky130hd_fast_slow.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# gcd flow pipe cleaner\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"sky130hs/sky130hs.vars\"\\n\\nset synth_verilog \"gcd_sky130hs.v\"\\nset design \"gcd\"\\nset top_module \"gcd\"\\nset sdc_file \"gcd_sky130hs.sdc\"\\nset die_area {0 0 299.96 300.128}\\nset core_area {9.996 10.08 289.964 290.048}\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/gcd_sky130hs.tcl', 'file_path': 'test/gcd_sky130hs.tcl', 'file_name': 'gcd_sky130hs.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# check accessors for die and core area in microns\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def get_core_die_areas.def\\n\\nputs \"[ord::get_die_area]\"\\nputs \"[ord::get_core_area]\"', metadata={'source': 'test/get_core_die_areas.tcl', 'file_path': 'test/get_core_die_areas.tcl', 'file_name': 'get_core_die_areas.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import odb\\nimport os\\nimport utl\\n\\ndef make_rect(design, xl, yl, xh, yh):\\n    xl = design.micronToDBU(xl)\\n    yl = design.micronToDBU(yl)\\n    xh = design.micronToDBU(xh)\\n    yh = design.micronToDBU(yh)\\n    return odb.Rect(xl, yl, xh, yh)\\n\\ndef make_result_file(filename):\\n    result_dir = os.path.join(os.getcwd(), \\'results\\')\\n    if not os.path.exists(result_dir):\\n        os.mkdir(result_dir)\\n\\n    root_ext = os.path.splitext(filename)\\n    filename = \"{}-py{}\".format(*root_ext)\\n    return os.path.join(result_dir, filename)\\n\\ndef diff_files(file1, file2):\\n    with open(file1, \\'r\\') as f:\\n        lines1 = f.readlines()\\n\\n    with open(file2, \\'r\\') as f:\\n        lines2 = f.readlines()\\n\\n    num_lines1 = len(lines1)\\n    num_lines2 = len(lines2)\\n    for i in range(min(num_lines1, num_lines2)):\\n        if lines1[i] != lines2[i]:\\n            utl.report(f\"Differences found at line {i+1}.\")\\n            utl.report(lines1[i][:-1])\\n            utl.report(lines2[i][:-1])\\n            return 1\\n\\n    if num_lines1 != num_lines2:\\n        utl.report(f\"Number of lines differs {num_lines1} vs {num_lines2}.\")\\n        return 1\\n\\n    utl.report(\"No differences found.\")\\n    return 0\\n\\n# Output voltage file is specified as ...\\nutl.suppress_message(utl.PSM, 2)\\n# Output current file specified ...\\nutl.suppress_message(utl.PSM, 3)\\n# Error file is specified as ...\\nutl.suppress_message(utl.PSM, 83)\\n# Output spice file is specified as\\nutl.suppress_message(utl.PSM, 5)\\n# SPICE file is written at\\nutl.suppress_message(utl.PSM, 6)\\n# Reading DEF file\\nutl.suppress_message(utl.ODB, 127)\\n# Finished DEF file\\nutl.suppress_message(utl.ODB, 134)\\n\\n# suppress PPL info messages\\nutl.suppress_message(utl.PPL, 41)\\nutl.suppress_message(utl.PPL, 48)\\nutl.suppress_message(utl.PPL, 49)\\nutl.suppress_message(utl.PPL, 60)\\n\\n# suppress tap info messages\\nutl.suppress_message(utl.TAP, 100)\\nutl.suppress_message(utl.TAP, 101)\\n\\n\\n# suppress par messages with runtime\\nutl.suppress_message(utl.PAR, 1)\\nutl.suppress_message(utl.PAR, 30)\\nutl.suppress_message(utl.PAR, 109)\\nutl.suppress_message(utl.PAR, 110)', metadata={'source': 'test/helpers.py', 'file_path': 'test/helpers.py', 'file_name': 'helpers.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'test/helpers.tcl', 'file_path': 'test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'test/helpers.tcl', 'file_path': 'test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# ibex sky130hd\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"sky130hd/sky130hd.vars\"\\n\\nset design \"ibex\"\\nset top_module \"ibex_core\"\\nset synth_verilog \"ibex_sky130hd.v\"\\nset sdc_file \"ibex_sky130hd.sdc\"\\nset die_area {0 0 3000.08 2999.8}\\nset core_area {10.07 11.2 2990.01 2990}\\n\\nset slew_margin 30\\nset cap_margin 25\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/ibex_sky130hd.tcl', 'file_path': 'test/ibex_sky130hd.tcl', 'file_name': 'ibex_sky130hd.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# ibex sky130hs\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"sky130hs/sky130hs.vars\"\\n\\nset design \"ibex\"\\nset top_module \"ibex_core\"\\nset synth_verilog \"ibex_sky130hs.v\"\\nset sdc_file \"ibex_sky130hs.sdc\"\\nset die_area {0 0 3000.08 2999.8}\\nset core_area {10.07 11.2 2990.01 2990}\\n\\nset slew_margin 30\\nset cap_margin 25\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/ibex_sky130hs.tcl', 'file_path': 'test/ibex_sky130hs.tcl', 'file_name': 'ibex_sky130hs.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# jpeg sky130hs 96017 insts\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"sky130hd/sky130hd.vars\"\\n\\nset design \"jpeg\"\\nset top_module \"jpeg_encoder\"\\nset synth_verilog \"jpeg_sky130hd.v\"\\nset sdc_file \"jpeg_sky130hd.sdc\"\\n# These values must be multiples of placement site\\nset die_area {0 0 3000.04 2999.8}\\nset core_area {10.07 9.8 2989.97 2990}\\n\\nset slew_margin 20\\nset cap_margin 20\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/jpeg_sky130hd.tcl', 'file_path': 'test/jpeg_sky130hd.tcl', 'file_name': 'jpeg_sky130hd.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# jpeg sky130\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"sky130hs/sky130hs.vars\"\\n\\nset design \"jpeg\"\\nset top_module \"jpeg_encoder\"\\nset synth_verilog \"jpeg_sky130hs.v\"\\nset sdc_file \"jpeg_sky130hs.sdc\"\\n# These values must be multiples of placement site\\nset die_area {0 0 3000.04 2999.8}\\nset core_area {10.07 9.8 2989.97 2990}\\n\\nset slew_margin 20\\nset cap_margin 20\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/jpeg_sky130hs.tcl', 'file_path': 'test/jpeg_sky130hs.tcl', 'file_name': 'jpeg_sky130hs.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Copied from OpenSTA/test/regression.tcl\\n# Copyright (c) 2021, Parallax Software, Inc.\\n# \\n# This program is free software: you can redistribute it and/or modify\\n# it under the terms of the GNU General Public License as published by\\n# the Free Software Foundation, either version 3 of the License, or\\n# (at your option) any later version.\\n# \\n# This program is distributed in the hope that it will be useful,\\n# but WITHOUT ANY WARRANTY; without even the implied warranty of\\n# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n# GNU General Public License for more details.\\n# \\n# You should have received a copy of the GNU General Public License\\n# along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n\\n#  regression -help | [-threads threads] [-valgrind] [-report_stats] test1 [test2...]\\n\\n# This is a generic regression test script used to compare application \\n# output to a known good \"ok\" file.\\n# \\n# Use the \"regression\" command to run the regressions.\\n#\\n#  regression -help | [-valgrind] test1 [test2...]\\n#\\n# where test is \"all\" or the name of a test group defined in regression_vars.tcl\\n# Wildcards can be used in test names if the name is enclosed in \"\"s to suppress\\n# shell globbing. For example,\\n#\\n#  regression \"init_floorplan*\"\\n# \\n# will run all tests with names that begin with \"init_floorplan\".\\n# Each test name is printed before it runs. Once it finishes pass,\\n# fail, *NO OK FILE* or *SEG FAULT* is printed after the test name.\\n#\\n# The results of each test are in the file test/results/<test>.log\\n# The diffs for all tests are in test/results/diffs.\\n# A list of failed tests is in test/results/failures.\\n# To save a log file as the correct output use the save_ok command.\\n#\\n#  save_ok failures | test1 [test2...]\\n#\\n# This copies test/results/test.log to test/test.ok\\n# Using the test name \\'failures\\' copies the ok files for all failed tests.\\n# This is a quick way to update the failing test ok files after examining\\n# the differences.\\n#\\n# You should NOT need to modify this script.\\n# Customization unique to an application is in \"regression_vars.tcl\".\\n# In this case the application is OpenROAD, so nothing should need to be changed\\n# in \"regression_vars.tcl\".\\n#\\n# Customize the scripts \"regresssion\" and \"save_ok\" to source this file\\n# and a file that defines the test scripts, \"regresion_tests.tcl\".\\n# Each test is a tcl command file.\\n\\nset openroad_test_dir [file join $openroad_dir \"test\"]\\n\\nsource [file join $openroad_test_dir \"regression_vars.tcl\"]\\nsource [file join $openroad_test_dir \"flow_metrics.tcl\"]\\n\\nproc regression_main {} {\\n  global argv\\n  exit [regression_body $argv]\\n}\\n\\nproc regression_body { cmd_argv } {\\n  setup\\n  parse_args $cmd_argv\\n  run_tests\\n  show_summary\\n  return [found_errors]\\n}\\n\\nproc setup {} {\\n  global result_dir diff_file failure_file errors \\n  global use_valgrind valgrind_shared_lib_failure\\n\\n  set use_valgrind 0\\n\\n  if { !([file exists $result_dir] && [file isdirectory $result_dir]) } {\\n    file mkdir $result_dir\\n  }\\n  file delete $diff_file\\n  file delete $failure_file\\n\\n  set errors(error) 0\\n  set errors(memory) 0\\n  set errors(leak) 0\\n  set errors(fail) 0\\n  set errors(no_cmd) 0\\n  set errors(no_ok) 0\\n  set valgrind_shared_lib_failure 0\\n}\\n\\nproc parse_args { cmd_argv } {\\n  global app_options tests test_groups cmd_paths\\n  global use_valgrind\\n  global result_dir tests', metadata={'source': 'test/regression.tcl', 'file_path': 'test/regression.tcl', 'file_name': 'regression.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='proc parse_args { cmd_argv } {\\n  global app_options tests test_groups cmd_paths\\n  global use_valgrind\\n  global result_dir tests\\n\\n  while { $cmd_argv != {} } {\\n    set arg [lindex $cmd_argv 0]\\n    if { $arg == \"help\" || $arg == \"-help\" } {\\n      puts {Usage: regression [-help] [-threads threads] [-valgrind] tests...}\\n      puts \"  -threads max|integer - number of threads to use\"\\n      puts \"  -valgrind - run valgrind (linux memory checker)\"\\n      puts \"  Wildcarding for test names is supported (enclose in \\\\\"\\'s)\"\\n      puts \"  Tests are: all, fast, med, slow, or a test group or test name\"\\n      puts \"\"\\n      puts \"  If \\'limit coredumpsize unlimited\\' corefiles are saved in $result_dir/test.core\"\\n      exit\\n    } elseif { $arg == \"-threads\" } {\\n      set threads [lindex $cmd_argv 1]\\n      if { !([string is integer $threads] || $threads == \"max\") } {\\n\\tputs \"Error: -threads arg $threads is not an integer or max.\"\\n\\texit 0\\n      }\\n      lappend app_options \"-threads\"\\n      lappend app_options $threads\\n      set cmd_argv [lrange $cmd_argv 2 end]\\n    } elseif { $arg == \"-valgrind\" } {\\n      set use_valgrind 1\\n      set cmd_argv [lrange $cmd_argv 1 end]\\n    } else {\\n      break\\n    }\\n  }\\n  if { $cmd_argv == {} } {\\n    # Default is to run all tests.\\n    set tests [group_tests all]\\n  } else {\\n    set tests [expand_tests $cmd_argv]\\n  }\\n}\\n\\nproc expand_tests { tests_arg } {\\n  global test_groups\\n\\n  set tests {}\\n  foreach arg $tests_arg {\\n    if { [info exists test_groups($arg)] } {\\n      set tests [concat $tests $test_groups($arg)]\\n    } elseif { [string first \"*\" $arg] != -1 \\\\\\n\\t       || [string first \"?\" $arg] != -1 } {\\n      # Find wildcard matches.\\n      foreach test [group_tests \"all\"] {\\n\\tif [string match $arg $test] {\\n\\t  lappend tests $test\\n\\t}\\n      }\\n    } elseif { [lsearch [group_tests \"all\"] $arg] != -1 } {\\n      lappend tests $arg\\n    } else {\\n      puts \"Error: test $arg not found.\"\\n    }\\n  }\\n  return $tests\\n}\\n\\nproc run_tests {} {\\n  global tests errors app_path\\n  \\n  foreach test $tests {\\n    run_test $test\\n  }\\n  # Macos debug info generated by valgrind.\\n  file delete -force \"$app_path.dSYM\"\\n}\\n\\nproc run_test { test } {\\n  global test_langs\\n\\n  set langs $test_langs($test)\\n  if {[llength $langs] == 0} {\\n    puts \"$test *NO CMD FILE*\"\\n    incr errors(no_cmd)\\n  }\\n  foreach lang $langs {\\n    run_test_lang $test $lang\\n  }\\n}\\n\\nproc run_test_lang { test lang } {\\n  global result_dir diff_file errors diff_options\\n  \\n  set cmd_file [test_cmd_file $test $lang]\\n  if [file exists $cmd_file] {\\n    set ok_file [test_ok_file $test]\\n    set log_file [test_log_file $test $lang]\\n    foreach file [glob -nocomplain [file join $result_dir $test-$lang.*]] {\\n      file delete -force $file\\n    }\\n    puts -nonewline \"$test ($lang)\"\\n    flush stdout\\n    set test_errors [run_test_app $test $cmd_file $log_file $lang]\\n    if { [lindex $test_errors 0] == \"ERROR\" } {\\n      puts \" *ERROR* [lrange $test_errors 1 end]\"\\n      append_failure $test\\n      incr errors(error)\\n\\t\\n      # For some reason seg faults aren\\'t echoed in the log - add them.\\n      if [file exists $log_file] {\\n\\tset log_ch [open $log_file \"a\"]\\n\\tputs $log_ch \"$test_errors\"\\n\\tclose $log_ch\\n      }\\n      \\n      # Report partial log diff anyway.\\n      if [file exists $ok_file] {\\n\\tcatch [concat exec diff $diff_options $ok_file $log_file \\\\\\n\\t\\t >> $diff_file]\\n      }\\n    } else {\\n      set error_msg \"\"\\n      if { [lsearch $test_errors \"MEMORY\"] != -1 } {\\n\\tappend error_msg \" *MEMORY*\"\\n\\tappend_failure $test\\n\\tincr errors(memory)\\n      }\\n      if { [lsearch $test_errors \"LEAK\"] != -1 } {\\n\\tappend error_msg \" *LEAK*\"\\n\\tappend_failure $test\\n\\tincr errors(leak)\\n      }', metadata={'source': 'test/regression.tcl', 'file_path': 'test/regression.tcl', 'file_name': 'regression.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='switch [test_pass_criteria $test] {\\n        compare_logfile {\\n          if { [file exists $ok_file] } {\\n            # Filter dos \\'/r\\'s from log file.\\n            set tmp_file [file join $result_dir $test.tmp]\\n            exec tr -d \"\\\\r\" < $log_file > $tmp_file\\n            file rename -force $tmp_file $log_file\\n            if [catch [concat exec diff $diff_options $ok_file $log_file \\\\\\n                         >> $diff_file]] {\\n              puts \" *FAIL*$error_msg\"\\n              append_failure $test\\n              incr errors(fail)\\n            } else {\\n              puts \" pass$error_msg\"\\n            }\\n          } else {\\n            puts \" *NO OK FILE*$error_msg\"\\n            append_failure $test\\n            incr errors(no_ok)\\n          }\\n        }\\n        pass_fail {\\n          set error_msg [find_log_pass_fail $log_file]\\n          if { $error_msg != \"pass\" } {\\n            puts \" *FAIL* $error_msg\"\\n            append_failure $test\\n            incr errors(fail)\\n          } else {\\n            puts \" pass\"\\n          }\\n        }\\n        check_metrics {\\n          set error_msg [check_test_metrics $test $lang]\\n          if { $error_msg != \"pass\" } {\\n            puts \" *FAIL* $error_msg\"\\n            append_failure $test\\n            incr errors(fail)\\n          } else {\\n            puts \" pass\"\\n          }\\n        }\\n      }\\n    }\\n  } else {\\n    puts \"$test ($lang) *NO CMD FILE*\"\\n    incr errors(no_cmd)\\n  }\\n}\\n\\nproc find_log_pass_fail { log_file } {\\n  if { [file exists $log_file] } {\\n    set stream [open $log_file r]\\n    set last_line \"\"\\n    while { [gets $stream line] >= 0 } {\\n      set last_line $line\\n    }\\n    close $stream\\n    if { [string match \"pass*\" $last_line] } {\\n      return \"pass\"\\n    } else {\\n      return $last_line\\n    }\\n  }\\n  return \"fail - reason not found\"\\n}\\n\\nproc append_failure { test } {\\n  global failure_file\\n  set fail_ch [open $failure_file \"a\"]\\n  puts $fail_ch $test\\n  close $fail_ch\\n}\\n\\n# Return error.\\nproc run_test_app { test cmd_file log_file lang } {\\n  global app_path errorCode use_valgrind\\n  if { $use_valgrind } {\\n    return [run_test_valgrind $test $cmd_file $log_file $lang]\\n  } else {\\n    return [run_test_plain $test $cmd_file $log_file $lang]\\n  }\\n}\\n\\nproc run_test_plain { test cmd_file log_file lang } {\\n  global app_path app_options result_dir errorCode\\n  \\n  if { ![file exists $app_path] } {\\n    return \"ERROR $app_path not found.\"\\n  } elseif { ![file executable $app_path] } {\\n    return \"ERROR $app_path is not executable.\"\\n  } else {\\n    set save_dir [pwd]\\n    cd [file dirname $cmd_file]\\n    if { [catch [concat exec $app_path $app_options \\\\\\n                   [lang_flag $lang] \\\\\\n                   -metrics [test_metrics_result_file $test $lang]\\\\\\n                   [file tail $cmd_file] >& $log_file]] } {\\n      cd $save_dir\\n      set signal [lindex $errorCode 2]\\n      set error [lindex $errorCode 3]\\n      # Errors strings are not consistent across platforms but signal\\n      # names are.\\n      if { $signal == \"SIGSEGV\" } {\\n        # Save corefiles to regression results directory.\\n        set pid [lindex $errorCode 1]\\n        set sys_corefile [test_sys_core_file $test $pid]\\n        if { [file exists $sys_corefile] } {\\n          file copy $sys_corefile [test_core_file $test $lang]\\n        }\\n      }\\n      cleanse_logfile $test $log_file\\n      return \"ERROR $error\"\\n    }\\n    cd $save_dir\\n    cleanse_logfile $test $log_file\\n    return \"\"\\n  }\\n}', metadata={'source': 'test/regression.tcl', 'file_path': 'test/regression.tcl', 'file_name': 'regression.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='proc run_test_valgrind { test cmd_file log_file lang } {\\n  global app_path app_options valgrind_options result_dir errorCode\\n  \\n  set vg_cmd_file [test_valgrind_cmd_file $test $lang]\\n  set vg_stream [open $vg_cmd_file \"w\"]\\n  puts $vg_stream \"cd [file dirname $cmd_file]\"\\n  puts $vg_stream \"source [file tail $cmd_file]\"\\n  close $vg_stream\\n  \\n  set cmd [concat exec valgrind $valgrind_options \\\\\\n               $app_path [lang_flag $lang] $app_options \\\\\\n               $vg_cmd_file >& $log_file]\\n  set error_msg \"\"\\n  if { [catch $cmd] } {\\n    set error_msg \"ERROR [lindex $errorCode 3]\"\\n  }\\n  file delete $vg_cmd_file\\n  cleanse_logfile $test $log_file\\n  lappend error_msg [cleanse_valgrind_logfile $test $log_file $lang]\\n  return $error_msg\\n}\\n\\n# Error messages can be found in \"valgrind/memcheck/mc_errcontext.c\".\\n#\\n# \"Conditional jump or move depends on uninitialised value(s)\"\\n# \"%s contains unaddressable byte(s)\"\\n# \"%s contains uninitialised or unaddressable byte(s)\"\\n# \"Use of uninitialised value of size %d\"\\n# \"Invalid read of size %d\"\\n# \"Syscall param %s contains uninitialised or unaddressable byte(s)\"\\n# \"Unaddressable byte(s) found during client check request\"\\n# \"Uninitialised or unaddressable byte(s) found during client check request\"\\n# \"Invalid free() / delete / delete[]\"\\n# \"Mismatched free() / delete / delete []\"\\nset valgrind_mem_regexp \"(depends on uninitialised value)|(contains unaddressable)|(contains uninitialised)|(Use of uninitialised value)|(Invalid read)|(Unaddressable byte)|(Uninitialised or unaddressable)|(Invalid free)|(Mismatched free)\"\\n\\n# \"%d bytes in %d blocks are definitely lost in loss record %d of %d\"\\n# \"%d bytes in %d blocks are possibly lost in loss record %d of %d\"\\n#set valgrind_leak_regexp \"blocks are (possibly|definitely) lost\"\\nset valgrind_leak_regexp \"blocks are definitely lost\"\\n\\n# Valgrind fails on executables using shared libraries.\\nset valgrind_shared_lib_failure_regexp \"No malloc\\'d blocks -- no leaks are possible\"\\n\\n# Scan the log file to separate valgrind notifications and check for\\n# valgrind errors.\\nproc cleanse_valgrind_logfile { test log_file lang } {\\n  global valgrind_mem_regexp valgrind_leak_regexp\\n  global valgrind_shared_lib_failure_regexp\\n  global valgrind_shared_lib_failure\\n  \\n  set tmp_file [test_tmp_file $test]\\n  set valgrind_log_file [test_valgrind_file $test $lang]\\n  file copy -force $log_file $tmp_file\\n  set tmp [open $tmp_file \"r\"]\\n  set log [open $log_file \"w\"]\\n  set valgrind [open $valgrind_log_file \"w\"]\\n  set leaks 0\\n  set mem_errors 0\\n  gets $tmp line\\n  while { ![eof $tmp] } {\\n    if {[regexp \"^==\" $line]} {\\n      puts $valgrind $line\\n      if {[regexp $valgrind_leak_regexp $line]} {\\n        set leaks 1\\n      }\\n      if {[regexp $valgrind_mem_regexp $line]} {\\n        set mem_errors 1\\n      }\\n      if {[regexp $valgrind_shared_lib_failure_regexp $line]} {\\n        set valgrind_shared_lib_failure 1\\n      }\\n    } elseif {[regexp {^--[0-9]+} $line]} {\\n      # Valgrind notification line.\\n    } else {\\n      puts $log $line\\n    }\\n    gets $tmp line\\n  }\\n  close $log\\n  close $tmp\\n  close $valgrind\\n  file delete $tmp_file\\n  \\n  set errors {}\\n  if { $mem_errors } {\\n    lappend errors \"MEMORY\"\\n  } \\n  if { $leaks } {\\n    lappend errors \"LEAK\"\\n  } \\n  return $errors\\n}\\n\\n################################################################', metadata={'source': 'test/regression.tcl', 'file_path': 'test/regression.tcl', 'file_name': 'regression.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='################################################################\\n\\nproc show_summary {} {\\n  global errors tests diff_file result_dir valgrind_shared_lib_failure\\n  global app_path app\\n  \\n  puts \"------------------------------------------------------\"\\n  set test_count [llength $tests]\\n  if { [found_errors] } {\\n    if { $errors(error) != 0 } {\\n      puts \"Errored $errors(error)/$test_count\"\\n    }\\n    if { $errors(fail) != 0 } {\\n      puts \"Failed $errors(fail)/$test_count\"\\n    }\\n    if { $errors(leak) != 0 } {\\n      puts \"Memory leaks in $errors(leak)/$test_count\"\\n    }\\n    if { $errors(memory) != 0 } {\\n      puts \"Memory corruption in $errors(memory)/$test_count\"\\n    }\\n    if { $errors(no_ok) != 0 } {\\n      puts \"No ok file for $errors(no_ok)/$test_count\"\\n    }\\n    if { $errors(no_cmd) != 0 } {\\n      puts \"No cmd tcl file for $errors(no_cmd)/$test_count\"\\n    }\\n    if { $errors(fail) != 0 } {\\n      puts \"See $diff_file for differences\"\\n    }\\n  } else {\\n    puts \"Passed $test_count\"\\n  }\\n  if { $valgrind_shared_lib_failure } {\\n    puts \"WARNING: valgrind failed because the executable is not statically linked.\"\\n  }\\n  puts \"See $result_dir for log files\"\\n}\\n\\nproc found_errors {} {\\n  global errors\\n  \\n  return [expr $errors(error) != 0 || $errors(fail) != 0 \\\\\\n            || $errors(no_cmd) != 0 || $errors(no_ok) != 0 \\\\\\n            || $errors(memory) != 0 || $errors(leak) != 0 ]\\n}\\n\\n################################################################\\n\\nproc save_ok_main {} {\\n  global argv\\n  if { $argv == \"help\" || $argv == \"-help\" } {\\n    puts {Usage: save_ok [failures] test1 [test2]...}\\n  } else {\\n    if { $argv == \"failures\" } {\\n      set tests [failed_tests]\\n    } else {\\n      set tests $argv\\n    }\\n    foreach test $tests {\\n      if { [lsearch [group_tests \"all\"] $test] == -1 } {\\n        puts \"Error: test $test not found.\"\\n      } else {\\n        save_ok $test\\n      }\\n    }\\n  }\\n}\\n\\nproc failed_tests {} {\\n  global failure_file\\n\\n  set failures {}\\n  if { [file exists $failure_file] } {\\n    set fail_ch [open $failure_file \"r\"]\\n    while { ![eof $fail_ch] } {\\n      set test [gets $fail_ch]\\n      if { $test != \"\" } {\\n        lappend failures $test\\n      }\\n    }\\n    close $fail_ch\\n  }\\n  return $failures\\n}\\n\\nproc save_ok { test } {\\n  set ok_file [test_ok_file $test]\\n  set log_file [test_log_file $test [result_lang $test]]\\n  if { ! [file exists $log_file] } {\\n    puts \"Error: log file $log_file not found.\"\\n  } else {\\n    file copy -force $log_file $ok_file\\n  }\\n}\\n\\n################################################################\\n\\nproc save_defok_main {} {\\n  global argv\\n  if { $argv == \"help\" || $argv == \"-help\" } {\\n    puts {Usage: save_defok [failures] test1 [test2]...}\\n  } else {\\n    if { $argv == \"failures\" } {\\n      set tests [failed_tests]\\n    } else {\\n      set tests $argv\\n    }\\n    foreach test $tests {\\n      if { [lsearch [group_tests \"all\"] $test] == -1 } {\\n        puts \"Error: test $test not found.\"\\n      } else {\\n        save_defok $test\\n      }\\n    }\\n  }\\n}\\n\\nproc save_defok { test } {\\n  set defok_file [test_defok_file $test]\\n  set def_file [test_def_result_file $test [result_lang $test]]\\n  if { [file exists $def_file] } {\\n    file copy -force $def_file $defok_file\\n  }\\n}\\n\\n################################################################\\n\\nproc result_lang { test } {\\n  global test_langs\\n\\n  if {[lsearch $test_langs($test) tcl]} {\\n    return tcl\\n  }\\n  return [lindex $test_langs($test) 0]\\n}\\n\\nproc test_cmd_dir { test } {\\n  global cmd_dirs\\n  \\n  if {[info exists cmd_dirs($test)]} {\\n    return $cmd_dirs($test)\\n  } else {\\n    return \"\"\\n  }\\n}\\n\\nproc test_cmd_file { test lang } {\\n  return [file join [test_cmd_dir $test] \"$test.$lang\"]\\n}\\n\\nproc test_ok_file { test } {\\n  global test_dir\\n  return [file join $test_dir \"$test.ok\"]\\n}\\n\\nproc test_defok_file { test } {\\n  global test_dir\\n  return [file join $test_dir \"$test.defok\"]\\n}\\n\\nproc test_log_file { test lang } {\\n  global result_dir\\n  return [file join $result_dir \"$test-$lang.log\"]\\n}', metadata={'source': 'test/regression.tcl', 'file_path': 'test/regression.tcl', 'file_name': 'regression.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='proc test_log_file { test lang } {\\n  global result_dir\\n  return [file join $result_dir \"$test-$lang.log\"]\\n}\\n\\nproc test_def_result_file { test lang } {\\n  global result_dir\\n  return [file join $result_dir \"$test-$lang.def\"]\\n}\\n\\nproc lang_flag { lang } {\\n  if {$lang == \"py\"} {\\n    return \"-python\"\\n  }\\n  return \"\"\\n}\\n\\nproc test_tmp_file { test } {\\n  global result_dir\\n  return [file join $result_dir $test.tmp]\\n}\\n\\nproc test_valgrind_cmd_file { test lang } {\\n  global result_dir\\n  return [file join $result_dir $test-$lang.vg_cmd]\\n}\\n\\nproc test_valgrind_file { test lang } {\\n  global result_dir\\n  return [file join $result_dir $test-$lang.valgrind]\\n}\\n\\nproc test_core_file { test lang } {\\n  global result_dir\\n  return [file join $result_dir $test-$lang.core]\\n}\\n\\nproc test_sys_core_file { test pid } {\\n  global cmd_dirs\\n  \\n  # macos\\n  # return [file join \"/cores\" \"core.$pid\"]\\n  \\n  # Suse\\n  return [file join [test_cmd_dir $test] \"core\"]\\n}\\n\\nproc test_pass_criteria { test } {\\n  global test_pass_criteria\\n\\n  return $test_pass_criteria($test)\\n}\\n\\n################################################################\\n\\n# Local Variables:\\n# mode:tcl\\n# End:', metadata={'source': 'test/regression.tcl', 'file_path': 'test/regression.tcl', 'file_name': 'regression.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='record_tests {\\n  error1\\n  get_core_die_areas\\n  timing_api\\n  timing_api_2\\n  upf_test\\n  upf_aes\\n}\\n\\ndefine_test_group \"non_flow\" {\\n  error1\\n  get_core_die_areas\\n}\\n\\n# Flow tests only check the last line in the log (pass/fail).\\n# Ordered by instance count.\\nrecord_flow_tests {\\n  gcd_nangate45\\n  gcd_sky130hd\\n  gcd_sky130hs\\n\\n  ibex_sky130hd\\n  ibex_sky130hs\\n\\n  aes_nangate45\\n  aes_sky130hd\\n  aes_sky130hs\\n\\n  tinyRocket_nangate45\\n\\n  jpeg_sky130hs\\n  jpeg_sky130hd\\n}\\n\\n# sidelined because drt blows chow', metadata={'source': 'test/regression_tests.tcl', 'file_path': 'test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Copied from OpenSTA/test/regression_vars.tcl\\n# Copyright (c) 2021, Parallax Software, Inc.\\n# \\n# This program is free software: you can redistribute it and/or modify\\n# it under the terms of the GNU General Public License as published by\\n# the Free Software Foundation, either version 3 of the License, or\\n# (at your option) any later version.\\n# \\n# This program is distributed in the hope that it will be useful,\\n# but WITHOUT ANY WARRANTY; without even the implied warranty of\\n# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n# GNU General Public License for more details.\\n# \\n# You should have received a copy of the GNU General Public License\\n# along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n\\n# regression.tcl variables for OpenROAD.\\n\\n# Application program to run tests on.\\nset app \"openroad\"\\nset app_path [file join $openroad_dir \"build\" \"src\" $app]\\n# Application options.\\nset app_options \"-no_init -no_splash -exit\"\\n# Log files for each test are placed in result_dir.\\nset result_dir [file join $test_dir \"results\"]\\n# Collective diffs.\\nset diff_file [file join $result_dir \"diffs\"]\\n# File containing list of failed tests.\\nset failure_file [file join $result_dir \"failures\"]\\n# Use the DIFF_OPTIONS envar to change the diff options\\n# (Solaris diff doesn\\'t support this envar)\\nset diff_options \"-c\"\\nif [info exists env(DIFF_OPTIONS)] {\\n  set diff_options $env(DIFF_OPTIONS)\\n}\\n\\nset valgrind_suppress [file join $openroad_dir \"test\" valgrind.suppress]\\nset valgrind_options \"--num-callers=20 --leak-check=full --freelist-vol=100000000 --leak-resolution=high --suppressions=$valgrind_suppress\"\\nif { [exec \"uname\"] == \"Darwin\" } {\\n  append valgrind_options \" --dsymutil=yes\"\\n}\\n\\nproc cleanse_logfile { test log_file } {\\n  # Nothing to be done here.\\n}\\n\\n################################################################\\n\\n# Record tests in the /test directory.\\n# Compare results/<test>.log to <test>.ok for pass/fail.\\nproc record_tests { tests } {\\n  record_tests1 $tests \"compare_logfile\"\\n}\\n\\n# Record tests in the /test directory.\\n# Last line of results/<test>.log should be pass/fail.\\nproc record_pass_fail_tests { tests } {\\n  record_tests1 $tests \"pass_fail\"\\n}\\n\\nproc record_flow_tests { tests } {\\n  record_tests1 $tests \"check_metrics\"\\n  define_test_group \"flow\" $tests\\n}\\n\\nproc record_tests1 { tests cmp_logfile } {\\n  global test_dir\\n  foreach test $tests {\\n    # Prune commented tests from the list.\\n    if { [string index $test 0] != \"#\" } {\\n      record_test $test $test_dir $cmp_logfile\\n    }\\n  }\\n}\\n\\n# Record a test in the regression suite.\\nproc record_test { test cmd_dir pass_criteria } {\\n  global cmd_dirs test_groups test_pass_criteria test_langs\\n  set cmd_dirs($test) $cmd_dir\\n  lappend test_groups(all) $test\\n  set test_pass_criteria($test) $pass_criteria\\n  set test_langs($test) [list]\\n  if {[file exists [file join $cmd_dir \"$test.tcl\"]]} {\\n    lappend test_langs($test) tcl\\n  }\\n\\n  if {[file exists [file join $cmd_dir \"$test.py\"]]} {\\n    lappend test_langs($test) py\\n  }\\n  return $test\\n}\\n\\n################################################################\\n\\nproc define_test_group { group tests } {\\n  global test_groups\\n  set test_groups($group) $tests\\n}\\n\\nproc group_tests { group } {\\n  global test_groups\\n  if { [info exists test_groups($group)] } {\\n    return $test_groups($group)\\n  } else {\\n    return {}\\n  }\\n}\\n\\n# Clear the test lists.\\nproc clear_tests {} {\\n  global test_groups\\n  unset test_groups\\n}\\n\\nproc list_delete { list delete } {\\n  set result {}\\n  foreach item $list {\\n    if { [lsearch $delete $item] == -1 } {\\n      lappend result $item\\n    }\\n  }\\n  return $result\\n}', metadata={'source': 'test/regression_vars.tcl', 'file_path': 'test/regression_vars.tcl', 'file_name': 'regression_vars.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Tech, Design\\n\\ntech = Tech()\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLef(\"Nangate45/Nangate45_tech.lef\")\\ntech.readLef(\"Nangate45/Nangate45_stdcell.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"get_core_die_areas.def\")\\n\\nfor corner in design.getCorners():\\n    for net in design.getBlock().getNets():\\n        print(net.getName(),\\n              design.getNetCap(net, corner, Design.Max),\\n              design.getNetCap(net, corner, Design.Min))\\n\\nfor inst in design.getBlock().getInsts():\\n    print(inst.getName(), inst.getMaster().getName(),\\n          design.isSequential(inst.getMaster()))\\n\\nfor lib in tech.getDB().getLibs():\\n    for master in lib.getMasters():\\n        print(master.getName())\\n        for mterm in master.getMTerms():\\n            print(\\'  \\', mterm.getName())\\n            for m in design.getTimingFanoutFrom(mterm):\\n                print(\\'    \\', m.getName())', metadata={'source': 'test/timing_api.py', 'file_path': 'test/timing_api.py', 'file_name': 'timing_api.py', 'file_type': '.py'}),\n",
       " Document(page_content='from openroad import Tech, Design\\n\\ntech = Tech()\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLef(\"Nangate45/Nangate45_tech.lef\")\\ntech.readLef(\"Nangate45/Nangate45_stdcell.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"gcd_nangate45.def\")\\ndesign.evalTclString(\"read_sdc timing_api_2.sdc\")\\n\\n\\nfor inst in design.getBlock().getInsts():\\n  print(inst.getName(), \\n        inst.getMaster().getName(),\\n        design.isSequential(inst.getMaster()), \\n        design.isInClock(inst),\\n        design.isBuffer(inst.getMaster()),\\n        design.isInverter(inst.getMaster()),\\n        )\\n  for corner in design.getCorners():\\n    print(design.staticPower(inst, corner),\\n          design.dynamicPower(inst, corner),\\n         )\\n\\nfor net in design.getBlock().getNets():\\n  print(net.getName(), design.getNetRoutedLength(net))', metadata={'source': 'test/timing_api_2.py', 'file_path': 'test/timing_api_2.py', 'file_name': 'timing_api_2.py', 'file_type': '.py'}),\n",
       " Document(page_content='# tinyRocket flow pipe cleaner\\nsource \"helpers.tcl\"\\nsource \"flow_helpers.tcl\"\\nsource \"Nangate45/Nangate45.vars\"\\n\\nset design \"tinyRocket\"\\nset top_module \"RocketTile\"\\nset synth_verilog \"tinyRocket_nangate45.v\"\\nset sdc_file \"tinyRocket_nangate45.sdc\"\\nset rams {fakeram45_64x32}\\nset extra_lef {}\\nset extra_liberty {}\\nforeach ram $rams {\\n  lappend extra_lef \"Nangate45/$ram.lef\"\\n  lappend extra_liberty \"Nangate45/$ram.lib\"\\n}\\nset die_area {0 0 924.92 799.4}\\nset core_area {10.07 9.8 914.85 789.6}\\n\\nset cap_margin 35\\n\\nsource -echo \"flow.tcl\"', metadata={'source': 'test/tinyRocket_nangate45.tcl', 'file_path': 'test/tinyRocket_nangate45.tcl', 'file_name': 'tinyRocket_nangate45.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_liberty sky130hd/sky130_fd_sc_hd__tt_025C_1v80.lib\\nread_lef sky130hd/sky130hd.tlef\\nread_lef sky130hd/sky130_fd_sc_hd_merged.lef\\nread_verilog upf/mpd_aes.v\\nlink_design mpd_top\\n\\nread_upf -file upf/mpd_aes.upf\\n\\n\\nset_domain_area PD_AES_1 -area {2.3 2.72 554.3 274.72}\\nset_domain_area PD_AES_2 -area {2.3 544 554.3 816}\\n\\n\\ninitialize_floorplan -utilization 20 \\\\\\n                       -aspect_ratio 1 \\\\\\n                       -core_space 2 \\\\\\n                       -site unithd\\n\\n\\nglobal_placement -skip_initial_place -density 0.82\\ndetailed_placement\\nimprove_placement\\ncheck_placement\\n\\nset def_file [make_result_file upf_aes.def]\\nwrite_def $def_file\\ndiff_file $def_file upf_aes.defok', metadata={'source': 'test/upf_aes.tcl', 'file_path': 'test/upf_aes.tcl', 'file_name': 'upf_aes.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_liberty sky130hd/sky130_fd_sc_hd__tt_025C_1v80.lib\\nread_lef sky130hd/sky130hd.tlef\\nread_lef sky130hd/sky130_fd_sc_hd_merged.lef\\nread_verilog upf/mpd_top.v\\nlink_design mpd_top\\n\\nread_upf -file upf/mpd_top.upf\\n\\n\\nset_domain_area PD_D1 -area {2.3 2.72 57.5 19.04}\\nset_domain_area PD_D2 -area {2.3 92.48 57.5 108.8}\\n\\n\\ninitialize_floorplan -utilization 1 \\\\\\n                       -aspect_ratio 1 \\\\\\n                       -core_space 2 \\\\\\n                       -site unithd\\n\\nglobal_placement -skip_initial_place\\ndetailed_placement\\nimprove_placement\\ncheck_placement\\n\\n\\nset def_file [make_result_file upf_test.def]\\nwrite_def $def_file\\ndiff_file $def_file upf_test.defok', metadata={'source': 'test/upf_test.tcl', 'file_path': 'test/upf_test.tcl', 'file_name': 'upf_test.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# CI Guide\\n\\nThis document describes the pipelines available to the developers and code\\nmaintainers in the [Jenkins server](https://jenkins.openroad.tools/). Note\\nthat pipelines with the suffix `*-Private` are only available to code\\nmaintainers and The OpenROAD Project members as they can contain confidential\\ninformation. Thus, to access Private pipelines one needs to have authorization\\nto access confidential data and be logged in the Jenkins website.\\n\\nBelow there is a list of the available features. Instructions on how to\\nnavigate Jenkins to access these features are available\\n[here](https://docs.google.com/presentation/d/1kWHLjUBFcd0stnDaPNi_pt9WFrrsR7tQ95BGhT1yOvw/edit?usp=sharing).\\n\\n-   Find your build through Jenkins website or from GitHub.\\n-   See test status: Pass/Fail.\\n-   Log files for each test.\\n-   Build artifacts to reproduce failures.\\n-   HTML reports about code coverage and metrics.\\n\\n## OpenROAD App\\n\\n-   OpenROAD-Coverage-Public\\n    -   Description: run dynamic code coverage tool `lconv`.\\n    -   Target: master branch.\\n    -   Report link [here](https://jenkins.openroad.tools/job/OpenROAD-Coverage-Public/Dynamic_20Code_20Coverage/).\\n-   OpenROAD-Coverity-Public\\n    -   Description: compile and submit builds to Coverity static code analysis\\n        tool.\\n    -   Target: master branch.\\n    -   Report link [here](https://scan.coverity.com/projects/the-openroad-project-openroad).\\n-   OpenROAD-Nightly-Public\\n    -   Description: `openroad` unit tests, docker builds, ISPD 2018 and 2019\\n        benchmarks for DRT and large unit tests of GPL.\\n    -   Target: master branch.\\n-   OpenROAD-Public\\n    -   Description: `openroad` unit tests and docker builds.\\n    -   Target: all branches and open PRs.\\n-   OpenROAD-Special-Private\\n    -   Description: for developer testing, runs ISPD 2018 and 2019 benchmarks\\n        for DRT and large unit tests of GPL.\\n    -   Target branches: `TR_*`, `secure-TR_*`, `TR-*`, `secure-TR-*`.\\n-   OpenROAD-Private\\n    -   Description: `openroad` unit tests and docker builds.\\n    -   Target: all branches. Note that PRs will be run on public side after\\n        \"Ready to Sync Public\" workflow.\\n\\n\\n## OpenROAD Flow\\n\\n-  Information about OpenROAD Flow CI jobs can be found [here](https://openroad-flow-scripts.readthedocs.io/en/latest/contrib/CI.html)\\n\\n## OpenLane\\n\\n-   OpenLane-MPW-CI-Public\\n    -   Description: test projects to older MPW shuttles with newer OpenLane versions.\\n    -   [Repo link](https://github.com/The-OpenROAD-Project/OpenLane-MPW-CI).\\n-   OpenLane-Public\\n    -   Description: test OpenLane with latest commit from OpenROAD.\\n    -   [Repo link](https://github.com/The-OpenROAD-Project/OpenLane).', metadata={'source': 'docs/contrib/CI.md', 'file_path': 'docs/contrib/CI.md', 'file_name': 'CI.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"# Coding Practices\\n\\nList of coding practices.\\n\\n:::{Note}\\nThis is a compilation of many idioms in OpenROAD code that are considered undesirable. \\n:::\\n\\n## C++\\n\\n### Practice #1\\n\\nDon't comment out code, instead remove it.\\n`git` provides a complete history of\\nthe code if you want to look backwards. Huge chunks of commented-out\\ncode make it difficult to read.\\n\\n### Practice #2\\n\\nDon't use prefixes on function names or variables. That's what\\nnamespaces are for.\\n\\n``` cpp\\nnamespace fr {\\n  class frConstraint\\n  class frLef58CutClassConstraint\\n  class frShortConstraint\\n  class frNonSufficientMetalConstraint\\n  class frOffGridConstraint\\n  class frMinEnclosedAreaConstraint\\n  class frMinStepConstraint\\n  class frMinimumcutConstraint\\n  class frAreaConstraint\\n  class frMinWidthConstraint\\n  class frLef58SpacingEndOfLineWithinEndToEndConstraint\\n  class frLef58SpacingEndOfLineWithinParallelEdgeConstraint\\n  class frLef58SpacingEndOfLineWithinMaxMinLengthConstraint\\n  class frLef58SpacingEndOfLineWithinConstraint\\n  class frLef58SpacingEndOfLineConstraint\\n}\\n```\\n\\n### Practice #3\\n\\nNamespaces should be all lower case and short. This is an example of a\\npoor choice: `namespace TritonCTS`\\n\\n### Practice #4\\n\\nDon't use `extern` on function definitions. It is pointless\\nin a world with prototypes.\\n\\n``` cpp\\nnamespace fr {\\n  extern frCoord getGCELLGRIDX();\\n  extern frCoord\\n  getGCELLGRIDY();\\n  extern frCoord getGCELLOFFSETX();\\n  extern frCoord\\n  getGCELLOFFSETY();\\n}\\n```\\n\\n### Practice #5\\n\\nDon't use prefixes on file names. That's what directories are for.\\n\\n``` shell\\nfrDRC.h frDRC_init.cpp frDRC_main.cpp frDRC_setup.cpp frDRC_util.cpp\\n```\\n\\n### Practice #6\\n\\nDon't name variables `theThingy`, `curThingy` or `myThingy`. It is just\\ndistracting extraneous verbiage. Just use `thingy`.\\n\\n``` cpp\\nfloat currXSize;\\nfloat currYSize;\\nfloat currArea;\\nfloat currWS;\\nfloat currWL;\\nfloat currWLnoWts;\\n```\\n\\n### Practice #7\\n\\nDo not use global variables. All state should be inside of classes.\\nGlobal variables make multi-threading next to impossible and preclude\\nhaving multiple copies of a tool running in the same process. The only\\nglobal variable in `openroad` should be the singleton that Tcl commands\\nreference.\\n\\n``` cpp\\nextern std::string DEF_FILE;\\nextern std::string GUIDE_FILE;\\nextern std::string OUTGUIDE_FILE;\\nextern std::string LEF_FILE;\\nextern std::string OUTTA_FILE;\\nextern std::string OUT_FILE;\\nextern std::string DBPROCESSNODE;\\nextern std::string OUT_MAZE_FILE;\\nextern std::string DRC_RPT_FILE;\\nextern int MAX_THREADS ;\\nextern int VERBOSE ;\\nextern int BOTTOM_ROUTING_LAYER;\\nextern bool ALLOW_PIN_AS_FEEDTHROUGH;\\nextern bool USENONPREFTRACKS;\\nextern bool USEMINSPACING_OBS;\\nextern bool RESERVE_VIA_ACCESS;\\nextern bool ENABLE_BOUNDARY_MAR_FIX;\\n```\\n\\n### Practice #8\\n\\nDo not use strings (names) to refer to database or sta objects except in\\nuser interface code. DEF, SDC, and Verilog all use different names for\\nnetlist instances and nets, so the names will not always match.\\n\\n### Practice #9\\n\\nDo not use continue. Wrap the body in an if instead.\\n\\n``` cpp\\n// instead of\\nfor(dbInst* inst : block->getInsts() ) {\\n  // Skip for standard cells\\n  if (inst->getBBox()->getDY() <= cellHeight) { continue; }\\n  // code\\n}\\n// use\\nfor(dbInst* inst : block->getInsts() ){\\n  // Skip for standard cells\\n  if (inst->getBBox()->getDY() > cellHeight) {\\n    // code\\n  }\\n}\\n```\\n\\n### Practice #10\\n\\nDon't put magic numbers in the code. Use a variable with a name that\\ncaptures the intent. Document the units if they exist.\\n\\n``` cpp\\nreferenceHpwl_= 446000000;\\ncoeffV = 1.36;\\ncoeffV = 1.2;\\ndouble nearest_dist = 99999999999;\\nif (dist < rowHeight * 2) {}\\nfor(int i = 9; i > -1; i--) {}\\nif(design_util > 0.6 || num_fixed_nodes > 0) div = 1;\\navail_region_area += (theRect->xUR - theRect->xLL - (int)theRect->xUR % 200 + (int)t  heRect->xLL % 200 - 200) * (theRect->yUR - theRect->yLL - (int)theRect->yUR % 2000 + (int)theRect->yLL % 2000 - 2000);\\n```\\n\\n### Practice #11\\n\\nDon't copy code fragments. Write functions.\", metadata={'source': 'docs/contrib/CodingPractices.md', 'file_path': 'docs/contrib/CodingPractices.md', 'file_name': 'CodingPractices.md', 'file_type': '.md'}),\n",
       " Document(page_content='### Practice #11\\n\\nDon\\'t copy code fragments. Write functions.\\n\\n``` cpp\\n// 10x\\nint x_pos = (int)floor(theCell->x_coord / wsite + 0.5);\\n// 15x\\nint y_pos = (int)floor(y_coord / rowHeight + 0.5);\\n\\n// This\\nnets[newnetID]->netIDorg = netID;\\nnets[newnetID]->numPins = numPins;\\nnets[newnetID]->deg = pinInd;\\nnets[newnetID]->pinX = (short *)malloc(pinInd* sizeof(short));\\nnets[newnetID]->pinY = (short *)malloc(pinInd* sizeof(short));\\nnets[newnetID]->pinL = (short *)malloc(pinInd* sizeof(short));\\nnets[newnetID]->alpha = alpha;\\n\\n// Should factor out the array lookup.\\nNet *net = nets[newnetID];\\nnet->netIDorg = netID;\\nnet->numPins = numPins;\\nnet->deg = pinInd;\\nnet->pinX = (short*)malloc(pinInd* sizeof(short));\\nnet->pinY = (short *)malloc(pinInd* sizeof(short));\\nnet->pinL = (short *)malloc(pinInd* sizeof(short));\\nnet->alpha = alpha;\\n\\n// Same here:\\nif (grid[j][k].group != UINT_MAX) {\\n  if (grid[j][k].isValid) {\\n    if (groups[grid[j][k].group].name == theGroup->name)\\n      area += wsite * rowHeight;\\n  }\\n}\\n```\\n\\n### Practice #12\\n\\nDon\\'t use logical operators to test for null pointers.\\n\\n``` cpp\\nif (!net) {\\n  // code\\n}\\n\\n// should be\\nif (net != nullptr) {\\n  // code\\n}\\n```\\n\\n### Practice #13\\n\\nDon\\'t use `malloc`. Use `new`. We are writing C++, not C.\\n\\n### Practice #14\\n\\nDon\\'t use C style arrays. There is no bounds checks for them so they\\ninvite subtle memory errors to unwitting programmers who fail to use\\n`valgrind`. Use `std::vector` or `std::array`.\\n\\n### Practice #15\\n\\nBreak long functions into smaller ones, preferably that fit on one\\nscreen.\\n\\n### Practice #16\\n\\nDon\\'t reinvent functions like `round`, `floor`, `abs`, `min`, `max`. Use the std\\nversions.\\n\\n``` cpp\\nint size_x = (int)floor(theCell->width / wsite + 0.5);\\n```\\n\\n### Practice #17\\n\\nDon\\'t use C\\'s stdlib.h `abs`, `fabs` or `fabsf`. They fail miserably if the\\nwrong arg type is passed to them. Use `std::abs`.\\n\\n### Practice #18\\n\\nFold code common to multiple loops into the same loop. Each of these\\nfunctions loops over every instance like this:\\n\\n``` cpp\\nlegal &= row_check(log);\\nlegal &= site_check(log);\\nfor(int i = 0; i < cells.size(); i++) {\\n  cell* theCell = &cells[i];\\n  legal &= power_line_check(log);\\n  legal &= edge_check(log);\\n  legal &= placed_check(log);\\n  legal &= overlap_check(log);\\n}\\n// with this loop\\nfor(int i = 0; i < cells.size(); i++) {\\n  cell* theCell = &cells[i];\\n}\\n```\\n\\nInstead make one pass over the instances doing each check.\\n\\n### Practice #19\\n\\nDon\\'t use `== true`, or `== false`. Boolean expressions already have a\\nvalue of true or false.\\n\\n``` cpp\\nif(found.first == true) {\\n  // code\\n}\\n// is simply\\nif(found.first) {\\n  // code\\n}\\n// and\\nif(found.first == false) {\\n  // code\\n}\\n// is simply\\nif(!found.first) {\\n // code\\n}\\n```\\n\\n### Practice #20\\n\\nDon\\'t nest if statements. Use `&&` on the clauses instead.\\n\\n``` cpp\\nif(grid[j][k].group != UINT_MAX)\\n  if(grid[j][k].isValid == true)\\n    if(groups[grid[j][k].group].name == theGroup->name)\\n```\\n\\nis simply\\n\\n``` cpp\\nif(grid[j][k].group != UINT_MAX\\n   && grid[j][k].isValid\\n   && groups[grid[j][k].group].name == theGroup->name)\\n```\\n\\n### Practice #21\\n\\nDon\\'t call return at the end of a function that does not return a\\nvalue.\\n\\n### Practice #22\\n\\nDon\\'t use `<>` to include anything but system headers. Your\\nproject\\'s headers should never be in `<>`. \\n1. [GCC Include Syntax](https://gcc.gnu.org/onlinedocs/cpp/Include-Syntax.html)\\n1. [StackOverflow discussion on \"filename\" vs \\\\<filename\\\\>](https://stackoverflow.com/questions/21593/what-is-the-difference-between-include-filename-and-include-filename)\\n\\nThese are all wrong:\\n\\n``` cpp\\n#include <odb/db.h>\\n#include <sta/liberty/Liberty.hh>\\n#include <odb/db.h>\\n#include <odb/dbTypes.h>\\n#include <odb/defin.h>\\n#include <odb/defout.h>\\n#include <odb/lefin.h>\\n```\\n\\n### Practice #23\\n\\nDon\\'t make \"include the kitchen sink\" headers and include them in\\nevery source file. This is convenient but slows the builds down\\nfor everyone. Make each source file include just the headers it actually\\nneeds.', metadata={'source': 'docs/contrib/CodingPractices.md', 'file_path': 'docs/contrib/CodingPractices.md', 'file_name': 'CodingPractices.md', 'file_type': '.md'}),\n",
       " Document(page_content='``` cpp\\n// Types.hpp\\n#include <sta/liberty/Liberty.hh>\\n#include <odb/db.h>\\n#include <odb/dbTypes.h>\\n// It should be obvious that every source file is not reading def.\\n#include <odb/defin.h>\\n// or writing it.\\n#include <odb/defout.h>\\n#include <odb/lefin.h>\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"db_sta/dbSta.hh\"\\n```\\n\\nNote this example also incorrectly uses `<>\\'s` around OpenROAD headers.\\n\\nHeader files should only include files to support the header. Include\\nfiles necessary for code in the code file, not the header.\\n\\nIn the example below NONE of the system files listed are necessary for\\nthe header file.\\n\\n``` cpp\\n#include <stdio.h>\\n#include <stdlib.h>\\n#include <math.h>\\n#include <limits.h>\\n\\nunsigned num_nets = 1000;\\nunsigned num_terminals = 64;\\nunsigned verbose = 0;\\nfloat alpha1 = 1;\\nfloat alpha2 = 0.45;\\nfloat alpha3 = 0;\\nfloat alpha4 = 0;\\nfloat margin = 1.1;\\nunsigned seed = 0;\\nunsigned root_idx = 0;\\nunsigned dist = 2;\\nfloat beta = 1.4;\\nbool runOneNet = false;\\nunsigned net_num = 0;\\n```\\n\\n### Practice #24\\n\\nUse class declarations if you are only referring to objects by pointer\\ninstead of including their complete class definition. This can vastly\\nreduce the code the compiler has to process.\\n\\n``` cpp\\nclass Network;\\n// instead of\\n#include \"Network.hh\"\\n```\\n\\n### Practice #25\\n\\nUse pragma once instead of `#define` to protect headers from being read\\nmore than once. The #define symbol has to be unique, which is difficult\\nto guarantee.\\n\\n``` cpp\\n// Instead of:\\n#ifndef __MACRO_PLACER_HASH_UTIL__\\n#define __MACRO_PLACER_HASH_UTIL__\\n#endif\\n// use\\n#pragma once\\n```\\n\\n### Practice #26\\n\\nDon\\'t put `using namespace` inside a function. \\n\\n### Practice #27\\n\\nDon\\'t nest namespaces.\\n\\n### Practice #28\\n\\nAvoid `using namespace`. It increases the likelihood of conflicts\\nand doesn\\'t explicity declare what in the namespace is being used. Use\\n`using namespace::symbol;` instead. And especially do not use `using namespace std`. \\n\\nThe following is especially confused because it is trying to \"use\" the\\nsymbols in code that are already in the MacroPlace namespace.\\n\\n``` cpp\\nusing namespace MacroPlace;\\n\\nnamespace MacroPlace { }\\n```\\n\\n### Practice #29\\n\\nUse `nullptr` instead of `NULL`. This is the C++\\napproved version of the ancient C `#define`.\\n\\n### Practice #30\\n\\nUse range iteration. C++ iterators are ugly and verbose.\\n\\n``` cpp\\n// Instead of\\nodb::dbSet::iterator nIter;\\nfor (nIter = nets.begin(); nIter != nets.end(); ++nIter) {\\n  odb::dbNet* currNet = *nIter;\\n  // code\\n}\\n// use\\nfor (odb::dbNet* currNet : nets) {\\n  // code\\n}\\n```\\n\\n### Practice #31\\n\\nDon\\'t use end of line comments unless they are very short. \\n\\n``` cpp\\nfor (int x = firstTile._x; x <= lastTile._x; x++) { // Setting capacities of edges completely inside the adjust region according the percentage of reduction\\n  // code\\n}\\n```\\n\\n### Practice #32\\n\\nDon\\'t `std::pow` for powers of 2 or for decimal constants.\\n\\n``` cpp\\n// This\\ndouble newCapPerSqr = (_options->getCapPerSqr() * std::pow(10.0, -12));\\n// Should be\\ndouble newCapPerSqr = _options->getCapPerSqr() * 1E-12;\\n\\n// This\\nunsigned numberOfTopologies = std::pow(2, numberOfNodes);\\n// Should be\\nunsigned numberOfTopologies = 1 << numberOfNodes;\\n```\\n\\n## Git\\n\\n### Practice #33\\n\\nDon\\'t put /\\'s in `.gitignore` directory names.\\n`test/`\\n\\n### Practice #34\\n\\nDon\\'t put file names in `.gitignore` ignored directories.\\n`test/results` `test/results/diffs`\\n\\n### Practice #35\\n\\nDon\\'t list compile artifacts in `.gitignore`. They all end\\nup in the build directory so each file type does not have to appear in\\n`.gitignore`.\\n\\nAll of the following are to be avoided:\\n\\n#### Compiled Object files\\n\\n`*.slo *.lo *.o *.obj`\\n\\n#### Precompiled Headers\\n\\n`*.gch *.pch`\\n\\n#### Compiled Dynamic libraries\\n\\n`*.so *.dylib *.dll`\\n\\n#### Fortran module files\\n\\n`*.mod *.smod`\\n\\n#### Compiled Static libraries\\n\\n`*.lai *.la *.a *.lib`\\n\\n## CMake\\n\\n### Practice #35\\n\\nDon\\'t change compile flags in `cmake` files. These are set at the top\\nlevel and should not be overridden.', metadata={'source': 'docs/contrib/CodingPractices.md', 'file_path': 'docs/contrib/CodingPractices.md', 'file_name': 'CodingPractices.md', 'file_type': '.md'}),\n",
       " Document(page_content='#### Compiled Static libraries\\n\\n`*.lai *.la *.a *.lib`\\n\\n## CMake\\n\\n### Practice #35\\n\\nDon\\'t change compile flags in `cmake` files. These are set at the top\\nlevel and should not be overridden.\\n\\n``` cmake\\nset(CMAKE_CXX_FLAGS \"-O3\")\\nset(CMAKE_CXX_FLAGS_DEBUG \"-g -ggdb\")\\nset(CMAKE_CXX_FLAGS_RELEASE \"-O3\")\\n```\\n\\n### Practice #36\\n\\nDon\\'t put /\\'s in CMake directory names. CMake knows they are directories.\\n\\n``` cmake\\ntarget_include_directories( ABKCommon PUBLIC ${ABKCOMMON_HOME} src/ )\\n```\\n\\n### Practice #37\\n\\nDon\\'t use `glob`. Explictly list the files in a group.\\n\\n``` cmake\\n# Instead of\\nfile(GLOB_RECURSE SRC_FILES ${CMAKE_CURRENT_SOURCE_DIR}/src/*.cpp)\\n# should be\\nlist(REMOVE_ITEM SRC_FILES ${CMAKE_CURRENT_SOURCE_DIR}/src/Main.cpp)\\nlist(REMOVE_ITEM SRC_FILES ${CMAKE_CURRENT_SOURCE_DIR}/src/Parameters.h)\\nlist(REMOVE_ITEM SRC_FILES ${CMAKE_CURRENT_SOURCE_DIR}/src/Parameters.cpp)\\n```', metadata={'source': 'docs/contrib/CodingPractices.md', 'file_path': 'docs/contrib/CodingPractices.md', 'file_name': 'CodingPractices.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Database Math 101\\n\\n## Introduction\\n\\nDEF defines the units it uses with the `UNITS` command.\\n\\n```\\n    UNITS DISTANCE MICRONS 1000 ;\\n```\\n\\nTypically the units are 1000 or 2000 database units (DBU) per micron.\\nDBUs are integers, so the distance resolution is typically 0.001 um or\\n1nm.\\n\\nOpenDB uses an `int` to represent a DBU, which on most hardware is 4\\nbytes. This means a database coordinate can be $\\\\pm 2147483647$, which is\\nabout $2 \\\\cdot 10^9$ units, corresponding to $2 \\\\cdot 10^6$ or $2$ meters.\\n\\n## Datatype Choice\\n\\nThis section is important as we cover important math considerations for\\nyour datatype choice when dealing with large numbers.\\n\\n### Why not pure int?\\n\\nSince chip coordinates cannot be negative, it would make sense to use an\\n`unsigned int` to represent a distance. This conveys the fact that it\\ncan never be negative and doubles the maximum possible distance that can\\nbe represented. The problem, however, is that doing subtraction with unsigned numbers\\nis dangerous because the differences can be negative. An unsigned\\nnegative number looks like a very very big number. So this is a very bad\\nidea and leads to bugs.\\n\\nNote that calculating an area with `int` values is problematic. An\\n`int * int` does not fit in an `int`. **Our suggestion is to use `int64_t`\\nin this situation.** Although `long` \"works\", its size is implementation-dependent.\\n\\n### Why not double?\\n\\nIt has been noticed that some programs use `double` to calculate distances. \\nThis can be problematic, as `double` have a mantissa of 52 bits, which means that \\nthe largest possible integer value that can be represented without loss is $5\\\\cdot 10^{15}$.\\nThis is 12 bits less than the largest possible integer value that can be represented \\nby an `int64_t`. As a result, if you are doing an area calculation on a large chip \\nthat is more than $\\\\sqrt{5\\\\cdot 10^{15}} = 7\\\\cdot 10^7\\\\ DBU$ on a side, the mantissa of the \\ndouble will overflow and the result will be truncated.\\n\\nNot only is a `double` less capable than an `int64_t`, but using it\\ntells any reader of the code that the value can be a real number, such as\\n$104.23$. So it is extremely misleading.\\n\\n### Use int only for LEF/DEF Distances\\n\\nCircling back to LEF, we see that unlike DEF the distances are real\\nnumbers like 1.3 even though LEF also has a distance unit statement. We\\nsuspect this is a historical artifact of a mistake made in the early\\ndefinition of the LEF file format. The reason it is a mistake is because\\ndecimal fractions cannot be represented exactly in binary floating-point.\\nFor example, $1.1 = 1.00011001100110011...$, a continued fraction.\\n\\nOpenDB uses `int` to represent LEF distances, just as with DEF. This solves\\nthe problem by multiplying distances by a decimal constant (distance\\nunits) to convert the distance to an integer. In the future I would like\\nto see OpenDB use a `dbu` typedef instead of `int` everywhere.\\n\\n### Why not float?\\n\\nWe have also noticed RePlAce, OpenDP, TritonMacroPlace and OpenNPDN all using\\n`double` or `float` to represent distances. This can be problematic, as \\nfloating-point numbers cannot always represent exact fractions. As a result,\\nthese tools need to `round` or `floor` the results of their calculations, which \\ncan introduce errors. Additionally, some of these tools reinvent the wheel \\nby implementing their own rounding functions, as we shall see in the example below.\\nThis can lead to inconsistencies and is highly discouraged.\\n\\n```cpp\\n(int) x_coord + 0.5\\n```\\n\\nWorse than using a `double` is using a `float`, because the mantissa\\nis only 23 bits, so the maximum exactly representable integer is $8\\\\cdot 10^6$.\\nThis makes it even less capable than an `int`.\\n\\nWhen a value has to be snapped to a grid such as the pitch of a layer,\\nthe calculation can be done with a simple divide using `int`, which\\n`floor` the result. For example, to snap a coordinate to the pitch of a\\nlayer the following can be used:', metadata={'source': 'docs/contrib/DatabaseMath.md', 'file_path': 'docs/contrib/DatabaseMath.md', 'file_name': 'DatabaseMath.md', 'file_type': '.md'}),\n",
       " Document(page_content='``` cpp\\nint x, y;\\ninst->getOrigin(x, y);\\nint pitch = layer->getPitch();\\nint x_snap = (x / pitch) * pitch;\\n```\\n\\nThe use of rounding in existing code that uses floating-point\\nrepresentations is to compensate for the inability to represent floating-point\\nfractions exactly. Results like $5.99999999992$ need to be \"fixed\".\\nThis problem does not exist if fixed-point arithmetic is used.', metadata={'source': 'docs/contrib/DatabaseMath.md', 'file_path': 'docs/contrib/DatabaseMath.md', 'file_name': 'DatabaseMath.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Developer Guide\\n\\n## Tool Philosophy\\n\\nOpenROAD is a tool to build a chip from synthesizable RTL (Verilog) to\\ncompleted physical layout (manufacturable, tapeout-clean GDSII).\\n\\nThe unifying principle behind the design of OpenROAD is for all of the\\ntools to reside in one tool, with one process, and one database. All\\ntools in the flow should use Tcl commands exclusively to control them\\ninstead of external \"configuration files\". File-based communication\\nbetween tools and forking processes is strongly discouraged. This\\narchitecture streamlines the construction of a flexible tool flow and\\nminimizes the overhead of invoking each tool in the flow.\\n\\n## Tool File Organization\\n\\nEvery tool follows the following file structure, grouping sources, tests\\nand headers together.\\n\\n- `src/`\\n   This folder contains the source files for individual tools.\\n \\n| `src`           | Purpose |\\n|-----------------|--------------|\\n| `CMakeLists.txt`  | `add_subdirectory` for each tool|\\n| `tool/src`       | sources and private headers |\\n| `tool/src/CMakeLists.txt` | tool specific CMake file |\\n| `tool/include/tool` | exported headers |\\n| `tool/test`       | tool tests |\\n| `tool/regression` | tool unit tests|\\n\\n- OpenROAD repository:\\n  This folder contains the top-level files for overall compilation. OpenROAD uses [swig](https://swig.org/) that acts as a wrapper for C/C++ programs to be callable in higher-level languages, such as Python and Tcl.\\n\\n| `OpenROAD`      | Purpose |\\n|-----------------|--------------|\\n| `CMakeLists.txt` | top-level CMake file |\\n| `src/Main.cc`   | main file  |\\n| `src/OpenROAD.cc` | OpenROAD class functions |\\n| `src/OpenROAD.i`  | top-level swig, includes, tool swig files |\\n| `src/OpenROAD.tcl` | basic read/write lef/def/db commands |\\n| `include/ord/OpenROAD.hh` | OpenROAD top-level class, has instances of tools |\\n\\nSome tools such as OpenSTA are submodules, which are simply\\nsubdirectories in `src/` that are pointers to the git submodule. They are\\nintentionally not segregated into a separate module.\\n\\nThe use of submodules for new code integrated into OpenROAD is strongly\\ndiscouraged. Submodules make changes to the underlying infrastructure\\n(e.g., OpenSTA) difficult to propagate across the dependent submodule\\nrepositories.\\n\\nWhere external/third-party code that a tool depends on should be placed\\ndepends on the nature of the dependency.\\n\\n-   Libraries - code packaged as a linkable library. Examples are `tcl`,\\n    `boost`, `zlib`, `eigen`, `lemon`, `spdlog`.\\n\\nThese should be installed in the build environment and linked by\\nOpenROAD. Document these dependencies in the top-level `README.md` file.\\nThe `Dockerfile` should be updated to illustrate where to find the library\\nand how to install it. Adding libraries to the build environment requires\\ncoordination with system administrators, so that continuous integration hosts ensure\\nthat environments include the dependency. Advance notification\\nshould also be given to the development team so that their private build\\nenvironments can be updated.\\n\\nEach tool CMake file builds a library that is linked by the OpenROAD\\napplication. The tools should not define a `main()` function. If the\\ntool is Tcl only and has no C++ code, it does not need to have a CMake\\nfile. Tool CMake files should **not** include the following:\\n\\n- `cmake_minimum_required`\\n- `GCC_COVERAGE_COMPILE_FLAGS`\\n- `GCC_COVERAGE_LINK_FLAGS`\\n- `CMAKE_CXX_FLAGS`\\n- `CMAKE_EXE_LINKER_FLAGS`\\n\\nNone of the tools have commands to read or write LEF, DEF, Verilog or\\ndatabase files. For consistency, these functions are all provided by the OpenROAD\\nframework.\\n\\nTools should package all of their state in a single class. An instance of each\\ntool class resides in the top-level OpenROAD object. This allows\\nmultiple tools to exist at the same time. If any tool keeps state in\\nglobal variables (even static), then only one tool can exist at a time. Many\\nof the tools being integrated were not built with this goal in mind and\\nwill only work on one design at a time.', metadata={'source': 'docs/contrib/DeveloperGuide.md', 'file_path': 'docs/contrib/DeveloperGuide.md', 'file_name': 'DeveloperGuide.md', 'file_type': '.md'}),\n",
       " Document(page_content='Each tool should use a unique namespace for all of its code. The same\\nnamespace should be used for Tcl functions, including those defined by a\\nswig interface file. Internal Tcl commands stay inside the namespace,\\nand user visible Tcl commands should be defined in the global namespace.\\nUser commands should be simple Tcl commands such as `global_placement`\\nthat do not create tool instances that must be based to the commands.\\nDefining Tcl commands for a tool class is fine for internal commands, but not\\nfor user visible commands. Commands have an implicit argument of the\\ncurrent OpenROAD class object. Functions to get individual tools from\\nthe OpenROAD object can be defined.\\n\\n## Initialization (C++ tools only)\\n\\nThe OpenROAD class has pointers to each tool, with functions to get each\\ntool. Each tool has (at a minimum) a function to make an instance of the\\ntool class, an initialization function that is called after all of\\nthe tools have been made, and a function to delete the tool. This small\\nheader does **not** include the class definition for the tool so that\\nthe OpenROAD framework does not have to know anything about the tool\\ninternals or include a gigantic header file.\\n\\n`MakeTool.hh` defines the following:\\n\\n``` cpp\\nTool *makeTool();\\nvoid initTool(OpenRoad *openroad);\\nvoid deleteTool(Tool *tool);\\n```\\n\\nThe `OpenRoad::init()` function calls all of the `makeTool` functions and\\nthen all of the `initTool()` functions. The `init` functions are called from\\nthe bottom of the tool dependencies. Each `init` function grabs the state\\nit needs out of the `OpenRoad` instance.\\n\\n## Commands\\n\\nTools should provide Tcl commands to control them. Tcl object based tool\\ninterfaces are not user-friendly. Define Tcl procedures that take\\nkeyword arguments that reference the `OpenRoad` object to get tool state.\\nOpenSTA has Tcl utilities to parse keyword arguments\\n(`sta::parse_keyword_args`). See `OpenSTA/tcl/*.tcl` for\\nexamples. Use swig to define internal functions to C++ functionality.\\n\\nTcl files can be included by encoding them in CMake into a string that\\nis evaluated at run time (See [`Resizer::init()`](../main/src/rsz/src/Resizer.cc)).\\n\\n## Errors\\n\\nTools should report errors to the user using the `ord::error` function\\ndefined in `include/openroad/Error.hh`. `ord::error` throws\\n`ord::Exception`. The variables `ord::exit_on_error` and\\n`ord::file_continue_on_error` control how the error is handled. If\\n`ord::exit_on_error` is `true` then OpenROAD reports the error and exits. If\\nthe error is encountered while reading a file with the `source` or\\n`read_sdc` commands and `ord::file_continue_on_error` is `false` then no\\nother commands are read from the file. The default value is `false` for both\\nvariables.\\n\\n## Test\\n\\nEach \"tool\" has a `/test` directory containing a script named\\n`regression` to run \"unit\" tests. With no arguments it should run\\ndefault unit tests.\\n\\nNo database files should be in tests. Read LEF/DEF/Verilog to make a\\ndatabase.\\n\\nThe regression script should not depend on the current working\\ndirectory. It should be able to be run from any directory. Use filenames\\nrelative to the script name rather the current working directory.\\n\\nRegression scripts should print a concise summary of test failures. The\\nregression script should return an exit code of 0 if there are no\\nerrors and 1 if there are errors. The script should **not** print\\nthousands of lines of internal tool information.\\n\\nRegression scripts should pass the `-no_init` option to `openroad` so that\\na user\\'s `init` file is not sourced before the tests runs.\\n\\nRegression scripts should add output files or directories to\\n`.gitignore` so that running does not leave the source repository\\n\"dirty\".\\n\\nThe Nangate45 open-source library data used by many tests is in\\n`test/Nangate45`. Use the following command to add a link in the tool command:\\n\\n``` shell\\ncd src/<tool>/test\\nln -s ../../../test/Nangate45\\n```\\n\\nAfter the link is installed, the test script can read the Liberty file\\nwith the command shown below.', metadata={'source': 'docs/contrib/DeveloperGuide.md', 'file_path': 'docs/contrib/DeveloperGuide.md', 'file_name': 'DeveloperGuide.md', 'file_type': '.md'}),\n",
       " Document(page_content='``` shell\\ncd src/<tool>/test\\nln -s ../../../test/Nangate45\\n```\\n\\nAfter the link is installed, the test script can read the Liberty file\\nwith the command shown below.\\n\\n``` tcl\\nread_liberty Nangate45/Nangate45_typ.lib\\n```\\n\\n## Building\\n\\nInstructions for building are available [here](../user/Build.md).\\n\\n## Example of Adding a Tool to OpenROAD\\n\\nThe patch file \"AddTool.patch\" illustrates how to add a tool to\\nOpenROAD. Use the following commands to add a sample tool:\\n\\n``` shell\\npatch -p < docs/misc/AddTool.patch\\ncd src/tool/test\\nln -s ../../../test/regression.tcl regression.tcl\\n```\\n\\nThis adds a directory `OpenRoad/src/tool` that\\nillustrates a tool named \"Tool\" that uses the file structure described above\\nand defines a command to run the tool with keyword and flag arguments as\\nillustrated below:\\n\\n```tcl\\n> toolize foo\\nHelping 23/6\\nGotta positional_argument1 foo\\nGotta param1 0.000000\\nGotta flag1 false\\n\\n> toolize -flag1 -key1 2.0 bar\\nHelping 23/6\\nGotta positional_argument2 bar\\nGotta param1 2.000000\\nGotta flag1 true\\n\\n> help toolize\\ntoolize [-key1 key1] [-flag1] positional_argument1\\n```\\n\\n## Documentation\\n\\nTool commands should be documented in the top-level OpenROAD `README.md`\\nfile. Detailed documentation should be the `tool/README.md` file.\\n\\n## Tool Flow Namespace\\n\\nTool namespaces are usually three-lettered lowercase letters. \\n\\n- Verilog to DB ([dbSTA](../main/src/dbSta/README.md))\\n- OpenDB: Open Database ([odb](../main/src/odb/README.md))\\n- TritonPart: constraints-driven paritioner ([par](../main/src/par/README.md))\\n- Floorplan Initialization ([ifp](../main/src/ifp/README.md))\\n- ICeWall chip-level connections\\x13 ([pad](../main/src/pad/README.md))\\n- I/O Placement ([ppl](../main/src/ppl/README.md))\\n- PDN Generation ([pdn](../main/src/pdn/README.md))\\n- Tapcell and Welltie Insertion ([tap](../main/src/tap/README.md))\\n- Triton Macro Placer ([mpl](../main/src/mpl/README.md))\\n- Hierarchical Automatic Macro Placer ([mpl2](../main/src/mpl2/README.md))\\n- RePlAce Global Placer ([gpl](../main/src/gpl/README.md))\\n- Gate resizing and buffering ([rsz](../main/src/rsz/README.md))\\n- Detailed placement ([dpl](../main/src/dpl/README.md))\\n- Clock tree synthesis ([cts](../main/src/cts/README.md))\\n- FastRoute Global routing ([grt](../main/src/grt/README.md))\\n- Antenna check and diode insertion ([ant](../main/src/ant/README.md))\\n- TritonRoute Detailed routing ([drt](../main/src/drt/README.md))\\n- Metal fill insertion ([fin](../main/src/fin/README.md))\\n- Design for Test ([dst](../main/src/dst/README.md))\\n- OpenRCX Parasitic Extraction ([rcx](../main/src/rcx/README.md))\\n- OpenSTA timing/power report ([sta](../main/src/sta/README.md))\\n- Graphical User Interface ([gui](../main/src/gui/README.md))\\n- Static IR analyser ([psm](../main/src/psm/README.md))\\n\\n## Tool Checklist\\n\\nTools should make every attempt to minimize external dependencies.\\nLinking libraries other than those currently in use complicates the\\nbuilds and sacrifices the portability of OpenROAD. OpenROAD should be\\nportable to many different compiler/operating system versions and\\ndependencies make this vastly more complicated.', metadata={'source': 'docs/contrib/DeveloperGuide.md', 'file_path': 'docs/contrib/DeveloperGuide.md', 'file_name': 'DeveloperGuide.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"1. OpenROAD submodules reference tool `openroad` branch head. No git `develop`, `openroad_app`, or `openroad_build` branches.\\n1. Submodules used by more than one tool belong in `src/`, not duplicated in each tool repo.\\n1. `CMakeLists.txt` does not use add_compile_options include_directories link_directories link_libraries. Use target\\\\_ versions instead. See tips [here](https://gist.github.com/mbinna/c61dbb39bca0e4fb7d1f73b0d66a4fd1).\\n1. `CMakeLists.txt` does not use glob. Use explicit lists of source files and headers instead.\\n1. `CMakeLists.txt` does not define `CFLAGS` `CMAKE_CXX_FLAGS` `CMAKE_CXX_FLAGS_DEBUG` `CMAKE_CXX_FLAGS_RELEASE`. Let the top level and defaults control these.\\n1. No `main.cpp` or main procedure.\\n1. No compiler warnings for GCC or Clang with optimization enabled.\\n1. Does not call `flute::readLUT` (called once by `openroad`).\\n1. Tcl command(s) documented in top level `README.md` in flow order.\\n1. Command line tool documentation in tool README.\\n1. Conforms to Tcl command naming standards (no camel case).\\n1. Does not read configuration files. Use command arguments or support commands.\\n1. `.clang-format` at tool root directory to aid foreign programmers.\\n1. No `jenkins/`, `Jenkinsfile`, `Dockerfile` in tool directory.\\n1. `regression` script named `test/regression` with no arguments that runs tests. Not `tests/regression-tcl.sh`, not `test/run_tests.py` etc.\\n1. `regression` script should run independent of current directory. For example, `../test/regression` should work.\\n1. `regression` should only print test results or summary, not belch 1000s of lines of output.\\n1. Test scripts use OpenROAD tcl commands (not `itcl`, not internal accessors).\\n1. `regression` script should only write files in a directory that is in the tool's `.gitignore` so the hierarchy does not have modified files in it as a result or running the regressions.\\n1. Regressions report no memory errors with `valgrind` (stretch goal).\\n1. Regressions report no memory leaks with `valgrind` (difficult).\\n\\n## Code Linting and Formatting\\nOpenROAD uses both `clang-tidy` and `clang-format` to perform automatic linting and formatting whenever a pull request is submitted. To run these locally, please first setup Clang Tooling using this [guide](https://clang.llvm.org/docs/HowToSetupToolingForLLVM.html). Thereafter, you may run these commands:\\n\\n```shell\\ncmake . -B build  # generate build files\\n# typically only run these commands on files you changed.\\nclang-tidy -p ./build source_file.cpp\\nclang-format -i -style=file:.clang-format source_file.cpp\\n```\\n\\n## Guidelines\\n\\n1. Internally, the code should use `int` for all database units and `int64_t`\\nfor all area calculations. Refer to this [link](DatabaseMath.md) for a more\\ndetailed writeup on the reasons why this approach is preferred. The only\\nplace that the database distance units should appear in any program\\nshould be in the user interface, as microns are easier for humans than DBUs.\", metadata={'source': 'docs/contrib/DeveloperGuide.md', 'file_path': 'docs/contrib/DeveloperGuide.md', 'file_name': 'DeveloperGuide.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Getting Involved\\n\\nThank you for taking the time to read this document and to contribute.\\nThe OpenROAD project will not reach all of its objectives without help!\\n\\nPossible ways to contribute to the OpenROAD application:\\n\\n- Tool improvements\\n- New tools\\n- Improvements to documentation, including this document\\n- Star our project and repos so we can see the number of people\\n    who are interested\\n\\n## Licensing Contributions\\n\\nAs much as possible, all contributions should be licensed using the BSD3\\nlicense. You can propose another license if you must, but contributions\\nmade with BSD3 fit best with the spirit of OpenROAD\\'s permissive open-source\\nphilosophy. We do have exceptions in the project, but over time we hope\\nthat all contributions will be BSD3, or some other permissive license such as MIT\\nor Apache2.0.\\n\\n## Contributing Scripts and Code\\n\\nWe follow the [Google C++ style guide](https://google.github.io/styleguide/cppguide.html).\\nIf you find code in our project that does *not* follow this guide, then within each file that\\nyou edit, follow the style in that file.\\n\\nPlease pay careful attention to the\\n[tool checklist](DeveloperGuide.md#tool-checklist) for all code. If you want\\nto add or improve functionality in OpenROAD, please start with the\\ntop-level [app](https://github.com/The-OpenROAD-Project/OpenROAD/) repo. You\\ncan see in the `src` directory that submodules exist pointing to tested\\nversions of the other relevant repos in the project. Please look at the\\ntool workflow in the developer guide [document](DeveloperGuide.md)\\nto work with the app and its submodule repos in an efficient way.\\n\\nPlease run clang-format on all the C++ source files that you change, before\\ncommitting. In the root directory of the OpenROAD repository there is the\\nfile `.clang-format` that defines all coding formatting rules.\\n\\nPlease pay attention to the\\n[test directory](https://github.com/The-OpenROAD-Project/OpenROAD/tree/master/test)\\nand be sure to add tests for any code changes that you make, using open-source\\nPDK and design information. We provide the `nangate45` PDK in\\nthe OpenROAD-flow-scripts repo to help with this. Pull requests with\\ncode changes are unlikely to be accepted without accompanying test\\ncases. There are many\\n[examples](https://github.com/The-OpenROAD-Project/OpenROAD/blob/master/test/gcd_nangate45.tcl)\\ntests. Each repo has a test directory as well with tests you should run\\nand add to if you modify something in one of the submodules.\\n\\nFor changes that claim to improve QoR or PPA, please run many tests and\\nensure that the improvement is not design-specific. There are designs in\\nthe\\n[OpenROAD-flow-scripts](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts/)\\nrepo which can be used unless the improvement is technology-specific.\\n\\nDo not add runtime or build dependencies without serious thought. For a\\nproject like OpenROAD with many application subcomponents, the software\\narchitecture can quickly get out of control. Changes with lots of new\\ndependencies which are not necessary are less likely to be integrated.\\n\\nIf you want to add Tcl code to define a new tool command, look at [pdngen](https://github.com/The-OpenROAD-Project/OpenROAD/tree/master/src/pdn)\\nas an example of how to do so. Take a look at the\\n[CMake file](https://github.com/The-OpenROAD-Project/OpenROAD/blob/master/src/CMakeLists.txt)\\nwhich automatically sources the Tcl code and the\\n[Tcl file](https://github.com/The-OpenROAD-Project/OpenROAD/blob/master/src/pdn/src/pdn.tcl)\\nitself.\\n\\nTo accept contributions, we require each commit to be made with a DCO (Developer\\nCertificate of Origin) attached.\\nWhen you commit you add the `-s` flag to your commit. For example:\\n\\n``` shell\\ngit commit -s -m \"test dco with -s\"\\n```', metadata={'source': 'docs/contrib/GettingInvolved.md', 'file_path': 'docs/contrib/GettingInvolved.md', 'file_name': 'GettingInvolved.md', 'file_type': '.md'}),\n",
       " Document(page_content='``` shell\\ngit commit -s -m \"test dco with -s\"\\n```\\n\\nThis will append a statement to your commit comment that attests to the DCO. GitHub\\nhas built in the `-s` option to its command line since use of this is so\\npervasive. The promise is very basic, certifying that you know that you\\nhave the right to commit the code. Please read the  [full statement\\nhere](https://developercertificate.org/).\\n\\n## Questions\\n\\nPlease refer to our [FAQs](../user/FAQS.md).', metadata={'source': 'docs/contrib/GettingInvolved.md', 'file_path': 'docs/contrib/GettingInvolved.md', 'file_name': 'GettingInvolved.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Git Quickstart\\n\\nThis tutorial serves as a quickstart to Git and contributing to our repository. If you have not already set up OpenROAD, please follow the instructions [here](user/Build.md). \\n\\n```{tip} This basic tutorial gives instruction for basic password Git authentication.\\nIf you would like to setup SSH authentication, please follow this [guide](https://help.github.com/set-up-git-redirect).\\n```\\n\\n## Forking\\n\\nYou will need your own fork to work on the code. Go to the `OpenROAD` project\\n[page](https://github.com/The-OpenROAD-Project/OpenROAD) and hit the `Fork` button. You will\\nwant to clone your fork to your machine:\\n\\n```shell\\ngit clone https://github.com/your-user-name/OpenROAD.git\\ncd OpenROAD\\ngit remote add upstream https://github.com/The-OpenROAD-Project/OpenROAD.git\\ngit fetch upstream\\n```\\n\\nThis creates the directory `OpenROAD` and connects your repository to\\nthe upstream (master project) *OpenROAD* repository.\\n\\n## Creating a branch\\n\\nYou want your master branch to reflect only production-ready code, so create a\\nfeature branch for making your changes. For example:\\n\\n```shell\\ngit checkout master && git branch shiny-new-feature\\ngit checkout shiny-new-feature\\n# Or equivalently, \\ngit checkout master && checkout -b shiny-new-feature \\n```\\n\\nThis changes your working directory to the shiny-new-feature branch.  Keep any\\nchanges in this branch specific to one bug or feature so it is clear\\nwhat the branch brings to OpenROAD. You can have many shiny-new-features\\nand switch in between them using the git checkout command.\\n\\nWhen creating this branch, make sure your master branch is up to date with\\nthe latest upstream master version. To update your local master branch, you\\ncan do:\\n\\n```shell\\ngit checkout master\\ngit pull upstream master\\n```\\n\\nWhen you want to update the feature branch with changes in master after\\nyou created the branch, check the section on \\n[updating a PR](#updating-your-pull-request).\\n\\n## Committing your code\\nKeep style fixes to a separate commit to make your pull request more readable. Once you\\'ve made changes, you can see them by typing:\\n\\n```shell\\ngit status\\n```\\n\\nIf you have created a new file, it is not being tracked by git. Add it by typing:\\n```shell\\ngit add path/to/file-to-be-added.py\\n```\\n\\nDoing `git status` again should give something like:\\n```shell\\n# On branch shiny-new-feature\\n#\\n#       modified:   /relative/path/to/file-you-added.py\\n#\\n```\\n\\nFinally, commit your changes to your local repository with an explanatory commit\\nmessage. Do note the `-s` option is needed for developer signoff. \\n```shell\\ngit commit -s -m \"your commit message goes here\"\\n```\\n\\n## Pushing your changes\\n\\nWhen you want your changes to appear publicly on your GitHub page, push your\\nforked feature branch\\'s commits:\\n\\n```shell\\ngit push origin shiny-new-feature\\n```\\n\\nHere `origin` is the default name given to your remote repository on GitHub.\\nYou can see the remote repositories:\\n\\n```shell\\ngit remote -v\\n```\\n\\nIf you added the upstream repository as described above you will see something\\nlike:\\n\\n```shell\\norigin  https://github.com/your-user-name/OpenROAD.git (fetch)\\norigin  https://github.com/your-user-name/OpenROAD.git (push)\\nupstream        https://github.com/The-OpenROAD-Project/OpenROAD.git (fetch)\\nupstream        https://github.com/The-OpenROAD-Project/OpenROAD.git (push)\\n```\\n\\nNow your code is on GitHub, but it is not yet a part of the OpenROAD project. For that to\\nhappen, a pull request needs to be submitted on GitHub.\\n\\n## Review your code\\n\\nWhen you\\'re ready to ask for a code review, file a pull request. Before you do, once\\nagain make sure that you have followed all the guidelines outlined in the [Developer\\'s Guide](./DeveloperGuide.md)\\nregarding code style, tests, performance tests, and documentation. You should also\\ndouble check your branch changes against the branch it was based on:', metadata={'source': 'docs/contrib/GitGuide.md', 'file_path': 'docs/contrib/GitGuide.md', 'file_name': 'GitGuide.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"1. Navigate to your repository on GitHub -- https://github.com/your-user-name/OpenROAD\\n1. Click on `Branches`\\n1. Click on the `Compare` button for your feature branch\\n1. Select the `base` and `compare` branches, if necessary. This will be `master` and\\n   `shiny-new-feature`, respectively.\\n\\n## Submitting the pull request\\n\\nIf everything looks good, you are ready to make a pull request. A pull request is how\\ncode from a local repository becomes available to the GitHub community and can be looked\\nat and eventually merged into the master version. This pull request and its associated\\nchanges will eventually be committed to the master branch and available in the next\\nrelease. To submit a pull request:\\n\\n1. Navigate to your repository on GitHub\\n1. Click on the ``Compare & pull request`` button\\n1. You can then click on ``Commits`` and ``Files Changed`` to make sure everything looks\\n   okay one last time\\n1. Write a description of your changes in the ``Preview Discussion`` tab\\n1. Click ``Send Pull Request``.\\n\\nThis request then goes to the repository maintainers, and they will review\\nthe code.\\n\\n## Updating your pull request\\n\\nBased on the review you get on your pull request, you will probably need to make\\nsome changes to the code. In that case, you can make them in your branch,\\nadd a new commit to that branch, push it to GitHub, and the pull request will be\\nautomatically updated.  Pushing them to GitHub again is done by:\\n\\n```shell\\ngit push origin shiny-new-feature\\n```\\n\\nThis will automatically update your pull request with the latest code and restart the\\n[Continuous Integration](./CI.md) tests.\\n\\nAnother reason you might need to update your pull request is to solve conflicts\\nwith changes that have been merged into the master branch since you opened your\\npull request.\\n\\nTo do this, you need to `merge upstream master` in your branch:\\n\\n```shell\\ngit checkout shiny-new-feature\\ngit fetch upstream\\ngit merge upstream/master\\n```\\n\\nIf there are no conflicts (or they could be fixed automatically), a file with a\\ndefault commit message will open, and you can simply save and quit this file.\\n\\nIf there are merge conflicts, you need to solve those conflicts. See \\nthis [article](https://help.github.com/articles/resolving-a-merge-conflict-using-the-command-line/)\\nfor an explanation on how to do this.\\nOnce the conflicts are merged and the files where the conflicts were solved are\\nadded, you can run ``git commit`` to save those fixes.\\n\\nIf you have uncommitted changes at the moment you want to update the branch with\\nmaster, you will need to ``stash`` them prior to updating. \\n\\n```{seealso}\\nSee the stash [docs](https://git-scm.com/book/en/v2/Git-Tools-Stashing-and-Cleaning).\\n```\\nThis will effectively store your changes and they can be reapplied after updating.\\n\\nAfter the feature branch has been updated locally, you can now update your pull\\nrequest by pushing to the branch on GitHub:\\n\\n```shell\\ngit push origin shiny-new-feature\\n```\\n\\n## Tips for a successful pull request\\n\\nIf you have made it to the `Review your code` phase, one of the core contributors may\\ntake a look. Please note however that a handful of people are responsible for reviewing\\nall of the contributions, which can often lead to bottlenecks.\\n\\nTo improve the chances of your pull request being reviewed, you should:\\n\\n- **Reference an open issue** for non-trivial changes to clarify the PR's purpose\\n- **Ensure you have appropriate tests**. These should be the first part of any PR\\n- **Keep your pull requests as simple as possible**. Larger PRs take longer to review\\n- **Ensure that CI is in a green state**. Reviewers may not even look otherwise\\n- **Keep updating your pull request**, either by request or every few days\\n\\n## Acknowledgements\\n\\nThis page has been adapted from [pandas Developer Guide](https://pandas.pydata.org/docs/development/contributing.html).\", metadata={'source': 'docs/contrib/GitGuide.md', 'file_path': 'docs/contrib/GitGuide.md', 'file_name': 'GitGuide.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Using the Logging Infrastructure\\n\\nOpenROAD uses [spdlog](https://isocpp.org/blog/2014/11/spdlog) as part\\nof logging infrastructure in order to ensure a clear, consistent\\nmessaging and complete messaging interface. A wrapper formats the prefix\\nin the recommended messaging style and limit. A message format is as\\nfollows:\\n\\n``` text\\n<tool id>-<message id>  <Message body>.\\n```\\n\\nFor example,\\n\\n``` text\\n[INFO ODB-0127] Reading DEF file: ./results/asap7/aes/base/4_cts.def\\n```\\n\\nAll output from OpenROAD tools should be directed through the logging\\nAPI to ensure that redirection, file logging and execution control flow\\nare handled consistently. This also includes messages from any third-party\\ntool. Use the \\'ord\\' message ID for third-party tools.\\n\\nThe logging infrastructure also supports generating a\\n[JSON](https://www.json.org) file containing design metrics (e.g., area or\\nslack). This output is directed to a user-specified file. The OpenROAD\\napplication has a `-metrics` command line argument to specify the file.\\n\\n## Handling Messages\\n\\nOpenROAD supports multiple levels of severity for message outputs:\\ncritical, error, warning, information and debug. These are supported by\\nautomatic calls to the logger which will then prefix the appropriate\\nseverity type to the message.\\n\\n## C++20 Requirements\\n\\nIn C++20 the logger messages are checked during compile time which introduces\\nrestrictions around rutime format strings. See [docs](https://fmt.dev/latest/api.html#compile-time-format-string-checks).\\n\\nOpenROAD uses `spdlog` which uses `fmt_lib` under the hood. Below is an example of\\nwhat is no longer allowed.\\n\\nIn order to make use of runtime format strings, we have introduced a \\n`FMT_RUNTIME` macro in Logger.h. You should use this macro any time you\\npass a dynamic string as the format string \\n\\n```c++\\nlogger_->info(\"{} {}\", a, b); // OK\\n\\nvoid blah(std::string template& a) {\\n  logger_->info(a, c); // Illegal\\n  logger_->info(FMT_RUNTIME(a), c); // Ok\\n}\\n```\\n\\n## Messaging Guidelines\\n\\nIn addition to the proper use of message types, follow the guidelines\\nbelow to compose messages for clarity, consistency and other guidelines:\\n\\n### Grammar\\n\\nStart with a capital letter and end with a period, besides well-known\\nexceptions. Use capital letters for file formats and tool proper names, e.g.,\\nLEF, DEF, SPICE, FLUTE.\\n\\nAfter the first word\\'s capitalization, do not use capital letters\\n(aside from obvious exceptions, such as RSMT, hCut, etc.).\\n\\nDo not use exclamations. Severity must be communicated by message\\nseverity and clear implied or explicit action.\\n\\nAvoid long, verbose messages. Use commas to list and separate clauses in\\nmessages.\\n\\nSpellcheck all messages using American English spellings.\\n\\nUse ellipsis `...` only to indicate a pause, as when some tool is\\nrunning or being initialized.\\n\\n### Abbreviations and Shortcuts\\n\\nUse single-word versions when well-accepted / well-understood by users\\nand developers. Examples:\\n`stdcell, cutline, wirelength, flipchip, padring, bondpad, wirebond, libcell, viarule`.\\n\\nDo not abbreviate or truncate English words; expand for the sake of clarity.\\n\\n``` text\\nIncorrect:   Num, #;  Tot.\\n```\\n``` text\\nCorrect:     Number;  Total\\n```\\n\\nUse acceptable, well-understood abbreviations for brevity. Examples:\\n`db, tech, lib, inst, term, params, etc`.\\n\\nAvoid contractions of action words:\\n\\n``` text\\nIncorrect:   Can\\'t, Can not;  Don\\'t\\n```\\n``` text\\nCorrect:     Cannot;  Do not\\n```\\n\\n### Actionability\\n\\nMessages should communicate a clear, implied or explicit action\\nthat is necessary for flow continuation or improved quality of results.\\n\\n``` text\\nExample:\\nA value for core_area must be specified in the footprint specification, or in the environment variable CORE_AREA.\\n```\\n\\n### Clarity\\n\\nMessages must be clear and complete, so as to communicate\\nnecessary and sufficient information and actions. Elaborate specific variables,\\noptions, and/or parameters to avoid any ambiguity.', metadata={'source': 'docs/contrib/Logger.md', 'file_path': 'docs/contrib/Logger.md', 'file_name': 'Logger.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"Messages must be clear and complete, so as to communicate\\nnecessary and sufficient information and actions. Elaborate specific variables,\\noptions, and/or parameters to avoid any ambiguity.\\n\\n``` text\\nExample:\\nUnrecognized argument $arg, should be one of -pitch, -bump_pin_name, -spacing_to_edge, -cell_name, -bumps_per_tile, -rdl_layer, -rdl_width, -rdl_spacing.\\n```\\n\\nSpecify objects clearly in the local context:\\n\\n``` text\\nExample:\\ncutWithin is smaller than cutSpacing for ADJACENTCUTS on layer {}. Please check your rule definition.\\n\\nIncomplete:\\nWarning: {} does not have viaDef aligned with layer.\\n```\\n\\nMake any assumptions or use of default values explicit:\\n\\n``` text\\nExample:\\nNo net slacks found.\\nTiming-driven mode disabled.\\n\\nIncomplete, missing default:\\nUtilization exceeds 100%.\\n```\\n\\nUse simple language, and avoid repetitions:\\n\\n``` text\\nExample:\\nMissing orientation for cell $cell_ref.\\n\\nIncorrect:\\nNo orientation available for orientation of $cell_ref.\\n```\\n\\n### Message Types\\n\\nOpenROAD supports the following levels of severity through the logger:\\nreport, debug, information, warning, error and critical.\\n\\n#### Report\\n\\nReport messages are output by the tool in the form of a report to the user. Examples\\ninclude timing paths or power analysis results.\\n\\nExample report message:\\n\\n``` text\\nPath startpoint: $startpoint\\n```\\n\\n#### Debug\\n\\nDebug messages are only of use to tool developers and not to end users.\\nThese messages are not shown unless explicitly enabled.\\n\\n#### Information\\n\\nInformation messages may be used to report metrics, quality of\\nresults, or program status to the user. Any message which indicates\\nruntime problems, such as potential faulty input or other internal\\nprogram issues, should be issued at a higher status level.\\n\\nExample information messages:\\n\\n``` text\\nNumber of input ports: 47\\n\\nRunning optimization iteration 2\\n\\nCurrent cell site utilization: 57.1567%\\n```\\n\\n#### Warning\\n\\nWarnings should be used to indicate atypical runtime conditions that\\nmay affect quality, but not correctness, of the output. Any conditions\\nthat affect correctness should be issued at a higher status level.\\n\\nExample warning messages:\\n\\n``` text\\nCore area utilization is greater than 90%. The generated cell placement may not be routable.\\n\\n14 outputs are not constrained for max capacitance.\\n\\nPin 'A[0]' on instance 'mem01' does not contain antenna information and will not be checked for antenna violations.\\n```\\n\\n#### Error\\n\\nError messages should be used to indicate correctness problems.\\nProblems with command arguments are a good example of where error messages\\nare appropriate. Errors\\nexit the current command by throwing an exception that is converted to\\nan error in Tcl. Errors that occur while reading a command file stop\\nexecution of the script commands.\\n\\nExample error messages:\\n\\n``` text\\nInvalid selection: net 'test0' does not exist in the design.\\n\\nCell placement cannot be run before floorplanning.\\n\\nArgument 'max_routing_layer' expects an integer value from 1 to 10.\\n```\\n\\n#### Critical\\n\\nCritical messages should be used to indicate correctness problems\\nthat the program is not able to work around or ignore, and that require\\nimmediate exiting of the program (abort).\\n\\nExample critical messages:\\n\\n``` text\\nDatabase 'chip' has been corrupted and is not recoverable.\\n\\nUnable to allocate heap memory for array 'vertexIndices'. The required memory size may exceed host machine limits.\\n\\nAssertion failed: 'nodeVisited == false' on line 122 of example.cpp. Please file a Github issue and attach a testcase.\\n```\\n\\n## Coding\\n\\nEach status message requires:\\n\\n- The three letter tool ID\\n- The message ID\\n- The message string\\n- Optionally, additional arguments to fill in placeholders in the\\n    message string\", metadata={'source': 'docs/contrib/Logger.md', 'file_path': 'docs/contrib/Logger.md', 'file_name': 'Logger.md', 'file_type': '.md'}),\n",
       " Document(page_content='## Coding\\n\\nEach status message requires:\\n\\n- The three letter tool ID\\n- The message ID\\n- The message string\\n- Optionally, additional arguments to fill in placeholders in the\\n    message string\\n\\nReporting is simply printing and does not require a tool or message ID.\\nThe tool ID comes from a fixed enumeration of all the tools in the\\nsystem. This enumeration is in `Logger.h`. New abbreviations should be\\nadded after discussion with the OpenROAD system architects. The abbreviation\\nmatches the C++ namespace for the tool.\\n\\nMessage IDs are integers. They are expected to be unique for each tool.\\nThis has the benefit that a message can be mapped to the source code\\nunambiguously even if the text is not unique. Maintaining this invariant\\nis the tool owner\\'s responsibility. To ensure that the IDs are unique,\\neach tool should maintain a file named \\'messages.txt\\' in the top-level\\ntool directory, listing the message IDs along with the format string.\\nWhen code that uses a message ID is removed, the ID should be retired by\\nremoving it from \\'messages.txt\\'. See the utility\\n`etc/find_messages.py` to scan a tool directory and write a\\n`messages.txt` file.\\n\\nSpdlog comes with the `fmt` library which supports message formatting in a\\npython or [C++20 like style](https://en.cppreference.com/w/cpp/utility/format/formatter#Standard_format_specification).\\n\\nThe message string should not include the tool ID or message ID which\\nwill automatically be prepended. A trailing newline will automatically\\nbe added, and hence messages should not end with one. Messages should be written\\nas complete sentences and end in a period. Multi-line messages may\\ncontain embedded new lines.\\n\\nSome examples:\\n\\n``` cpp\\nlogger->report(\"Path startpoint: {}\", startpoint);\\n\\nlogger->error(ODB, 25, \"Unable to open LEF file {}.\", file_name);\\n\\nlogger->info(DRT, 42, \"Routed {} nets in {:3.2f}s.\", net_count, elapsed_time);\\n```\\n\\nTcl functions for reporting messages are defined in the OpenROAD swig\\nfile `OpenRoad.i`. The message is simply a Tcl string (no C++20\\nformatting).\\n\\n``` cpp\\nutl::report \"Path startpoint: $startpoint\"\\n\\nutl::error ODB 25 \"Unable to open LEF file $file_name.\"\\n\\nutl::info DRT 42 \"Routed $net_count nets in [format %3.2f $elapsed_time].\"\\n```\\n\\n`utl::report` should be used instead of \\'puts\\' so that all output is\\nlogged.\\n\\nCalls to the Tcl functions `utl::warn` and `utl::error` with a single\\nmessage argument report with tool `ID UKN` and message `ID 0000`.\\n\\nTools use `#include utl/Logger.h` that defines the logger API. The Logger\\ninstance is owned by the OpenROAD instance. Each tool should retrieve\\nthe logger instance in the tool init function called after the tool make\\nfunction by the OpenROAD application.\\n\\nEvery tool swig file must include src/Exception.i so that errors thrown\\nby `utl::error` are caught at the Tcl command level. Use the following\\nswig command before `%inline`.\\n\\n``` swig\\n%include \"../../Exception.i\"\\n```\\n\\nThe logger functions are shown below.\\n\\n``` cpp\\nLogger::report(const std::string& message,\\n               const Args&... args)\\nLogger::info(ToolId tool,\\n             int id,\\n             const std::string& message,\\n             const Args&... args)\\nLogger::warn(ToolId tool,\\n             int id,\\n             const std::string& message,\\n             const Args&... args)\\nLogger::error(ToolId tool,\\n              int id,\\n              const std::string& message,\\n              const Args&... args)\\nLogger::critical(ToolId tool,\\n                 int id,\\n                 const std::string& message,\\n                 const Args&... args)\\n```\\n\\nThe corresponding Tcl functions are shown below.\\n\\n``` tcl\\nutl::report message\\nutl::info tool id message\\nutl::warn tool id message\\nutl::error tool id message\\nutl::critical tool id message\\n```\\n\\nAlthough there is a `utl::critical` function, it is really difficult to\\nimagine any circumstances that would justify aborting execution of the\\napplication in a tcl function.\\n\\n### Debug Messages', metadata={'source': 'docs/contrib/Logger.md', 'file_path': 'docs/contrib/Logger.md', 'file_name': 'Logger.md', 'file_type': '.md'}),\n",
       " Document(page_content='Although there is a `utl::critical` function, it is really difficult to\\nimagine any circumstances that would justify aborting execution of the\\napplication in a tcl function.\\n\\n### Debug Messages\\n\\nDebug messages have a different programming model. As they are most\\noften *not* issued the concern is to avoid slowing down normal\\nexecution. For this reason such messages are issued by using the\\ndebugPrint macro. This macro will avoid evaluating its arguments if they\\nare not going to be printed. The API is:\\n\\n``` cpp\\ndebugPrint(logger, tool, group, level, message, ...);\\n```\\n\\nThe `debug()` method of the Logger class should not be called directly.\\nNo message id is used as these messages are not intended for end users.\\nThe level is printed as the message id in the output.\\n\\nThe argument types are as for the info/warn/error/critical messages.\\nThe one additional argument is group which is a `const char*`. Its\\npurpose is to allow the enabling of subsets of messages within one\\ntool.\\n\\nDebug messages are enabled with the tcl command:\\n`set_debug_level <tool> <group> <level>`\\n\\n## Metrics\\n\\nThe metrics logging uses a more restricted API since JSON only supports\\nspecific types. There are a set of overloaded methods of the form:\\n\\n``` cpp\\nmetric(ToolId tool,\\n       const std::string_view metric,\\n       <type> value)\\n```\\n\\nwhere `<type>` can be `int, double, string, or bool`. This will result\\nin the generated JSON:\\n\\n``` text\\n\"<tool>-<metric>\" : value\\n```\\n\\nString values will be enclosed in double-quotes automatically.\\n\\n## Converting to Logger\\n\\nThe error functions in `include/openroad/Error.hh` should no longer be\\nincluded or used. Use the corresponding logger functions.\\n\\nAll uses of the tcl functions ord::error and ord::warn should be updated\\ncall the `utl::error/warn` with a tool ID and message ID. For\\ncompatibility these are defaulted to `UKN` and `0000` until they are\\nupdated.\\n\\nRegression tests should not have any `UKN-0000` messages in their ok\\nfiles. A simple grep should indicate that you still have pending calls\\nto pre-logger error/warn functions.\\n\\nThe `cmake` file for the tool must also be updated to include spdlog in\\nthe link libraries so it can find the header files if they are not in\\nthe normal system directories.\\n\\n:::{tip}\\nAt UCSD, dfm.ucsd.edu is an example of this problem; it has an ancient version of\\nspdlog in \\'/usr/include/spdlog\\'. Use `module` to install\\nspdlog 1.8.1 on dfm.ucsd.edu and check your build there.\\n:::\\n\\n``` cmake\\ntarget_link_libraries(<library_target>\\n  PUBLIC\\n    utl\\n)\\n```\\n\\n## Useful Information\\nAs tool developers, we can also choose to include useful information to the end user - \\nbe it in the form on debugging tips, or solutions to fix the errors/warnings. We compile\\na list of such errors in this [table](../user/MessagesFinal.md). The good thing about\\nthis page is the ability to encode rich formatting using Markdown, enabling you\\nto convey more information than what can be said from the limited messages in code.\\n\\nTo format the information, refer to this [sample GRT information file](../main/src/grt/doc/messages/0118.md).\\nIn addition, make sure you create the corresponding `docs/messages` folder under the `tool` folder, \\nbefore creating your Markdown file with the corresponding `NUM`. \\n\\n```shell\\ncd src/<tool> && mkdir -p doc/messages\\ncd doc/messages && touch <NUM>.md\\n```\\n\\n### OpenROAD Tool List\\nA full list of tool namespaces can be found [here](DeveloperGuide.md#tool-flow-namespace).', metadata={'source': 'docs/contrib/Logger.md', 'file_path': 'docs/contrib/Logger.md', 'file_name': 'Logger.md', 'file_type': '.md'}),\n",
       " Document(page_content='diff --git a/include/ord/OpenRoad.hh b/include/ord/OpenRoad.hh\\nold mode 100644\\nnew mode 100755\\nindex 1b063e650..c2ab92e89\\n--- a/include/ord/OpenRoad.hh\\n+++ b/include/ord/OpenRoad.hh\\n@@ -120,6 +120,9 @@ namespace ant {\\n class AntennaChecker;\\n }\\n \\n+namespace tool {\\n+class Tool;\\n+}\\n \\n namespace par {\\n class PartitionMgr;\\n@@ -183,6 +186,7 @@ public:\\n   pdn::PdnGen *getPdnGen() { return pdngen_; }\\n   dst::Distributed *getDistributed() { return distributer_; }\\n   stt::SteinerTreeBuilder *getSteinerTreeBuilder() { return stt_builder_; }\\n+  tool::Tool *getTool(){ return tool_; }\\n \\n   // Return the bounding box of the db rows.\\n   odb::Rect getCore();\\n@@ -276,6 +280,7 @@ private:\\n   pdn::PdnGen *pdngen_;\\n   dst::Distributed *distributer_;\\n   stt::SteinerTreeBuilder *stt_builder_;\\n+  tool::Tool *tool_;\\n \\n   std::set<Observer *> observers_;\\n \\ndiff --git a/src/CMakeLists.txt b/src/CMakeLists.txt\\nindex 5a3f49c0d..7bc37144a 100755\\n--- a/src/CMakeLists.txt\\n+++ b/src/CMakeLists.txt\\n@@ -223,6 +223,7 @@ add_subdirectory(drt)\\n add_subdirectory(utl)\\n add_subdirectory(dst)\\n add_subdirectory(pdn)\\n+add_subdirectory(tool)\\n \\n ################################################################\\n \\n@@ -283,6 +284,7 @@ target_link_libraries(openroad\\n   par\\n   utl\\n   pdn\\n+  tool\\n   ${ABC_LIBRARY}\\n   ${TCL_LIBRARY}\\n   ${CMAKE_THREAD_LIBS_INIT}\\ndiff --git a/src/OpenRoad.cc b/src/OpenRoad.cc\\nindex d5e1a6ed9..f41608400 100755\\n--- a/src/OpenRoad.cc\\n+++ b/src/OpenRoad.cc\\n@@ -85,6 +85,8 @@\\n #include \"dst/MakeDistributed.h\"\\n #include \"stt/MakeSteinerTreeBuilder.h\"\\n \\n+#include \"tool/MakeTool.hh\"\\n+\\n namespace sta {\\n extern const char *openroad_swig_tcl_inits[];\\n }\\n@@ -228,6 +230,7 @@ OpenRoad::init(Tcl_Interp *tcl_interp)\\n   pdngen_ = makePdnGen();\\n   distributer_ = makeDistributed();\\n   stt_builder_ = makeSteinerTreeBuilder();\\n+  tool_ = makeTool();\\n \\n   // Init components.\\n   Openroad_swig_Init(tcl_interp);\\n@@ -260,6 +263,7 @@ OpenRoad::init(Tcl_Interp *tcl_interp)\\n   initPdnGen(this);\\n   initDistributed(this);\\n   initSteinerTreeBuilder(this);\\n+  initTool(this);\\n \\n   // Import exported commands to global namespace.\\n   Tcl_Eval(tcl_interp, \"sta::define_sta_cmds\");\\ndiff --git a/src/tool/.gitignore b/src/tool/.gitignore\\nnew file mode 100644\\nindex 000000000..f820cf945\\n--- /dev/null\\n+++ b/src/tool/.gitignore\\n@@ -0,0 +1 @@\\n+test/results\\ndiff --git a/src/tool/CMakeLists.txt b/src/tool/CMakeLists.txt\\nnew file mode 100644\\nindex 000000000..c8396ce39\\n--- /dev/null\\n+++ b/src/tool/CMakeLists.txt\\n@@ -0,0 +1,45 @@\\n+# Copyright (c) 2021, The Regents of the University of California\\n+# All rights reserved.\\n+# \\n+# This program is free software: you can redistribute it and/or modify\\n+# it under the terms of the GNU General Public License as published by\\n+# the Free Software Foundation, either version 3 of the License, or\\n+# (at your option) any later version.\\n+# \\n+# This program is distributed in the hope that it will be useful,\\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n+# GNU General Public License for more details.\\n+# \\n+# You should have received a copy of the GNU General Public License\\n+# along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+include(\"openroad\")\\n+\\n+project(tool)\\n+\\n+swig_lib(NAME      tool\\n+         NAMESPACE tool\\n+         I_FILE    src/Tool.i\\n+         SCRIPTS   src/Tool.tcl\\n+)\\n+\\n+target_sources(tool\\n+  PRIVATE\\n+  src/MakeTool.cc\\n+  src/Tool.cc\\n+)\\n+\\n+target_include_directories(tool\\n+  PUBLIC\\n+    include\\n+)\\n+\\n+target_link_libraries(tool\\n+    OpenSTA\\n+    odb\\n+)\\n+\\n+messages(\\n+  TARGET tool\\n+)\\ndiff --git a/src/tool/include/tool/MakeTool.hh b/src/tool/include/tool/MakeTool.hh\\nnew file mode 100644\\nindex 000000000..0c4aeaac4\\n--- /dev/null\\n+++ b/src/tool/include/tool/MakeTool.hh\\n@@ -0,0 +1,38 @@\\n+// Copyright (c) 2021, The Regents of the University of California\\n+// All rights reserved.\\n+//\\n+// This program is free software: you can redistribute it and/or modify', metadata={'source': 'docs/misc/AddTool.patch', 'file_path': 'docs/misc/AddTool.patch', 'file_name': 'AddTool.patch', 'file_type': '.patch'}),\n",
       " Document(page_content='@@ -0,0 +1,38 @@\\n+// Copyright (c) 2021, The Regents of the University of California\\n+// All rights reserved.\\n+//\\n+// This program is free software: you can redistribute it and/or modify\\n+// it under the terms of the GNU General Public License as published by\\n+// the Free Software Foundation, either version 3 of the License, or\\n+// (at your option) any later version.\\n+// \\n+// This program is distributed in the hope that it will be useful,\\n+// but WITHOUT ANY WARRANTY; without even the implied warranty of\\n+// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n+// GNU General Public License for more details.\\n+// \\n+// You should have received a copy of the GNU General Public License\\n+// along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+#ifndef MAKE_TOOL_H\\n+#define MAKE_TOOL_H\\n+\\n+namespace tool {\\n+class Tool;\\n+}\\n+\\n+namespace ord {\\n+\\n+class OpenRoad;\\n+\\n+tool::Tool *\\n+makeTool();\\n+\\n+void\\n+deleteTool(tool::Tool *tool);\\n+\\n+void\\n+initTool(OpenRoad *openroad);\\n+\\n+} // namespace\\n+#endif\\ndiff --git a/src/tool/include/tool/Tool.hh b/src/tool/include/tool/Tool.hh\\nnew file mode 100644\\nindex 000000000..dc575d1fb\\n--- /dev/null\\n+++ b/src/tool/include/tool/Tool.hh\\n@@ -0,0 +1,39 @@\\n+// Copyright (c) 2021, The Regents of the University of California\\n+// All rights reserved.\\n+// \\n+// This program is free software: you can redistribute it and/or modify\\n+// it under the terms of the GNU General Public License as published by\\n+// the Free Software Foundation, either version 3 of the License, or\\n+// (at your option) any later version.\\n+// \\n+// This program is distributed in the hope that it will be useful,\\n+// but WITHOUT ANY WARRANTY; without even the implied warranty of\\n+// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n+// GNU General Public License for more details.\\n+// \\n+// You should have received a copy of the GNU General Public License\\n+// along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+#include <tcl.h>\\n+#include \"odb/db.h\"\\n+\\n+namespace tool {\\n+\\n+class Tool\\n+{\\n+public:\\n+  Tool();\\n+  ~Tool();\\n+  void init(Tcl_Interp *tcl_interp,\\n+\\t    odb::dbDatabase *db);\\n+  void toolize(const char *pos_arg1);\\n+  void setParam1(double param1);\\n+  void setFlag1(bool flag1);\\n+\\n+private:\\n+  odb::dbDatabase *db_;\\n+  double param1_;\\n+  bool flag1_;\\n+};\\n+\\n+}\\ndiff --git a/src/tool/src/MakeTool.cc b/src/tool/src/MakeTool.cc\\nnew file mode 100644\\nindex 000000000..350c25eae\\n--- /dev/null\\n+++ b/src/tool/src/MakeTool.cc\\n@@ -0,0 +1,42 @@\\n+// Copyright (c) 2021, The Regents of the University of California\\n+// All rights reserved.\\n+// \\n+// This program is free software: you can redistribute it and/or modify\\n+// it under the terms of the GNU General Public License as published by\\n+// the Free Software Foundation, either version 3 of the License, or\\n+// (at your option) any later version.\\n+// \\n+// This program is distributed in the hope that it will be useful,\\n+// but WITHOUT ANY WARRANTY; without even the implied warranty of\\n+// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n+// GNU General Public License for more details.\\n+// \\n+// You should have received a copy of the GNU General Public License\\n+// along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+#include \"ord/OpenRoad.hh\"\\n+#include \"tool/Tool.hh\"\\n+#include \"tool/MakeTool.hh\"\\n+\\n+namespace ord {\\n+\\n+tool::Tool *\\n+makeTool()\\n+{\\n+  return new tool::Tool;\\n+}\\n+\\n+void\\n+deleteTool(tool::Tool *tool)\\n+{\\n+  delete tool;\\n+}\\n+\\n+void\\n+initTool(OpenRoad *openroad)\\n+{\\n+  openroad->getTool()->init(openroad->tclInterp(),\\n+\\t\\t\\t    openroad->getDb());\\n+}\\n+\\n+}\\ndiff --git a/src/tool/src/Tool.cc b/src/tool/src/Tool.cc\\nnew file mode 100644\\nindex 000000000..ea232dc50\\n--- /dev/null\\n+++ b/src/tool/src/Tool.cc\\n@@ -0,0 +1,73 @@\\n+// Copyright (c) 2021, The Regents of the University of California\\n+// All rights reserved.\\n+// \\n+// This program is free software: you can redistribute it and/or modify', metadata={'source': 'docs/misc/AddTool.patch', 'file_path': 'docs/misc/AddTool.patch', 'file_name': 'AddTool.patch', 'file_type': '.patch'}),\n",
       " Document(page_content='@@ -0,0 +1,73 @@\\n+// Copyright (c) 2021, The Regents of the University of California\\n+// All rights reserved.\\n+// \\n+// This program is free software: you can redistribute it and/or modify\\n+// it under the terms of the GNU General Public License as published by\\n+// the Free Software Foundation, either version 3 of the License, or\\n+// (at your option) any later version.\\n+// \\n+// This program is distributed in the hope that it will be useful,\\n+// but WITHOUT ANY WARRANTY; without even the implied warranty of\\n+// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n+// GNU General Public License for more details.\\n+// \\n+// You should have received a copy of the GNU General Public License\\n+// along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+#include \"tool/Tool.hh\"\\n+#include \"sta/StaMain.hh\"\\n+\\n+namespace sta {\\n+// Tcl files encoded into strings.\\n+extern const char *tool_tcl_inits[];\\n+}\\n+\\n+namespace tool {\\n+\\n+extern \"C\" {\\n+extern int Tool_Init(Tcl_Interp *interp);\\n+}\\n+\\n+Tool::Tool() :\\n+  param1_(0.0),\\n+  flag1_(false)\\n+{\\n+}\\n+\\n+Tool::~Tool()\\n+{\\n+}\\n+\\n+void\\n+Tool::init(Tcl_Interp *tcl_interp,\\n+\\t   odb::dbDatabase *db)\\n+{\\n+  db_ = db;\\n+\\n+  // Define swig TCL commands.\\n+  Tool_Init(tcl_interp);\\n+  // Eval encoded sta TCL sources.\\n+  sta::evalTclInit(tcl_interp, sta::tool_tcl_inits);\\n+}\\n+\\n+void\\n+Tool::toolize(const char *pos_arg1)\\n+{\\n+  printf(\"Gotta pos_arg1 %s\\\\n\", pos_arg1);\\n+  printf(\"Gotta param1 %f\\\\n\", param1_);\\n+  printf(\"Gotta flag1 %s\\\\n\", flag1_ ? \"true\" : \"false\");\\n+}\\n+\\n+void\\n+Tool::setParam1(double param1)\\n+{\\n+  param1_ = param1;\\n+}\\n+\\n+void\\n+Tool::setFlag1(bool flag1)\\n+{\\n+  flag1_ = flag1;\\n+}\\n+\\n+}\\ndiff --git a/src/tool/src/Tool.i b/src/tool/src/Tool.i\\nnew file mode 100644\\nindex 000000000..4daaac5da\\n--- /dev/null\\n+++ b/src/tool/src/Tool.i\\n@@ -0,0 +1,52 @@\\n+// Copyright (c) 2021, The Regents of the University of California\\n+// All rights reserved.\\n+// \\n+// This program is free software: you can redistribute it and/or modify\\n+// it under the terms of the GNU General Public License as published by\\n+// the Free Software Foundation, either version 3 of the License, or\\n+// (at your option) any later version.\\n+// \\n+// This program is distributed in the hope that it will be useful,\\n+// but WITHOUT ANY WARRANTY; without even the implied warranty of\\n+// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n+// GNU General Public License for more details.\\n+// \\n+// You should have received a copy of the GNU General Public License\\n+// along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+%module tool\\n+\\n+%{\\n+\\n+#include \"tool/Tool.hh\"\\n+#include \"ord/OpenRoad.hh\"\\n+\\n+tool::Tool *\\n+getTool()\\n+{\\n+  return ord::OpenRoad::openRoad()->getTool();\\n+}\\n+\\n+%}\\n+\\n+%inline %{\\n+\\n+void\\n+tool_set_param1(double param1)\\n+{\\n+  getTool()->setParam1(param1);\\n+}\\n+\\n+void\\n+tool_set_flag1(bool flag1)\\n+{\\n+  getTool()->setFlag1(flag1);\\n+}\\n+\\n+void\\n+toolize(const char *pos_arg1)\\n+{\\n+  getTool()->toolize(pos_arg1);\\n+}\\n+\\n+%} // inline\\ndiff --git a/src/tool/src/Tool.tcl b/src/tool/src/Tool.tcl\\nnew file mode 100644\\nindex 000000000..16830d000\\n--- /dev/null\\n+++ b/src/tool/src/Tool.tcl\\n@@ -0,0 +1,48 @@\\n+# Copyright (c) 2021, The Regents of the University of California\\n+# All rights reserved.\\n+# \\n+# This program is free software: you can redistribute it and/or modify\\n+# it under the terms of the GNU General Public License as published by\\n+# the Free Software Foundation, either version 3 of the License, or\\n+# (at your option) any later version.\\n+# \\n+# This program is distributed in the hope that it will be useful,\\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n+# GNU General Public License for more details.\\n+# \\n+# You should have received a copy of the GNU General Public License\\n+# along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+sta::define_cmd_args \"run_tool\" {[-key1 key1] [-flag1] pos_arg1}\\n+', metadata={'source': 'docs/misc/AddTool.patch', 'file_path': 'docs/misc/AddTool.patch', 'file_name': 'AddTool.patch', 'file_type': '.patch'}),\n",
       " Document(page_content='+# along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+sta::define_cmd_args \"run_tool\" {[-key1 key1] [-flag1] pos_arg1}\\n+\\n+# Put helper functions in a separate namespace so they are not visible\\n+# too users in the global namespace.\\n+namespace eval tool {\\n+\\n+proc tool_helper { } {\\n+  puts \"Helping 23/6\"\\n+}\\n+\\n+}\\n+\\n+# Example usage:\\n+#  toolize foo\\n+#  toolize -flag1 -key1 2.0 bar\\n+#  help toolize\\n+proc toolize { args } {\\n+  sta::parse_key_args \"toolize\" args \\\\\\n+    keys {-key1} flags {-flag1}\\n+\\n+  if { [info exists keys(-key1)] } {\\n+    set param1 $keys(-key1)\\n+    sta::check_positive_float \"-key1\" $param1\\n+    tool::tool_set_param1 $param1\\n+  }\\n+\\n+  tool::tool_set_flag1 [info exists flags(-flag1)]\\n+\\n+  sta::check_argc_eq1 \"toolize\" $args\\n+  tool::tool_helper\\n+  tool::toolize [lindex $args 0]\\n+}\\ndiff --git a/src/tool/test/regression b/src/tool/test/regression\\nnew file mode 100755\\nindex 000000000..8bb4aeb27\\n--- /dev/null\\n+++ b/src/tool/test/regression\\n@@ -0,0 +1,36 @@\\n+#!/bin/sh\\n+# The next line is executed by /bin/sh, but not Tcl \\\\\\n+exec tclsh $0 ${1+\"$@\"}\\n+\\n+# Copyright (c) 2021, The Regents of the University of California\\n+# All rights reserved.\\n+#\\n+# This program is free software: you can redistribute it and/or modify\\n+# it under the terms of the GNU General Public License as published by\\n+# the Free Software Foundation, either version 3 of the License, or\\n+# (at your option) any later version.\\n+# \\n+# This program is distributed in the hope that it will be useful,\\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n+# GNU General Public License for more details.\\n+# \\n+# You should have received a copy of the GNU General Public License\\n+# along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+# Usage: regression [test1 [test2...]]\\n+# Where test1 is all or the name of a tcl script in /test\\n+# Wildcard matching with \\'*\\' and \\'?\\' in test names is supported.\\n+\\n+# Directory containing tests.\\n+set test_dir [file dirname [file normalize [info script]]]\\n+set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n+\\n+source [file join $openroad_dir \"test\" \"regression.tcl\"]\\n+source [file join $test_dir \"regression_tests.tcl\"]\\n+\\n+regression_main\\n+\\n+# Local Variables:\\n+# mode:tcl\\n+# End:\\ndiff --git a/src/tool/test/regression.tcl b/src/tool/test/regression.tcl\\nnew file mode 120000\\nindex 000000000..58d7f3fa9\\n--- /dev/null\\n+++ b/src/tool/test/regression.tcl\\n@@ -0,0 +1 @@\\n+../../../test/regression.tcl\\n\\\\ No newline at end of file\\ndiff --git a/src/tool/test/regression_tests.tcl b/src/tool/test/regression_tests.tcl\\nnew file mode 100644\\nindex 000000000..775d384be\\n--- /dev/null\\n+++ b/src/tool/test/regression_tests.tcl\\n@@ -0,0 +1,3 @@\\n+record_tests {\\n+  toolize1\\n+}\\ndiff --git a/src/tool/test/save_ok b/src/tool/test/save_ok\\nnew file mode 100644\\nindex 000000000..a529cf787\\n--- /dev/null\\n+++ b/src/tool/test/save_ok\\n@@ -0,0 +1,34 @@\\n+#!/bin/sh\\n+# The next line is executed by /bin/sh, but not Tcl \\\\\\n+exec tclsh $0 ${1+\"$@\"}\\n+\\n+# Copyright (c) 2021, The Regents of the University of California\\n+# All rights reserved.\\n+# \\n+# This program is free software: you can redistribute it and/or modify\\n+# it under the terms of the GNU General Public License as published by\\n+# the Free Software Foundation, either version 3 of the License, or\\n+# (at your option) any later version.\\n+# \\n+# This program is distributed in the hope that it will be useful,\\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\\n+# GNU General Public License for more details.\\n+# \\n+# You should have received a copy of the GNU General Public License\\n+# along with this program.  If not, see <https://www.gnu.org/licenses/>.\\n+\\n+# Usage: save_ok | test1 [test2...] | failures\\n+\\n+# Directory containing tests.\\n+set test_dir [file dirname [file normalize [info script]]]', metadata={'source': 'docs/misc/AddTool.patch', 'file_path': 'docs/misc/AddTool.patch', 'file_name': 'AddTool.patch', 'file_type': '.patch'}),\n",
       " Document(page_content='+\\n+# Usage: save_ok | test1 [test2...] | failures\\n+\\n+# Directory containing tests.\\n+set test_dir [file dirname [file normalize [info script]]]\\n+set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n+\\n+source [file join $test_dir \"regression_vars.tcl\"]\\n+source [file join $openroad_dir \"test\" \"regression.tcl\"]\\n+\\n+save_ok_main\\n+\\n+# Local Variables:\\n+# mode:tcl\\n+# End:\\ndiff --git a/src/tool/test/toolize1.ok b/src/tool/test/toolize1.ok\\nnew file mode 100644\\nindex 000000000..05857f023\\n--- /dev/null\\n+++ b/src/tool/test/toolize1.ok\\n@@ -0,0 +1,4 @@\\n+Helping 23/6\\n+Gotta pos_arg1 frob\\n+Gotta param1 22.000000\\n+Gotta flag1 true\\ndiff --git a/src/tool/test/toolize1.tcl b/src/tool/test/toolize1.tcl\\nnew file mode 100644\\nindex 000000000..815688f93\\n--- /dev/null\\n+++ b/src/tool/test/toolize1.tcl\\n@@ -0,0 +1 @@\\n+toolize -flag1 -key1 22 frob', metadata={'source': 'docs/misc/AddTool.patch', 'file_path': 'docs/misc/AddTool.patch', 'file_name': 'AddTool.patch', 'file_type': '.patch'}),\n",
       " Document(page_content='# New Tool\\n\\nBrief description.\\nThis tool is awesome and does a lot of things.\\n\\n(Optional): provide reports, graphics, figures and other resources to better\\nexplain how the tool works.\\n\\n## Commands\\n\\n### command_1\\n\\nDescription.\\n\\n```\\n    command_1 [-argA] [-argB] <file>\\n```\\n\\n-   `<file>`: Input file. This is a *Required* parameter. The parameter\\n    expects a `string`.\\n-   `-argA`: Argument A. Default value is 0. The parameter expects a `int`.\\n-   `-argB`: Argument B. Default value is 42. The parameter expects a `int`\\n    in the range [25-50].\\n\\n\\n## Example scripts\\n\\n## Regression tests\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out\\n[GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+fastroute+in%3Atitle)\\nabout this tool.\\n\\n## External references (Optional)\\n\\n- List papers, link to tools, etc\\n\\n## Authors (Optional)\\n\\n- Jane Doe.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'docs/misc/NewToolDocExample.md', 'file_path': 'docs/misc/NewToolDocExample.md', 'file_name': 'NewToolDocExample.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Tutorials\\n\\n## OpenROAD Flow Scripts Tutorial\\n\\nFlow tutorial can be accessed from OpenROAD Flow Scripts documentation [here](https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html).', metadata={'source': 'docs/tutorials/index.md', 'file_path': 'docs/tutorials/index.md', 'file_name': 'index.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Build OpenROAD\\n\\n## Build\\n\\nThe first step, independent of the build method, is to download the repository:\\n\\n``` shell\\ngit clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD.git\\ncd OpenROAD\\n```\\n\\nOpenROAD git submodules (cloned by the `--recursive` flag) are located in `src/`.\\n\\nThe default build type is RELEASE to compile optimized code.\\nThe resulting executable is in `build/src/openroad`.\\n\\nOptional CMake variables passed as `-D<var>=<value>` arguments to CMake are show below.\\n\\n| Argument               | Value                     |\\n|------------------------|---------------------------|\\n| `CMAKE_BUILD_TYPE`     | DEBUG, RELEASE            |\\n| `CMAKE_CXX_FLAGS`      | Additional compiler flags |\\n| `TCL_LIBRARY`          | Path to Tcl library       |\\n| `TCL_HEADER`           | Path to `tcl.h`           |\\n| `ZLIB_ROOT`            | Path to `zlib`            |\\n| `CMAKE_INSTALL_PREFIX` | Path to install binary    |\\n\\n> **Note:** There is a `openroad_build.log` file that is generated\\nwith every build in the build directory. In case of filing issues,\\nit can be uploaded in the \"Relevant log output\" section of OpenROAD\\n[issue forms](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts/issues/new/choose).\\n\\n## Install dependencies\\n\\nYou may follow our helper script to install dependencies as follows:\\n``` shell\\nsudo ./etc/DependencyInstaller.sh\\n```\\n\\n> **WARNING**\\n>\\n> `etc/DependencyInstaller.sh` defaults to installing system \\n> packages and requires sudo access. These packages can affect\\n> your environment. We recommend users install dependencies\\n> locally using [setup.sh](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts/blob/master/setup.sh)\\n> from OpenROAD-flow-scripts.\\n\\n### Build Manually\\n\\n``` shell\\nmkdir build && cd build\\ncmake ..\\nmake\\nmake install \\n```\\n\\nThe default install directory is `/usr/local`.\\nTo install in a different directory with CMake use:\\n\\n``` shell\\ncmake .. -DCMAKE_INSTALL_PREFIX=<prefix_path>\\n```\\n\\nAlternatively, you can use the `DESTDIR` variable with make.\\n\\n``` shell\\nmake DESTDIR=<prefix_path> install\\n```\\n\\n### Build using support script\\n\\n``` shell\\n./etc/Build.sh\\n# To build with debug option enabled and if the Tcl library is not on the default path\\n./etc/Build.sh -cmake=\"-DCMAKE_BUILD_TYPE=DEBUG -DTCL_LIB=/path/to/tcl/lib\"\\n```\\n\\nThe default install directory is `/usr/local`.\\nTo install in a different directory use:\\n\\n``` shell\\n./etc/Build.sh -cmake=\"-DCMAKE_INSTALL_PREFIX=<prefix_path>\"\\n```\\n\\n### LTO Options\\nBy default, OpenROAD is built with link time optimizations enabled.\\nThis adds about 1 minute to compile times and improves the runtime\\nby about 11%. If you would like to disable LTO pass \\n`-DLINK_TIME_OPTIMIZATION=OFF` when generating a build.\\n\\n### Build with Address Sanitizer\\nTo enable building with Address Sanitizer, use the argument `-DASAN=ON`.\\nSetting the `ASAN` variable to `ON` adds necessary compile and link options\\nfor using Address Sanitizer.\\n\\n> **Note:** Address Sanitizer adds instrumentation for detecting memory errors.\\n>  Enabling this option will cause OpenROAD to run slower and consume more RAM.\\n\\n### Build with Prebuilt Binaries\\n\\nCourtesy of [Precision Innovations](https://precisioninno.com/), there are pre-built binaries\\nof OpenROAD with self-contained dependencies released on a regular basis.\\nRefer to this [link](https://openroad-flow-scripts.readthedocs.io/en/latest/user/BuildWithPrebuilt.html) here.', metadata={'source': 'docs/user/Build.md', 'file_path': 'docs/user/Build.md', 'file_name': 'Build.md', 'file_type': '.md'}),\n",
       " Document(page_content='# FAQs\\n\\nIf you cannot find your question/answer here, please file a GitHub issue to\\nthe appropriate repository or start a discussion.\\n\\n-   Issues and bugs:\\n    -   OpenROAD: <https://github.com/The-OpenROAD-Project/OpenROAD/issues>\\n-   Discussions:\\n    -   OpenROAD: <https://github.com/The-OpenROAD-Project/OpenROAD/discussions>\\n\\n## How can I contribute?\\n\\nThank you for your willingness to contribute. Please see the\\n[Getting Involved](../contrib/GettingInvolved) guide.', metadata={'source': 'docs/user/FAQS.md', 'file_path': 'docs/user/FAQS.md', 'file_name': 'FAQS.md', 'file_type': '.md'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <string>\\n#include <vector>\\n\\nnamespace odb {\\nclass dbBlock;\\nclass dbMaster;\\nclass dbMTerm;\\nclass dbNet;\\nclass dbInst;\\n}  // namespace odb\\n\\nnamespace ifp {\\nclass InitFloorplan;\\n}\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace ant {\\nclass AntennaChecker;\\n}\\n\\nnamespace grt {\\nclass GlobalRouter;\\n}\\n\\nnamespace gpl {\\nclass Replace;\\n}\\n\\nnamespace dpl {\\nclass Opendp;\\n}\\n\\nnamespace mpl {\\nclass MacroPlacer;\\n}\\n\\nnamespace ppl {\\nclass IOPlacer;\\n}\\n\\nnamespace tap {\\nclass Tapcell;\\n}\\n\\nnamespace cts {\\nclass TritonCTS;\\n}\\n\\nnamespace triton_route {\\nclass TritonRoute;\\n}\\n\\nnamespace dpo {\\nclass Optdp;\\n}\\n\\nnamespace fin {\\nclass Finale;\\n}\\n\\nnamespace par {\\nclass PartitionMgr;\\n}\\n\\nnamespace rcx {\\nclass Ext;\\n}\\n\\nnamespace rmp {\\nclass Restructure;\\n}\\n\\nnamespace stt {\\nclass SteinerTreeBuilder;\\n}\\n\\nnamespace psm {\\nclass PDNSim;\\n}\\n\\nnamespace pdn {\\nclass PdnGen;\\n}\\n\\nnamespace pad {\\nclass ICeWall;\\n}\\n\\nnamespace sta {\\nclass dbSta;\\nclass Corner;\\nclass MinMax;\\nclass LibertyCell;\\n}  // namespace sta\\n\\nnamespace ord {\\n\\nclass Tech;\\n\\nclass Design\\n{\\n public:\\n  explicit Design(Tech* tech);\\n  void readVerilog(const std::string& file_name);\\n  void readDef(const std::string& file_name,\\n               bool continue_on_errors = false,\\n               bool floorplan_init = false,\\n               bool incremental = false,\\n               bool child = false);\\n  void link(const std::string& design_name);\\n\\n  void readDb(const std::string& file_name);\\n  void writeDb(const std::string& file_name);\\n  void writeDef(const std::string& file_name);\\n\\n  odb::dbBlock* getBlock();\\n  utl::Logger* getLogger();\\n\\n  int micronToDBU(double coord);\\n\\n  // This is intended as a temporary back door to tcl from Python\\n  const std::string evalTclString(const std::string& cmd);\\n\\n  Tech* getTech();', metadata={'source': 'include/ord/Design.h', 'file_path': 'include/ord/Design.h', 'file_name': 'Design.h', 'file_type': '.h'}),\n",
       " Document(page_content='int micronToDBU(double coord);\\n\\n  // This is intended as a temporary back door to tcl from Python\\n  const std::string evalTclString(const std::string& cmd);\\n\\n  Tech* getTech();\\n\\n  // Timing related methods\\n  std::vector<sta::Corner*> getCorners();\\n  enum MinMax\\n  {\\n    Min,\\n    Max\\n  };\\n  float getNetCap(odb::dbNet* net, sta::Corner* corner, MinMax minmax);\\n  bool isSequential(odb::dbMaster* master);\\n  bool isBuffer(odb::dbMaster* master);\\n  bool isInverter(odb::dbMaster* master);\\n  std::vector<odb::dbMTerm*> getTimingFanoutFrom(odb::dbMTerm* input);\\n  bool isInClock(odb::dbInst* inst);\\n  std::uint64_t getNetRoutedLength(odb::dbNet* net);\\n  float staticPower(odb::dbInst* inst, sta::Corner* corner);\\n  float dynamicPower(odb::dbInst* inst, sta::Corner* corner);\\n\\n  // Services\\n  ifp::InitFloorplan* getFloorplan();\\n  ant::AntennaChecker* getAntennaChecker();\\n  grt::GlobalRouter* getGlobalRouter();\\n  gpl::Replace* getReplace();\\n  dpl::Opendp* getOpendp();\\n  mpl::MacroPlacer* getMacroPlacer();\\n  ppl::IOPlacer* getIOPlacer();\\n  tap::Tapcell* getTapcell();\\n  cts::TritonCTS* getTritonCts();\\n  triton_route::TritonRoute* getTritonRoute();\\n  dpo::Optdp* getOptdp();\\n  fin::Finale* getFinale();\\n  par::PartitionMgr* getPartitionMgr();\\n  rcx::Ext* getOpenRCX();\\n  rmp::Restructure* getRestructure();\\n  stt::SteinerTreeBuilder* getSteinerTreeBuilder();\\n  psm::PDNSim* getPDNSim();\\n  pdn::PdnGen* getPdnGen();\\n  pad::ICeWall* getICeWall();\\n\\n private:\\n  sta::dbSta* getSta();\\n  sta::MinMax* getMinMax(MinMax type);\\n  sta::LibertyCell* getLibertyCell(odb::dbMaster* master);\\n\\n  Tech* tech_;\\n};\\n\\n}  // namespace ord', metadata={'source': 'include/ord/Design.h', 'file_path': 'include/ord/Design.h', 'file_name': 'Design.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <tcl.h>\\n\\nnamespace ord {\\n\\n// Call this inside of Tcl_Main.\\nvoid initOpenRoad(Tcl_Interp* interp);\\n}  // namespace ord', metadata={'source': 'include/ord/InitOpenRoad.hh', 'file_path': 'include/ord/InitOpenRoad.hh', 'file_name': 'InitOpenRoad.hh', 'file_type': '.hh'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <set>\\n#include <string>\\n#include <vector>\\n\\n#include \"OpenRoadObserver.hh\"\\n\\nextern \"C\" {\\nstruct Tcl_Interp;\\n}\\n\\nnamespace odb {\\nclass dbDatabase;\\nclass dbBlock;\\nclass dbTech;\\nclass dbLib;\\nclass Point;\\nclass Rect;\\n}  // namespace odb\\n\\nnamespace sta {\\nclass dbSta;\\nclass dbNetwork;\\n}  // namespace sta\\n\\nnamespace rsz {\\nclass Resizer;\\n}\\n\\nnamespace ppl {\\nclass IOPlacer;\\n}\\n\\nnamespace rmp {\\nclass Restructure;\\n}\\n\\nnamespace cts {\\nclass TritonCTS;\\n}\\n\\nnamespace grt {\\nclass GlobalRouter;\\n}\\n\\nnamespace tap {\\nclass Tapcell;\\n}\\n\\nnamespace dpl {\\nclass Opendp;\\n}\\n\\nnamespace dpo {\\nclass Optdp;\\n}\\n\\nnamespace fin {\\nclass Finale;\\n}\\n\\nnamespace mpl {\\nclass MacroPlacer;\\n}\\n\\nnamespace mpl2 {\\nclass MacroPlacer2;\\n}\\n\\nnamespace gpl {\\nclass Replace;\\n}\\n\\nnamespace rcx {\\nclass Ext;\\n}\\n\\nnamespace triton_route {\\nclass TritonRoute;\\n}\\n\\nnamespace psm {\\nclass PDNSim;\\n}\\n\\nnamespace ant {\\nclass AntennaChecker;\\n}\\n\\nnamespace par {\\nclass PartitionMgr;\\n}\\n\\nnamespace pdn {\\nclass PdnGen;\\n}\\n\\nnamespace pad {\\nclass ICeWall;\\n}\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace dst {\\nclass Distributed;\\n}\\nnamespace stt {\\nclass SteinerTreeBuilder;\\n}\\n\\nnamespace dft {\\nclass Dft;\\n}\\n\\nnamespace ord {\\n\\nusing std::string;\\n\\nclass dbVerilogNetwork;\\n\\n// Only pointers to components so the header has no dependents.\\nclass OpenRoad\\n{\\n public:\\n  // Singleton accessor.\\n  // This accessor should ONLY be used for tcl commands.\\n  // Tools should use their initialization functions to get the\\n  // OpenRoad object and/or any other tools they need to reference.\\n  static OpenRoad* openRoad();\\n  void init(Tcl_Interp* tcl_interp);', metadata={'source': 'include/ord/OpenRoad.hh', 'file_path': 'include/ord/OpenRoad.hh', 'file_name': 'OpenRoad.hh', 'file_type': '.hh'}),\n",
       " Document(page_content='Tcl_Interp* tclInterp() { return tcl_interp_; }\\n  utl::Logger* getLogger() { return logger_; }\\n  odb::dbDatabase* getDb() { return db_; }\\n  sta::dbSta* getSta() { return sta_; }\\n  sta::dbNetwork* getDbNetwork();\\n  rsz::Resizer* getResizer() { return resizer_; }\\n  rmp::Restructure* getRestructure() { return restructure_; }\\n  cts::TritonCTS* getTritonCts() { return tritonCts_; }\\n  dbVerilogNetwork* getVerilogNetwork() { return verilog_network_; }\\n  dpl::Opendp* getOpendp() { return opendp_; }\\n  dpo::Optdp* getOptdp() { return optdp_; }\\n  fin::Finale* getFinale() { return finale_; }\\n  tap::Tapcell* getTapcell() { return tapcell_; }\\n  mpl::MacroPlacer* getMacroPlacer() { return macro_placer_; }\\n  mpl2::MacroPlacer2* getMacroPlacer2() { return macro_placer2_; }\\n  rcx::Ext* getOpenRCX() { return extractor_; }\\n  triton_route::TritonRoute* getTritonRoute() { return detailed_router_; }\\n  gpl::Replace* getReplace() { return replace_; }\\n  psm::PDNSim* getPDNSim() { return pdnsim_; }\\n  grt::GlobalRouter* getGlobalRouter() { return global_router_; }\\n  par::PartitionMgr* getPartitionMgr() { return partitionMgr_; }\\n  ant::AntennaChecker* getAntennaChecker() { return antenna_checker_; }\\n  ppl::IOPlacer* getIOPlacer() { return ioPlacer_; }\\n  pdn::PdnGen* getPdnGen() { return pdngen_; }\\n  pad::ICeWall* getICeWall() { return icewall_; }\\n  dst::Distributed* getDistributed() { return distributer_; }\\n  stt::SteinerTreeBuilder* getSteinerTreeBuilder() { return stt_builder_; }\\n  dft::Dft* getDft() { return dft_; }\\n\\n  // Return the bounding box of the db rows.\\n  odb::Rect getCore();\\n  // Return true if the command units have been initialized.\\n  bool unitsInitialized();\\n\\n  void readLef(const char* filename,\\n               const char* lib_name,\\n               const char* tech_name,\\n               bool make_tech,\\n               bool make_library);\\n\\n  void readDef(const char* filename,\\n               odb::dbTech* tech,\\n               bool continue_on_errors,\\n               bool floorplan_init,\\n               bool incremental,\\n               bool child);\\n\\n  void writeLef(const char* filename);\\n\\n  void writeAbstractLef(const char* filename,\\n                        int bloat_factor,\\n                        bool bloat_occupied_layers);\\n\\n  void writeDef(const char* filename,\\n                // major.minor (avoid including defout.h)\\n                const string& version);\\n\\n  void writeCdl(const char* outFilename,\\n                const std::vector<const char*>& mastersFilenames,\\n                bool includeFillers);\\n\\n  void readVerilog(const char* filename);\\n  void linkDesign(const char* design_name);\\n\\n  // Used if a design is created programmatically rather than loaded\\n  // to notify the tools (eg dbSta, gui).\\n  void designCreated();\\n\\n  void readDb(const char* filename);\\n  void writeDb(const char* filename);\\n\\n  void diffDbs(const char* filename1, const char* filename2, const char* diffs);\\n\\n  void setThreadCount(int threads, bool printInfo = true);\\n  void setThreadCount(const char* threads, bool printInfo = true);\\n  int getThreadCount();\\n\\n  void addObserver(OpenRoadObserver* observer);\\n  void removeObserver(OpenRoadObserver* observer);\\n\\n protected:\\n  ~OpenRoad();\\n\\n private:\\n  OpenRoad();', metadata={'source': 'include/ord/OpenRoad.hh', 'file_path': 'include/ord/OpenRoad.hh', 'file_name': 'OpenRoad.hh', 'file_type': '.hh'}),\n",
       " Document(page_content='void addObserver(OpenRoadObserver* observer);\\n  void removeObserver(OpenRoadObserver* observer);\\n\\n protected:\\n  ~OpenRoad();\\n\\n private:\\n  OpenRoad();\\n\\n  Tcl_Interp* tcl_interp_ = nullptr;\\n  utl::Logger* logger_ = nullptr;\\n  odb::dbDatabase* db_ = nullptr;\\n  dbVerilogNetwork* verilog_network_ = nullptr;\\n  sta::dbSta* sta_ = nullptr;\\n  rsz::Resizer* resizer_ = nullptr;\\n  ppl::IOPlacer* ioPlacer_ = nullptr;\\n  dpl::Opendp* opendp_ = nullptr;\\n  dpo::Optdp* optdp_ = nullptr;\\n  fin::Finale* finale_ = nullptr;\\n  mpl::MacroPlacer* macro_placer_ = nullptr;\\n  mpl2::MacroPlacer2* macro_placer2_ = nullptr;\\n  grt::GlobalRouter* global_router_ = nullptr;\\n  rmp::Restructure* restructure_ = nullptr;\\n  cts::TritonCTS* tritonCts_ = nullptr;\\n  tap::Tapcell* tapcell_ = nullptr;\\n  rcx::Ext* extractor_ = nullptr;\\n  triton_route::TritonRoute* detailed_router_ = nullptr;\\n  ant::AntennaChecker* antenna_checker_ = nullptr;\\n  gpl::Replace* replace_ = nullptr;\\n  psm::PDNSim* pdnsim_ = nullptr;\\n  par::PartitionMgr* partitionMgr_ = nullptr;\\n  pdn::PdnGen* pdngen_ = nullptr;\\n  pad::ICeWall* icewall_ = nullptr;\\n  dst::Distributed* distributer_ = nullptr;\\n  stt::SteinerTreeBuilder* stt_builder_ = nullptr;\\n  dft::Dft* dft_ = nullptr;\\n\\n  std::set<OpenRoadObserver*> observers_;\\n\\n  int threads_ = 1;\\n};\\n\\nint tclAppInit(Tcl_Interp* interp);\\n\\n}  // namespace ord', metadata={'source': 'include/ord/OpenRoad.hh', 'file_path': 'include/ord/OpenRoad.hh', 'file_name': 'OpenRoad.hh', 'file_type': '.hh'}),\n",
       " Document(page_content='// Copyright 2019-2023 The Regents of the University of California, Google LLC\\n//\\n// Use of this source code is governed by a BSD-style\\n// license that can be found in the LICENSE file or at\\n// https://developers.google.com/open-source/licenses/bsd\\n\\n#pragma once\\n\\n#include <functional>\\n\\nnamespace odb {\\n\\nclass dbBlock;\\nclass dbDatabase;\\nclass dbLib;\\nclass dbTech;\\n\\n}  // namespace odb\\n\\nnamespace ord {\\n\\nclass OpenRoad;\\n\\n// Observer interface\\nclass OpenRoadObserver\\n{\\n public:\\n  virtual ~OpenRoadObserver()\\n  {\\n    if (unregister_observer_) {\\n      unregister_observer_();\\n    }\\n  }\\n\\n  // Either pointer could be null\\n  virtual void postReadLef(odb::dbTech* tech, odb::dbLib* library) = 0;\\n  virtual void postReadDef(odb::dbBlock* block) = 0;\\n  virtual void postReadDb(odb::dbDatabase* db) = 0;\\n\\n  void set_unregister_observer(std::function<void()> unregister_observer)\\n  {\\n    unregister_observer_ = std::move(unregister_observer);\\n  }\\n\\n private:\\n  std::function<void()> unregister_observer_;\\n};\\n\\n}  // namespace ord', metadata={'source': 'include/ord/OpenRoadObserver.hh', 'file_path': 'include/ord/OpenRoadObserver.hh', 'file_name': 'OpenRoadObserver.hh', 'file_type': '.hh'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <string>\\n\\nnamespace odb {\\nclass dbDatabase;\\n}\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace sta {\\nclass dbSta;\\nclass dbNetwork;\\nclass LibertyCell;\\n}  // namespace sta\\n\\nnamespace ord {\\n\\nclass Tech\\n{\\n public:\\n  Tech();\\n  void readLef(const std::string& file_name);\\n  void readLiberty(const std::string& file_name);\\n  odb::dbDatabase* getDB();\\n  sta::dbSta* getSta();\\n\\n private:\\n  odb::dbDatabase* db_;\\n};\\n\\n}  // namespace ord', metadata={'source': 'include/ord/Tech.h', 'file_path': 'include/ord/Tech.h', 'file_name': 'Tech.h', 'file_type': '.h'}),\n",
       " Document(page_content='# Antenna Rule Checker\\n\\nThis tool checks antenna violations and generates a report to indicate\\nviolated nets. See LEF/DEF 5.8 Language Reference, Appendix C,\\n\"Calculating and Fixing Process Antenna Violations\" (p.389) \\nfor a [description](https://coriolis.lip6.fr/doc/lefdef/lefdefref/lefdefref.pdf) of antenna violations.\\n\\nThis is an example of the detailed and simple reports of the antenna checker:\\n\\n| <img src=\"./doc/images/ant_report_print.png\" width=500px> |\\n\\nAbbreviations Index:\\n\\n-   `PAR`: Partial Area Ratio\\n-   `CAR`: Cumulative Area Ratio\\n-   `Area`: Gate Area\\n-   `S. Area`: Side Diffusion Area\\n-   `C. Area`: Cumulative Gate Area\\n-   `C. S. Area`: Cumulative Side (Diffusion) Area\\n\\nAntenna violations can be repaired after global routing with the `repair_design` command.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Check Antennas\\n\\n```tcl\\ncheck_antennas \\n    [-net net] \\n    [-verbose]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-verbose` | Report all antenna calculations for violating nets. |\\n| `-net` | Check antennas on the specified net. |\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+antenna+in%3Atitle)\\nabout this tool.\\n\\n## Algorithm\\n\\n| <img src=\"./doc/images/example_ant.png\" width=400px> | <img src=\"./doc/images/step1.png\" width=400px> |\\n|:--:|:--:|\\n| Antenna Checker Algorithm: WireGraph Example | Step 1: (a) Start from the root node (ITerm) using upper Via to find a node for a new wire. (b) Save the ITerm area for cumulative gate/diffusion area. |\\n| <img src=\"./doc/images/step2.png\" width=400px> | <img src=\"./doc/images/step3.png\" width=400px> |\\n| Step 2: From the node of the wire, find all the nodes in the wire through segment wires and find the \"root\" node of this wire. | Step 3: (a) From the \"root\" node of the wire, along the outgoing segment edge that goes to other nodes belonging to this wire, calculate the area of this wire. (b) Then, find all the ITerms below these nodes, except for the root node (directly use an ITerm or lower Vias to find ITerms for lower metals). (c) Sum up the areas of all the ITerms found with the cumulative areas and calculate the PAR of this wire. (d) Add the PAR value and the wire info (layer, Index) into the PAR table. Add the new area to the cumulative areas. |\\n| <img src=\"./doc/images/step4.png\" width=400px> | <img src=\"./doc/images/step5.png\" width=400px> |\\n| Step 4: Find all the upper Vias on this wire (for all the nodes on this wire), and go to the higher-level metal. | Step 5: Repeat Steps 2 and 3 for new-found upper-level wires. |\\n| <img src=\"./doc/images/step6.png\" width=400px> | <img src=\"./doc/images/step7.png\" width=400px> |\\n| Step 6: Repeat Steps 4 and 5 until we reach a wire that cannot have upper Vias for its nodes (highest-level metal). | Step 7: Pick up another ITerm as a root node and repeat Steps 1 to 6, skipping the wires already in the PAR table. Repeat this for all the ITerms to get a whole PAR table. |\\n| <img src=\"./doc/images/step8.png\" width=400px> |\\n| Step 8: (a) Pick up a gate ITerm and a node of a wire (e.g., M4,1). Find possible paths that connect them, look up the PAR value of the wires along these paths, and add them up to get the CAR of the (gate, wire) pair. (b) Compare to the AntennaRule to see if the CAR violates the rules. (c) Check this for all (gate, wire) pairs. |\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](../../LICENSE) file.', metadata={'source': 'src/ant/README.md', 'file_path': 'src/ant/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Clock Tree Synthesis\\n\\nThe clock tree synthesis module in OpenROAD (`cts`) is based on TritonCTS\\n2.0. It is available from the `clock_tree_synthesis` command. TritonCTS 2.0\\nperforms on-the-fly characterization. Thus, there is no need to generate\\ncharacterization data. The on-the-fly characterization feature can be optionally\\ncontrolled by parameters specified by the `configure_cts_characterization`\\ncommand. Use `set_wire_rc` command to set the clock routing layer.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Configure CTS Characterization\\n\\n```tcl\\nconfigure_cts_characterization \\n    [-max_slew max_slew]\\n    [-max_cap max_cap]\\n    [-slew_steps slew_steps]\\n    [-cap_steps cap_steps]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-max_slew` | Max slew value (in the current time unit) that the characterization will test. If this parameter is omitted, the code would use max slew value for specified buffer in `buf_list` from liberty file. |\\n| `-max_cap` | Max capacitance value (in the current capacitance unit) that the characterization will test. If this parameter is omitted, the code would use max cap value for specified buffer in `buf_list` from liberty file. |\\n| `-slew_steps` | Number of steps that `max_slew` will be divided into for characterization. The default value is `12`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-cap_steps` | Number of steps that `max_cap` will be divided into for characterization. The default value is `34`, and the allowed values are integers `[0, MAX_INT]`. |\\n\\n### Clock Tree Synthesis\\n\\n```tcl\\nclock_tree_synthesis \\n    -buf_list <list_of_buffers>\\n    [-root_buf root_buf]\\n    [-wire_unit wire_unit]\\n    [-clk_nets <list_of_clk_nets>]\\n    [-distance_between_buffers]\\n    [-branching_point_buffers_distance]\\n    [-clustering_exponent]\\n    [-clustering_unbalance_ratio]\\n    [-sink_clustering_enable]\\n    [-sink_clustering_size cluster_size]\\n    [-sink_clustering_max_diameter max_diameter]\\n    [-balance_levels]\\n    [-num_static_layers]\\n    [-sink_clustering_buffer]\\n```\\n\\n#### Options', metadata={'source': 'src/cts/README.md', 'file_path': 'src/cts/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-buf_list` | Tcl list of master cells (buffers) that will be considered when making the wire segments (e.g. `{BUFXX, BUFYY}`). |\\n| `-root_buffer` | The master cell of the buffer that serves as root for the clock tree. If this parameter is omitted, the first master cell from `-buf_list` is taken. |\\n| `-wire_unit` | Minimum unit distance between buffers for a specific wire. If this parameter is omitted, the code gets the value from ten times the height of `-root_buffer`. |\\n| `-clk_nets` | String containing the names of the clock roots. If this parameter is omitted, `cts` automatically looks for the clock roots automatically. |\\n| `-distance_between_buffers` | Distance (in microns) between buffers that `cts` should use when creating the tree. When using this parameter, the clock tree algorithm is simplified and only uses a fraction of the segments from the LUT. |\\n| `-branching_point_buffers_distance` | Distance (in microns) that a branch has to have in order for a buffer to be inserted on a branch end-point. This requires the `-distance_between_buffers` value to be set. |\\n| `-clustering_exponent` | Value that determines the power used on the difference between sink and means on the CKMeans clustering algorithm. The default value is `4`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-clustering_unbalance_ratio` | Value determines each cluster's maximum capacity during CKMeans. A value of `0.5` (i.e., 50%) means that each cluster will have exactly half of all sinks for a specific region (half for each branch). The default value is `0.6`, and the allowed values are floats `[0, 1.0]`. |\\n| `-sink_clustering_enable` | Enables pre-clustering of sinks to create one level of sub-tree before building H-tree. Each cluster is driven by buffer which becomes end point of H-tree structure. |\\n| `-sink_clustering_size` | Specifies the maximum number of sinks per cluster. The default value is `20`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-sink_clustering_max_diameter` | Specifies maximum diameter (in microns) of sink cluster. The default value is `50`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-balance_levels` | Attempt to keep a similar number of levels in the clock tree across non-register cells (e.g., clock-gate or inverter). The default value is `False`, and the allowed values are bool. |\\n| `-clk_nets` | String containing the names of the clock roots. If this parameter is omitted, `cts` looks for the clock roots automatically. |\\n| `-num_static_layers` | Set the number of static layers. The default value is `0`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-sink_clustering_buffer` | Set the sink clustering buffer(s) to be used. |\\n| `-obstruction_aware` | Enables obstruction-aware buffering such that clock buffers are not placed on top of blockages or hard macros. This option may reduce legalizer displacement, leading to better latency, skew or timing QoR.  The default value is `False`, and the allowed values are bool. |\\n\\n### Report CTS\\n\\nAnother command available from `cts` is `report_cts`. It is used to\\nextract metrics after a successful `clock_tree_synthesis` run. These are:\\n \\n- Number of Clock Roots\\n- Number of Buffers Inserted\\n- Number of Clock Subnets\\n- Number of Sinks.  \\n\\n```tcl\\nreport_cts \\n    [-out_file file]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-out_file` | The file to save `cts` reports. If this parameter is omitted, the report is streamed to `stdout` and not saved. |\\n\\n### Useful Developer Commands\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/TritonCTS.cpp) or the [swig file](./src/TritonCTS.i).\\n\\n| Command Name | Description |\\n| ----- | ----- | \\n| `clock_tree_synthesis_debug` | Option to plot the CTS to GUI. |\\n\\n## Example scripts\", metadata={'source': 'src/cts/README.md', 'file_path': 'src/cts/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='| Command Name | Description |\\n| ----- | ----- | \\n| `clock_tree_synthesis_debug` | Option to plot the CTS to GUI. |\\n\\n## Example scripts\\n\\n```tcl\\nclock_tree_synthesis -root_buf \"BUF_X4\" \\\\\\n                     -buf_list \"BUF_X4\" \\\\\\n                     -wire_unit 20\\nreport_cts \"file.txt\"\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out\\n[GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+cts) about this tool.\\n\\n## References\\n\\n1.   [LEMON](https://lemon.cs.elte.hu/trac/lemon) - **L**ibrary for\\n    **E**fficient **M**odeling and **O**ptimization in **N**etworks\\n1.  Kahng, A. B., Li, J., & Wang, L. (2016, November). Improved flop tray-based design implementation for power reduction. In 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) (pp. 1-8). IEEE. [(.pdf)](https://vlsicad.ucsd.edu/Publications/Conferences/344/c344.pdf)\\n\\n## Authors\\n\\nTritonCTS 2.0 is written by Mateus Fogaa, PhD student in the Graduate\\nProgram on Microelectronics from the Federal University of Rio Grande do Sul\\n(UFRGS), Brazil. Mr. Fogaa\\'s advisor is Prof. Ricardo Reis.\\n\\nMany guidance provided by (alphabetic order):\\n-  Andrew B. Kahng\\n-  Jiajia Li\\n-  Kwangsoo Han\\n-  Tom Spyrou\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/cts/README.md', 'file_path': 'src/cts/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# DFT: Design for Testing\\n\\nThis tool is an implementation of Design For Testing. New nets and logic are added to allow IC designs to\\nbe tested for errors in manufacturing.   Physical imperfections can cause hard failures and variability can cause timing errors.\\n\\nA simple DFT insertion consist of the following parts:\\n\\n* A scan_in pin where the test patterns are shifted in.\\n* A scan_out pin where the test patterns are read from.\\n* Scan cells that replace flops with registers that allow for testing.\\n* One or more scan chains (shift registers created from your scan cells).\\n* A scan_enable pin to allow your design to enter and leave the test mode.\\n\\n\\n# TCL Commands\\n\\n## set_dft_config\\n\\n\\n```\\nset_dft_config [-max_length <int>]\\n               [-clock_mixing <string>]\\n```\\n\\n* `-max_length`: The maxinum number of bits that can be in each scan chain.\\n* `-clock_mixing`: How architect will mix the scan flops based on the clock driver.\\n    * `no_mix`: Creates scan chains with only one type of clock and edge. This\\n      may create unbalanced chains.\\n    * `clock_mix`: Craetes scan chains mixing clocks and edges. Falling edge\\n      flops are going to be stitched before rising edge.\\n\\n## report_dft_config\\n\\n```\\nreport_dft_config\\n```\\n\\nPrints the current DFT configuration to be used by `preview_dft` and\\n`insert_dft`.\\n\\n## preview_dft\\n\\n```\\npreview_dft [-verbose]\\n```\\n\\nPrints a preview of the scan chains that will be stitched by `insert_dft`. Use\\nthis command to iterate and try different DFT configurations. This command do\\nnot perform any modification to the design.\\n\\n* `-verbose`: Shows more information about each one of the scan chains that will\\n  be created.\\n\\n\\n## insert_dft\\n\\n```\\ninsert_dft\\n```\\n\\nImplements the scan chains into the design by performing the following actions:\\n\\n1. Scan Replace.\\n2. Scan Architect.\\n3. Scan Stitch.\\n\\nThe end result will be a design with scan flops connected to form the scan\\nchains.\\n\\n# Example\\n\\nThis example will create scan chains with a max length of 10 bits mixing all the\\nscan flops in the scan chains.\\n\\n```\\nset_dft_config -max_length 10 -clock_mixing clock_mix\\nreport_dft_config\\npreview_dft -verbose\\ninsert_dft\\n```\\n\\n# Limitations\\n\\n* There are no optimizations for the scan chains. This is a WIP.\\n* There is no way to specify existing scan ports to be used by scan insertion.\\n* There is currently no way to define a user defined scan path.\\n* We can only work with one bit cells.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](../../LICENSE) file.', metadata={'source': 'src/dft/README.md', 'file_path': 'src/dft/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Detailed Placement\\n\\nThe detailed placement module in OpenROAD (`dpl`) is based on OpenDP, or \\nOpen-Source Detailed Placement Engine. Its key features are: \\n\\n-   Fence region.\\n-   Fragmented ROWs.\\n\\n## Commands\\n\\n### Detailed Placement\\n\\nThe `detailed_placement` command performs detailed placement of instances\\nto legal locations after global placement.\\n\\n```tcl\\ndetailed_placement\\n    [-max_displacement disp|{disp_x disp_y}]\\n    [-disallow_one_site_gaps]\\n    [-report_file_name filename]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-max_displacement` | Max distance that an instance can be moved (in microns) when finding a site where it can be placed. Either set one value for both directions or set `{disp_x disp_y}` for individual directions. The default values are `{500, 100}`, and the allowed values within are integers `[0, MAX_INT]`. |\\n| `-disallow_one_site_gaps` | Disable one site gap during placement check. |\\n| `-report_file_name` | File name for saving the report to (e.g. `report.json`. |\\n\\n### Set Placement Padding\\n\\nThe `set_placement_padding` command sets left and right padding in multiples\\nof the row site width. Use the `set_placement_padding` command before\\nlegalizing placement to leave room for routing. Use the `-global` flag\\nfor padding that applies to all instances. Use  `-instances`\\nfor instance-specific padding.  The instances `insts` can be a list of instance\\nnames, or an instance object returned by the SDC `get_cells` command. To\\nspecify padding for all instances of a common master, use the `-filter`\\n\"ref_name == <name>\" option to `get_cells`.\\n\\n```tcl\\nset_placement_padding   \\n    -global|-masters masters|-instances insts\\n    [-right site_count]\\n    [-left site_count]\\n```\\n\\n#### Options\\n\\n```{warning}\\nEither one of these flags must be set: `-global | -masters | -instances`.\\nThe order of preference is `global > masters > instances`\\n```\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-global` | Set padding globally using `left` and `right` values. |\\n| `-masters` |  Set padding only for these masters using `left` and `right` values. | \\n| `-instances` | For `-instances`, you will set padding only for these insts using `left` and `right` values. |\\n| `-left` | Left padding (in site count). |\\n| `-right` | Right padding (in site count). |\\n| `instances` | Set padding for these list of instances. Not to be confused with the `-instances` switch above. |\\n\\n### Filler Placement\\n\\nThe `filler_placement` command fills gaps between detail-placed instances\\nto connect the power and ground rails in the rows. `filler_masters` is a\\nlist of master/macro names to use for filling the gaps. Wildcard matching\\nis supported, so `FILL*` will match, e.g., `FILLCELL_X1 FILLCELL_X16 FILLCELL_X2\\nFILLCELL_X32 FILLCELL_X4 FILLCELL_X8`.  To specify a different naming prefix\\nfrom `FILLER_` use `-prefix <new prefix>`.\\n\\n```tcl \\nfiller_placement\\n    [-prefix prefix]\\n    filler_masters\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-prefix` | Prefix to name the filler cells. The default value is `FILLER_`. |\\n| `filler_masters` | Filler master cells. | \\n\\n### Remove Fillers\\n\\nThis command removes all filler cells.\\n\\n```tcl\\nremove_fillers \\n```\\n\\nNo arguments are needed for this function. \\n\\n### Check Placement\\n\\nThe `check_placement` command checks the placement legality. It returns\\n`0` if the placement is legal.\\n\\n```tcl\\ncheck_placement\\n    [-verbose]\\n    [-disallow_one_site_gaps]\\n    [-report_filename filename]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-verbose` | Enable verbose logging. |\\n| `-disallow_one_site_gaps` | Disable one site gap during placement check. |\\n| `-report_file_name` | File name for saving the report to (e.g. `report.json`. |\\n\\n### Optimize Mirroring\\n\\nThe `optimize_mirroring` command mirrors instances about the Y axis in\\na weak attempt to reduce the total half-perimeter wirelength (HPWL).\\n\\n```tcl\\noptimize_mirroring\\n```\\n\\nNo arguments are needed for this function.', metadata={'source': 'src/dpl/README.md', 'file_path': 'src/dpl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='```tcl\\noptimize_mirroring\\n```\\n\\nNo arguments are needed for this function. \\n\\n### Useful Developer Commands\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/Opendp.cpp) or the [swig file](./src/Opendp.i).\\n\\n| Command Name | Description |\\n| ----- | ----- |\\n| `detailed_placement_debug` | Debug detailed placement. |\\n| `get_masters_arg` | Get masters from a design. |\\n| `get_inst_bbox` | Get bounding box of an instance. |\\n| `get_inst_grid_bbox` | Get grid bounding box of an instance. |\\n| `format_grid` | Format grid (takes in length `x` and site width `w` as inputs). |\\n| `get_row_site` | Get row site name.\\n\\n## Example scripts\\n\\nExamples scripts demonstrating how to run `dpl` on a sample design of `aes` as follows:\\n\\n```shell\\n./test/aes.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. Refer to this [section](../../README.md#regression-tests) for more information.\\n\\nSimply run the following script: \\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+opendp+in%3Atitle)\\nabout this tool.\\n\\n## Authors\\n\\n-   SangGi Do and Mingyu Woo (respective Ph. D. advisors: Seokhyeong Kang,\\n    Andrew B. Kahng).\\n-   Rewrite and port to OpenDB/OpenROAD by James Cherry, Parallax Software\\n\\n## References\\n1. Do, S., Woo, M., & Kang, S. (2019, May). Fence-region-aware mixed-height standard cell legalization. In Proceedings of the 2019 on Great Lakes Symposium on VLSI (pp. 259-262). [(.pdf)](https://dl.acm.org/doi/10.1145/3299874.3318012)\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/dpl/README.md', 'file_path': 'src/dpl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Detailed Routing\\n\\nThe Detailed Routing (`drt`) module in OpenROAD is based on the open-source\\ndetailed router, TritonRoute. TritonRoute consists of several main \\nbuilding blocks, including pin access analysis, track assignment,\\ninitial detailed routing,  search and repair, and a DRC engine.\\nThe initial development of the\\n[router](https://vlsicad.ucsd.edu/Publications/Conferences/363/c363.pdf)\\nis inspired by the [ISPD-2018 initial detailed routing\\ncontest](http://www.ispd.cc/contests/18/).  However, the current framework\\ndiffers and is built from scratch, aiming for an industrial-oriented scalable\\nand flexible flow.\\n\\nTritonRoute provides industry-standard LEF/DEF interface with\\nsupport of [ISPD-2018](http://www.ispd.cc/contests/18/) and\\n[ISPD-2019](http://www.ispd.cc/contests/19/) contest-compatible route\\nguide format.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Detailed Route\\n\\n```tcl\\ndetailed_route \\n    [-output_maze filename]\\n    [-output_drc filename]\\n    [-output_cmap filename]\\n    [-output_guide_coverage filename]\\n    [-drc_report_iter_step step]\\n    [-db_process_node name]\\n    [-disable_via_gen]\\n    [-droute_end_iter iter]\\n    [-via_in_pin_bottom_layer layer]\\n    [-via_in_pin_top_layer layer]\\n    [-or_seed seed]\\n    [-or_k_ k]\\n    [-bottom_routing_layer layer]\\n    [-top_routing_layer layer]\\n    [-verbose level]\\n    [-distributed]\\n    [-remote_host rhost]\\n    [-remote_port rport]\\n    [-shared_volume vol]\\n    [-cloud_size sz]\\n    [-clean_patches]\\n    [-no_pin_access]\\n    [-min_access_points count]\\n    [-save_guide_updates]\\n    [-repair_pdn_vias layer]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-output_maze` | Path to output maze log file (e.g. `output_maze.log`). |\\n| `-output_drc` | Path to output DRC report file (e.g. `output_drc.rpt`). |\\n| `-output_cmap` | Path to output congestion map file (e.g. `output.cmap`). |\\n| `-output_guide_coverage` | Path to output guide coverage file (e.g. `sample_coverage.csv`). |\\n| `-drc_report_iter_step` | Report DRC on each iteration which is a multiple of this step. The default value is `0`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-db_process_node` | Specify the process node. |\\n| `-disable_via_gen` | Option to diable via generation with bottom and top routing layer. The default value is disabled. | \\n| `-droute_end_iter` | Number of detailed routing iterations. The default value is `-1`, and the allowed values are integers `[1, 64]`. |\\n| `-via_in_pin_bottom_layer` | Via-in pin bottom layer name. |\\n| `-via_in_pin_top_layer` | Via-in pin top layer name. |\\n| `-or_seed` | Refer to developer arguments [here](#developer-arguments). |\\n| `-or_k` | Refer to developer arguments [here](#developer-arguments). |\\n| `-bottom_routing_layer` | Bottommost routing layer name. |\\n| `-top_routing_layer` | Topmost routing layer name. |\\n| `-verbose` | Sets verbose mode if the value is greater than 1, else non-verbose mode (must be integer, or error will be triggered.) |\\n| `-distributed` | Refer to distributed arguments [here](#distributed-arguments). |\\n| `-clean_patches` | Clean unneeded patches during detailed routing. | \\n| `-no_pin_access` | Disables pin access for routing. |\\n| `-min_access_points` | Minimum access points for standard cell and macro cell pins. | \\n| `-save_guide_updates` | Flag to save guides updates. |\\n| `-repair_pdn_vias` | This option is used for PDKs where M1 and M2 power rails run in parallel. |\\n\\n#### Developer arguments\\n\\nSome arguments that are helpful for developers are listed here. \\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-or_seed` | Random seed for the order of nets to reroute. The default value is `-1`, and the allowed values are integers `[0, MAX_INT]`. | \\n| `-or_k` | Number of swaps is given by $k * sizeof(rerouteNets)$. The default value is `0`, and the allowed values are integers `[0, MAX_INT]`. |', metadata={'source': 'src/drt/README.md', 'file_path': 'src/drt/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='### Detailed Route Debugging\\n\\nThe following command and arguments are useful when debugging error\\nmessages from `drt` and to understand its behavior.\\n\\n```tcl\\ndetailed_route_debug \\n    [-pa]\\n    [-ta]\\n    [-dr]\\n    [-maze]\\n    [-net name]\\n    [-pin name]\\n    [-worker x y]\\n    [-iter iter]\\n    [-pa_markers]\\n    [-dump_dr]\\n    [-dump_dir dir]\\n    [-pa_edge]\\n    [-pa_commit]\\n    [-write_net_tracks]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-pa` | Enable debug for pin access. |\\n| `-ta` | Enable debug for track assignment. |\\n| `-dr` | Enable debug for detailed routing. |\\n| `-maze` | Enable debug for maze routing. | \\n| `-net` | Enable debug for net name. |\\n| `-pin` | Enable debug for pin name. |\\n| `-worker` | Debugs routes that pass through the point `{x, y}`. |\\n| `-iter` | Specifies the number of debug iterations. The default value is `0`, and the accepted values are integers `[0, MAX_INT`. |\\n| `-pa_markers` | Enable pin access markers. |\\n| `-dump_dr` | Filename for detailed routing dump. |\\n| `-dump_dir` | Directory for detailed routing dump. |\\n| `-pa_edge` | Enable visibility of pin access edges. |\\n| `-pa_commit` | Enable visibility of pin access commits. |\\n| `-write_net_tracks` | Enable writing of net track assigments. |\\n\\n### Check Pin Access \\n\\n```tcl\\npin_access\\n    [-db_process_node name]\\n    [-bottom_routing_layer layer]\\n    [-top_routing_layer layer]\\n    [-min_access_points count]\\n    [-verbose level]\\n    [-distributed]\\n    [-remote_host rhost]\\n    [-remote_port rport]\\n    [-shared_volume vol]\\n    [-cloud_size sz]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-db_process_node` | Specify process node. |\\n| `-bottom_routing_layer` | Bottommost routing layer. |\\n| `-top_routing_layer` | Topmost routing layer. |\\n| `-min_access_points` | Minimum number of access points per pin. |\\n| `-verbose` | Sets verbose mode if the value is greater than 1, else non-verbose mode (must be integer, or error will be triggered.) |\\n| `-distributed` | Refer to distributed arguments [here](#distributed-arguments). |\\n\\n### Distributed arguments\\n\\nWe have compiled all distributed arguments in this section.\\n\\n```{note}\\nAdditional setup is required. Please refer to this [guide](./doc/Distributed.md).\\n```\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-distributed` | Enable distributed mode with Kubernetes and Google Cloud. |\\n| `-remote_host` | The host IP. |\\n| `-remote_port` | The value of the port to access from. |\\n| `-shared_volume` | The mount path of the nfs shared folder. |\\n| `-cloud_size` | The number of workers. |\\n\\n### Useful developer functions\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/TritonRoute.cpp) or the [swig file](./src/TritonRoute.i).\\n\\n| Function Name | Description |\\n| ----- | ----- |\\n| `detailed_route_set_default_via` | Set default via. |\\n| `detailed_route_set_unidirectional_layer` | Set unidirectional layer. |\\n| `step_dr` | Refer to function `detailed_route_step_drt`. | \\n| `check_drc` | Refer to function `check_drc_cmd`. |\\n\\n\\n\\n## Example scripts\\n\\nExample script demonstrating how to run TritonRoute on a sample design of `gcd`\\nin the Nangate45 technology node.\\n\\n```shell\\n# single machine example \\n./test/gcd_nangate45.tcl\\n\\n# distributed example\\n./test/gcd_nangate45_distributed.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests). \\n\\nSimply run the following script: \\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+tritonroute+in%3Atitle)\\nabout this tool.\\n\\n## References\\n\\nPlease cite the following paper(s) for publication:', metadata={'source': 'src/drt/README.md', 'file_path': 'src/drt/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='## References\\n\\nPlease cite the following paper(s) for publication:\\n\\n1.   A. B. Kahng, L. Wang and B. Xu, \"TritonRoute: The Open Source Detailed\\n    Router\", IEEE Transactions on Computer-Aided Design of Integrated Circuits\\n    and Systems (2020), doi:10.1109/TCAD.2020.3003234. [(.pdf)](https://ieeexplore.ieee.org/ielaam/43/9358030/9120211-aam.pdf)\\n1.   A. B. Kahng, L. Wang and B. Xu, \"The Tao of PAO: Anatomy of a Pin Access\\n    Oracle for Detailed Routing\", Proc. ACM/IEEE Design Automation Conf., 2020,\\n    pp. 1-6. [(.pdf)](https://vlsicad.ucsd.edu/Publications/Conferences/377/c377.pdf)\\n\\n## Authors\\n\\nTritonRoute was developed by graduate students Lutong Wang and\\nBangqi Xu from UC San Diego, and serves as the detailed router in the\\n[OpenROAD](https://theopenroadproject.org/) project.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/drt/README.md', 'file_path': 'src/drt/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Metal fill\\n\\nThis module inserts floating metal fill shapes to meet metal density\\ndesign rules while obeying DRC constraints. It is driven by a `json`\\nconfiguration file.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Density Fill\\n\\n```tcl\\ndensity_fill\\n    [-rules rules_file]\\n    [-area {lx ly ux uy}]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-rules` | Specify `json` rule file. |\\n| `-area` | Optional. If not specified, the core area will be used. |\\n\\n## Example scripts\\n\\nThe rules `json` file controls fill and you can see an example\\n[here](https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts/blob/master/flow/platforms/sky130hd/fill.json).\\n\\nThe schema for the `json` is:\\n\\n```json\\n{\\n  \"layers\": {\\n    \"<group_name>\": {\\n      \"layers\": \"<list of integer gds layers>\",\\n      \"names\": \"<list of name strings>\",\\n      \"opc\": {\\n        \"datatype\":  \"<list of integer gds datatypes>\",\\n        \"width\":   \"<list of widths in microns>\",\\n        \"height\":   \"<list of heightsin microns>\",\\n        \"space_to_fill\": \"<real: spacing between fills in microns>\",\\n        \"space_to_non_fill\": \"<real: spacing to non-fill shapes in microns>\",\\n        \"space_line_end\": \"<real: spacing to end of line in microns>\"\\n      },\\n      \"non-opc\": {\\n        \"datatype\":  \"<list of integer gds datatypes>\",\\n        \"width\":   \"<list of widths in microns>\",\\n        \"height\":   \"<list of heightsin microns>\",\\n        \"space_to_fill\": \"<real: spacing between fills in microns>\",\\n        \"space_to_non_fill\": \"<real: spacing to non-fill shapes in microns>\"\\n      }\\n    }, ...\\n  }\\n}\\n```\\n\\nThe `opc` section is optional depending on your process.\\n\\nThe width/height lists are effectively parallel arrays of shapes to try\\nin left to right order (generally larger to smaller).\\n\\nThe layer grouping is for convenience. For example in some technologies many\\nlayers have similar rules so it is convenient to have a `Mx`, `Cx` group.\\n\\nThis all started out in `klayout` so there are some obsolete fields that the\\nparser accepts but ignores (e.g., `space_to_outline`).\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests). \\n\\nSimply run the following script: \\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+metal%20fill+in%3Atitle)\\nabout this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/fin/README.md', 'file_path': 'src/fin/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# RePlAce\\n\\nRePlAce: Advancing Solution Quality and Routability Validation in Global Placement\\n\\nFeatures:\\n\\n-   Analytic and nonlinear placement algorithm. Solves\\n    electrostatic force equations using Nesterov\\'s method.\\n    ([link](https://cseweb.ucsd.edu/~jlu/papers/eplace-todaes14/paper.pdf))\\n-   Verified with various commercial technologies and research enablements using OpenDB\\n    (7/14/16/28/45/55/65nm).\\n-   Verified deterministic solution generation with various compilers and OS.\\n-   Supports Mixed-size placement mode.\\n\\n| <img src=\"./doc/image/adaptec2.inf.gif\" width=350px> | <img src=\"./doc/image/coyote_movie.gif\" width=400px> |\\n|:--:|:--:|\\n| Visualized examples from ISPD 2006 contest; adaptec2.inf |Real-world Design: Coyote (TSMC16 7.5T) |\\n\\n## Commands\\n\\n```\\nglobal_placement\\n    [-timing_driven]\\n    [-routability_driven]\\n    [-skip_initial_place]\\n    [-incremental]\\n    [-bin_grid_count grid_count]\\n    [-density target_density]\\n    [-init_density_penalty init_density_penalty]\\n    [-init_wirelength_coef init_wirelength_coef]\\n    [-min_phi_coef min_phi_conef]\\n    [-max_phi_coef max_phi_coef]\\n    [-overflow overflow]\\n    [-initial_place_max_iter initial_place_max_iter]\\n    [-initial_place_max_fanout initial_place_max_fanout]\\n    [-routability_check_overflow routability_check_overflow]\\n    [-routability_max_density routability_max_density]\\n    [-routability_max_bloat_iter routability_max_bloat_iter]\\n    [-routability_max_inflation_iter routability_max_inflation_iter]\\n    [-routability_target_rc_metric routability_target_rc_metric]\\n    [-routability_inflation_ratio_coef routability_inflation_ratio_coef]\\n    [-routability_pitch_scale routability_pitch_scale]\\n    [-routability_max_inflation_ratio routability_max_inflation_ratio]\\n    [-routability_rc_coefficients routability_rc_coefficients]\\n    [-timing_driven_net_reweight_overflow]\\n    [-timing_driven_net_weight_max]\\n    [-timing_driven_nets_percentage]\\n    [-pad_left pad_left]\\n    [-pad_right pad_right]\\n    [-verbose_level level]\\n    [-force_cpu]\\n```\\n\\n```\\ncluster_flops  \\n    [-tray_weight tray_weight]  \\n    [-timing_weight timing_weight]  \\n    [-max_split_size max_split_size]  \\n```\\n\\n### Tuning Parameters', metadata={'source': 'src/gpl/README.md', 'file_path': 'src/gpl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"```\\ncluster_flops  \\n    [-tray_weight tray_weight]  \\n    [-timing_weight timing_weight]  \\n    [-max_split_size max_split_size]  \\n```\\n\\n### Tuning Parameters\\n\\n- `-timing_driven`: Enable timing-driven mode\\n- `-routability_driven`: Enable routability-driven mode\\n- `-skip_initial_place` : Skip the initial placement (BiCGSTAB solving) before Nesterov placement. IP improves HPWL by ~5% on large designs. Equal to '-initial_place_max_iter 0'\\n- `-incremental` : Enable the incremental global placement. Users would need to tune other parameters (e.g., init_density_penalty) with pre-placed solutions.\\n- `-bin_grid_count`: set bin grid's counts. Default value is defined by internal heuristic. Allowed values are  `[64,128,256,512,..., int]`.\\n- `-density`: set target density. Default value is 0.70. Allowed values are `[0-1, float]`.\\n- `-init_density_penalty`: set initial density penalty. Default value is 8e-5. Allowed values are `[1e-6 - 1e6, float]`.\\n- `-init_wirelength_coef`: set initial wirelength coefficient. Default value is 0.25. Allowed values are `[unlimited, float]`.\\n- `-min_phi_coef`: set `pcof_min(_k Lower Bound)`. Default value is 0.95. Allowed values are `[0.95-1.05, float]`.\\n- `-max_phi_coef`: set `pcof_max(_k Upper Bound)`. Default value is 1.05. Allowed values are `[1.00-1.20, float]`.\\n- `-overflow`: set target overflow for termination condition. Default value is 0.1. Allowed values are `[0-1, float]`.\\n- `-initial_place_max_iter`: set maximum iterations in initial place. Default value is 20. Allowed values are `[0-MAX_INT, int]`.\\n- `-initial_place_max_fanout`: set net escape condition in initial place when 'fanout >= initial_place_max_fanout'. Default value is 200. Allowed values are `[1-MAX_INT, int]`.\\n- `-timing_driven_net_reweight_overflow`: set overflow threshold for timing-driven net reweighting. Allowed values are `tcl list of [0-100, int]`.\\n- `-timing_driven_net_weight_max`: Set the multiplier for the most timing critical nets. Default value is 1.9.\\n- `-timing_driven_nets_percentage`: Set the percentage of nets that are reweighted in timing-driven mode. Default value is 10. Allowed values are `[0-100, float]`   \\n- `-verbose_level`: set verbose level for RePlAce. Default value is 1. Allowed values are `[0-5, int]`.\\n- `-force_cpu`: Force to use the CPU solver even if the GPU is available.\\n- `tray_weight`: Set the weighting factor for tray cost in flip-flop clustering (recommended to be `[20.0, float]`).    \\n- `timing_weight`: Set the weighting factor for timing-critical paths in flip-flop clusering (recommended to be `[1.0. float]`).   \\n- `max_split_size`: The maximum size of a single pointset after running the pointset decomposition algorithm for runtime improvement in flop clustering (to not run pointset decomposition, set as `-1`).  \\n\\n\\n`-timing_driven` does a virtual `repair_design` to find slacks and\\nweight nets with low slack. It adjusts the worst slacks (10% by default,\\nmodified with -timing_driven_nets_percentage) using a multiplier (1.9 by\\ndefault, modified with `-timing_driven_net_weight_max`). The multiplier\\nis scaled from the full value for the worst slack, to 1.0 at the\\ntiming_driven_nets_percentage point. Use the `set_wire_rc` command to set\\nresistance and capacitance of estimated wires used for timing.\\n\\n## Example scripts\\n\\n## Regression tests\\n\\n## Limitations\\n\\n## Using the Python interface to gpl\\n\\nThis api tries to stay close to the api defined in C++ class `Replace`\\nthat is located in gpl/include/gpl/Replace.h\\n\\nWhen initializing a design, a sequence of Python commands might look like\\nthe following:\\n\\n    from openroad import Design, Tech\\n    tech = Tech()\\n    tech.readLef(...)\\n    design = Design(tech)\\n    design.readDef(...)\\n    gpl = design.getReplace()\\n    \\nHere is an example of some options / configurations to the global placer.\\n(See Replace.h for a complete list)\", metadata={'source': 'src/gpl/README.md', 'file_path': 'src/gpl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='gpl.setInitialPlaceMaxIter(iter)\\n    gpl.setSkipIoMode(skip_io)\\n    gpl.setTimingDrivenMode(timing_driven)\\n    gpl.setTimingNetWeightMax(weight)\\n\\nThere are some useful Python functions located in the file\\ngrt/test/grt_aux.py but these are not considered a part of the (final)\\napi and they may change.\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+replace+in%3Atitle)\\nabout this tool.\\n\\n## External references\\n\\n-   C.-K. Cheng, A. B. Kahng, I. Kang and L. Wang, \"RePlAce: Advancing\\n    Solution Quality and Routability Validation in Global Placement\", IEEE\\n    Transactions on Computer-Aided Design of Integrated Circuits and Systems,\\n    38(9) (2019), pp. 1717-1730.\\n-   J. Lu, P. Chen, C.-C. Chang, L. Sha, D. J.-H. Huang, C.-C. Teng and\\n    C.-K. Cheng, \"ePlace: Electrostatics based Placement using Fast Fourier\\n    Transform and Nesterov\\'s Method\", ACM TODAES 20(2) (2015), article 17.\\n-   J. Lu, H. Zhuang, P. Chen, H. Chang, C.-C. Chang, Y.-C. Wong, L. Sha,\\n    D. J.-H. Huang, Y. Luo, C.-C. Teng and C.-K. Cheng, \"ePlace-MS:\\n    Electrostatics based Placement for Mixed-Size Circuits\", IEEE TCAD 34(5)\\n    (2015), pp. 685-698.\\n-   A. B. Kahng, J. Li and L. Wang,   \\n    \"Improved Flop Tray-Based Design Implementation for Power Reduction\",   \\n    IEEE/ACM ICCAD, 2016, pp. 20:1-20:8.   \\n\\n-   The timing-driven mode has been implemented by\\n    Mingyu Woo (only available in [legacy repo in standalone\\n    branch](https://github.com/The-OpenROAD-Project/RePlAce/tree/standalone).)\\n-   The routability-driven mode has been implemented by Mingyu Woo.\\n-   Timing-driven mode re-implementation is ongoing with the current\\n    clean-code structure.\\n\\n ## Authors\\n\\n-   Authors/maintainer since Jan 2020: Mingyu Woo (Ph.D. Advisor:\\n    Andrew. B. Kahng)\\n-   Original open-sourcing of RePlAce: August 2018, by Ilgweon Kang\\n    (Ph.D. Advisor: Chung-Kuan Cheng), Lutong Wang (Ph.D. Advisor: Andrew\\n    B. Kahng), and Mingyu Woo (Ph.D. Advisor: Andrew B. Kahng).\\n-   Also thanks to Dr. Jingwei Lu for open-sourcing the previous\\n    ePlace-MS/ePlace project code.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/gpl/README.md', 'file_path': 'src/gpl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='convert -delay 20 cGP2D*.jpg -delay 100 ../globalPlaceResult.jpg animated.gif', metadata={'source': 'src/gpl/makegif.sh', 'file_path': 'src/gpl/makegif.sh', 'file_name': 'makegif.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='# Global Routing\\n\\nThe global routing module in OpenROAD (`grt`) is based on FastRoute, an\\nopen-source global router originally derived from Iowa State University\\'s\\nFastRoute4.1 algorithm.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Global Route\\n\\n```tcl\\nglobal_route \\n    [-guide_file out_file]\\n    [-congestion_iterations iterations]\\n    [-congestion_report_file file_name]\\n    [-congestion_report_iter_step steps]\\n    [-grid_origin {x y}]\\n    [-critical_nets_percentage percent]\\n    [-allow_congestion]\\n    [-verbose]\\n    [-start_incremental]\\n    [-end_incremental]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-guide_file` | Set the output guides file name (e.g., `route.guide`). |\\n| `-congestion_iterations` | Set the number of iterations made to remove the overflow of the routing. The default value is `50`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-congestion_report_file` | Set the file name to save the congestion report. The file generated can be read by the DRC viewer in the GUI (e.g., `report_file.rpt`). |\\n| `-congestion_report_iter_step` | Set the number of iterations to report. The default value is `0`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-grid_origin` | Set the (x, y) origin of the routing grid in DBU. For example, `-grid_origin {1 1}` corresponds to the die (0, 0) + 1 DBU in each x--, y- direction. |\\n| `-critical_nets_percentage` | Set the percentage of nets with the worst slack value that are considered timing critical, having preference over other nets during congestion iterations (e.g. `-critical_nets_percentage 30`). The default value is `0`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-allow_congestion` | Allow global routing results to be generated with remaining congestion. The default is false. |\\n| `-verbose` | This flag enables the full reporting of the global routing. |\\n| `-start_incremental` | This flag initializes the GRT listener to get the net modified. The default is false. |\\n| `-end_incremental` | This flag run incremental GRT with the nets modified. The default is false. |\\n\\n### Set Routing Layers\\n\\n```tcl\\nset_routing_layers \\n    [-signal min-max]\\n    [-clock min-max]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-signal` | Set the min and max routing signal layer (names) in this format \"%s-%s\". |\\n| `-clock` | Set the min and max routing clock layer (names) in this format \"%s-%s\". |\\n\\nExample: `set_routing_layers -signal Metal2-Metal10 -clock Metal6-Metal9`\\n\\n### Set Macro Extension\\n\\n```tcl\\nset_macro_extension extension\\n```\\n\\n#### Options\\n\\n| Argument Name | Description | \\n| ----- | ----- |\\n| `extension` | Number of `GCells` added to the blockage boundaries from macros. A `GCell` is typically defined in terms of `Mx` routing tracks.  The default `GCell` size is 15 `M3` pitches. | \\n\\nExample: `set_macro_extension 2`\\n\\n### Set Pin Offset\\n\\n```tcl\\nset_pin_offset offset \\n```\\n\\n#### Options\\n\\n| Argument Name | Description | \\n| ----- | ----- |\\n| `offset` | Pin offset in microns (must be a positive integer). | \\n\\n### Set Global Routing Layer Adjustment\\n\\nThe `set_global_routing_layer_adjustment` command sets routing resource\\nadjustments in the routing layers of the design.  Such adjustments reduce the number of\\nrouting tracks that the global router assumes to exist. This promotes the spreading of routing\\nand reduces peak congestion, to reduce challenges for detailed routing.\\n\\n```tcl\\nset_global_routing_layer_adjustment layer adjustment\\n```\\n\\n#### Options\\n\\n| Argument Name | Description | \\n| ----- | ----- |\\n| `layer` | Integer for the layer number (e.g. for M1 you would use 1). |\\n| `adjustment` | Float indicating the percentage reduction of each edge in the specified layer. |', metadata={'source': 'src/grt/README.md', 'file_path': 'src/grt/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='You can set adjustment for a\\nspecific layer, e.g., `set_global_routing_layer_adjustment Metal4 0.5` reduces\\nthe routing resources of routing layer `Metal4` by 50%.  You can also set adjustment\\nfor all layers at once using `*`, e.g., `set_global_routing_layer_adjustment * 0.3` reduces the routing resources of all routing layers by 30%.  And, you can\\nalso set resource adjustment for a layer range, e.g.: `set_global_routing_layer_adjustment\\nMetal4-Metal8 0.3` reduces the routing resources of routing layers  `Metal4`,\\n`Metal5`, `Metal6`, `Metal7` and `Metal8` by 30%.\\n\\n### Set Routing Alpha\\n\\nBy default the global router uses heuristic rectilinear Steiner minimum\\ntrees (RSMTs) as an initial basis to construct route guides. An RSMT\\ntries to minimize the total wirelength needed to connect a given set\\nof pins.  The Prim-Dijkstra heuristic is an alternative net topology\\nalgorithm that supports a trade-off between total wirelength and maximum\\npath depth from the net driver to its loads. The `set_routing_alpha`\\ncommand enables the Prim/Dijkstra algorithm and sets the alpha parameter\\nused to trade-off wirelength and path depth.  Alpha is between 0.0\\nand 1.0. When alpha is 0.0 the net topology minimizes total wirelength\\n(i.e. capacitance).  When alpha is 1.0 it minimizes longest path between\\nthe driver and loads (i.e., maximum resistance).  Typical values are\\n0.4-0.8. You can call it multiple times for different nets.\\n\\n```tcl\\nset_routing_alpha \\n    [-net net_name] \\n    [-min_fanout fanout]\\n    [-min_hpwl hpwl]\\n    alpha\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-net` | Net name. | \\n| `-min_fanout` | Set the minimum number for fanout. | \\n| `-min_hpwl` | Set the minimum half-perimetere wirelength (microns). | \\n| `alpha` | Float between 0 and 1 describing the trade-off between wirelength and path depth. |\\n\\nExample: `set_routing_alpha -net clk 0.3` sets the alpha value of 0.3 for net *clk*.\\n\\n### Set Global Routing Region Adjustment\\n\\n```tcl\\nset_global_routing_region_adjustment\\n    {lower_left_x lower_left_y upper_right_x upper_right_y}\\n    -layer layer \\n    -adjustment adjustment\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `lower_left_x`, `lower_left_y`, `upper_right_x` , `upper_right_y` | Bounding box to consider. |\\n| `-layer` | Integer for the layer number (e.g. for M1 you would use 1). |\\n| `-adjustment` | Float indicating the percentage reduction of each edge in the specified layer. |\\n\\nExample: `set_global_routing_region_adjustment {1.5 2 20 30.5} -layer Metal4 -adjustment 0.7`\\n\\n### Set Global Routing Randomness\\n\\nThe randomized global routing shuffles the\\norder of the nets and randomly subtracts or adds to the capacities of\\na random set of edges. \\n\\n```tcl\\nset_global_routing_random \\n    [-seed seed]\\n    [-capacities_perturbation_percentage percent]\\n    [-perturbation_amount value]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-seed` | Sets the random seed (must be non-zero for randomization). |\\n| `-capacities_perturbation_percentage` | Sets the percentage of edges whose capacities are perturbed. By default, the edge capacities are perturbed by adding or subtracting 1 (track) from the original capacity.  |\\n| `-perturbation_amount` | Sets the perturbation value of the edge capacities. This option is only meaningful when `-capacities_perturbation_percentage` is used. |\\n\\nExample:\\n`set_global_routing_random -seed 42 \\\\\\n  -capacities_perturbation_percentage 50 \\\\\\n  -perturbation_amount 2`\\n\\n### Set Specific Nets to Route\\n\\nThe `set_nets_to_route` command defines a list of nets to route. Only the nets\\ndefined in this command are routed, leaving the remaining nets without any\\nglobal route guides.\\n\\n```tcl\\nset_nets_to_route \\n    net_names \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `net_names` | Tcl list of set of nets (e.g. `{net1, net2}`). |\\n\\n### Repair Antennas', metadata={'source': 'src/grt/README.md', 'file_path': 'src/grt/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='```tcl\\nset_nets_to_route \\n    net_names \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `net_names` | Tcl list of set of nets (e.g. `{net1, net2}`). |\\n\\n### Repair Antennas\\n\\nThe `repair_antennas` command checks the global routing for antenna\\nviolations and repairs the violations by inserting diodes near the\\ngates of the violating nets.  By default the command runs only one\\niteration to repair antennas. Filler instances added by the\\n`filler_placement` command should NOT be in the database when\\n`repair_antennas` is called. \\n\\n```tcl\\nrepair_antennas \\n    [diode_cell]\\n    [-iterations iterations]\\n    [-ratio_margin margin]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `diode_cell` | Diode cell to fix antenna violations. |\\n| `-iterations` | Number of iterations. The default value is `1`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-ratio_margin` | Add a margin to the antenna ratios. The default value is `0`, and the allowed values are integers `[0, 100]`. |\\n\\nSee LEF/DEF 5.8 Language Reference, Appendix C, \"Calculating and\\nFixing Process Antenna Violations\" for a [description](coriolis.lip6.fr/doc/lefdef/lefdefref/lefdefref.pdf) \\nof antenna violations.\\n\\nIf no `diode_cell` argument is specified the LEF cell with class CORE, ANTENNACELL will be used.\\nIf any repairs are made the filler instances are remove and must be\\nplaced with the `filler_placement` command.\\n\\nIf the LEF technology layer `ANTENNADIFFSIDEAREARATIO` properties are constant\\ninstead of PWL, inserting diodes will not improve the antenna ratios, \\nand thus, no\\ndiodes are inserted. The following warning message will be reported:\\n\\n```\\n[WARNING GRT-0243] Unable to repair antennas on net with diodes.\\n```\\n\\n### Write Global Routing Guides\\n\\n```tcl\\nwrite_guides file_name\\n```\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `file_name` | Guide file name. |\\n\\nExample: `write_guides route.guide`.\\n\\n### Estimate Global Routing Parasitics\\n\\nTo estimate RC parasitics based on global route results, use the `-global_routing`\\noption of the `estimate_parasitics` command.\\n\\n```{note}\\nTo see the function definition for `estimate_parasitics`, refer to \\n[Resizer docs](../rsz/README.md#estimate-parasitics).\\n```\\n\\n```tcl\\nestimate_parasitics -global_routing\\n```\\n\\n### Plot Global Routing Guides\\n\\nThe `draw_route_guides` command plots the route guides for a set of nets.\\nTo erase the route guides from the GUI, pass an empty list to this command:\\n`draw_route_guides {}`.\\n\\n```tcl\\ndraw_route_guides \\n    net_names \\n    [-show_pin_locations]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `net_names` | Tcl list of set of nets (e.g. `{net1, net2}`). |\\n| `-show_pin_locations` | Draw circles for the pin positions on the routing grid. |\\n\\n### Report Wirelength\\n\\nThe `report_wire_length` command reports the wire length of the nets. Use the `-global_route`\\nand the `-detailed_route` flags to report the wire length from global and detailed routing,\\nrespectively. If none of these flags are used, the tool will identify the state of the design\\nand report the wire length accordingly.\\n\\n```tcl\\nreport_wire_length \\n    [-net net_list]\\n    [-file file]\\n    [-global_route]\\n    [-detailed_route]\\n    [-verbose]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-net` | List of nets to report the wirelength. Use `*` to report the wire length for all nets of the design. |\\n| `-file` | The name of the file for the wirelength report. |\\n| `-global_route` | Report the wire length of the global routing. |\\n| `-detailed_route` | Report the wire length of the detailed routing. |\\n| `-verbose` | This flag enables the full reporting of the layer-wise wirelength information. |\\n\\nExample: `report_wire_length -net {clk net60} -global_route -detailed_route -verbose -file out.csv`\\n\\n### Debug Mode', metadata={'source': 'src/grt/README.md', 'file_path': 'src/grt/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='Example: `report_wire_length -net {clk net60} -global_route -detailed_route -verbose -file out.csv`\\n\\n### Debug Mode\\n\\nThe `global_route_debug` command allows you to start a debug mode to view the status of the Steiner Trees.\\nIt also allows you to dump the input positions for the Steiner tree creation of a net.\\nThis must be used before calling the `global_route` command. \\nSet the name of the net and the trees that you want to visualize.\\n\\n```tcl\\nglobal_route_debug \\n    [-st]\\n    [-rst]\\n    [-tree2D]\\n    [-tree3D]\\n    [-saveSttInput file_name]\\n    [-net net_name]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-st` | Show the Steiner Tree generated by `stt`. |\\n| `-rst` | Show the Rectilinear Steiner Tree generated by `grt`. |\\n| `-tree2D` | Show the Rectilinear Steiner Tree generated by `grt` after the overflow iterations. |\\n| `-tree3D` | Show the 3D Rectilinear Steiner Tree post-layer assignment. |\\n| `-saveSttInput` | File name to save `stt` input of a net. |\\n| `-net` | The name of the net name to be displayed. |\\n\\n## Example scripts\\n\\nExamples scripts demonstrating how to run FastRoute on a sample design of `gcd` as follows:\\n\\n```shell\\n./test/gcd.tcl\\n```\\n\\n### Read Global Routing Guides\\n\\n```tcl\\nread_guides file_name \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `file_name` | Path to global routing guide. | \\n\\n### Useful developer functions\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/GlobalRouter.cpp) or the [swig file](./src/GlobalRouter.i).\\n\\n| Function Name | Description |\\n| ----- | ----- |\\n| `check_routing_layer` | Check if the layer is within the min/max routing layer specified. |\\n| `parse_layer_name` | Get routing layer number from layer name |\\n| `parse_layer_range` | Parses a range from `layer_range` argument of format (%s-%s). `cmd` argument is not used. |\\n| `check_region` | Checks the defined region if its within the die area. |\\n| `define_layer_range` | Provide a Tcl list of layers and automatically generate the min and max layers for signal routing. |\\n| `define_clock_layer_range| Provide a Tcl list of layers and automatically generate the min and max layers for clock routing. |\\n| `have_detailed_route` | Checks if block has detailed route already. |\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests). \\n\\nSimply run the following script: \\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## Using the Python interface to grt\\n\\n```{warning}\\nThe `Python` interface is currently in development and is subject to change.\\n```\\n\\nThe `Python` API tries to stay close to the API defined in the `C++` class\\n`GlobalRouter` that is located [here](./include/grt/GlobalRouter.h)\\n\\nWhen initializing a design, a sequence of `Python` commands might look like\\nthe following:\\n\\n```python\\nfrom openroad import Design, Tech\\ntech = Tech()\\ntech.readLef(...)\\ndesign = Design(tech)\\ndesign.readDef(...)\\ngr = design.getGlobalRouter()\\n```    \\n\\nHere are some options to the `global_route`\\ncommand. (See `GlobalRouter.h` for a complete list)\\n\\n```python\\ngr.setGridOrigin(x, y)                     # int, default 0,0\\ngr.setCongestionReportFile(file_name)      # string\\ngr.setOverflowIterations(n)                # int, default 50\\ngr.setAllowCongestion(allowCongestion)     # boolean, default False\\ngr.setCriticalNetsPercentage(percentage)   # float\\ngr.setMinRoutingLayer(minLayer)            # int\\ngr.setMaxRoutingLayer(maxLayer)            # int\\ngr.setMinLayerForClock(minLayer)           # int\\ngr.setMaxLayerForClock(maxLayer)           # int\\ngr.setVerbose(v)                           # boolean, default False\\n```\\n\\nand when ready to actually do the global route:\\n\\n```python\\ngr.globalRoute(save_guides)                # boolean, default False\\n```    \\n\\nIf you have set `save_guides` to True, you can then save the guides in `file_name` with:', metadata={'source': 'src/grt/README.md', 'file_path': 'src/grt/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='```python\\ngr.globalRoute(save_guides)                # boolean, default False\\n```    \\n\\nIf you have set `save_guides` to True, you can then save the guides in `file_name` with:\\n\\n```python\\ndesign.getBlock().writeGuides(file_name)\\n```\\n\\nYou can find the index of a named layer with\\n\\n```python\\nlindex = tech.getDB().getTech().findLayer(layer_name)\\n```\\n\\nor, if you only have the `Python` design object\\n\\n```python\\nlindex = design.getTech().getDB().getTech().findLayer(layer_name)\\n```    \\n\\nBe aware that much of the error checking is done in `Tcl`, so that with\\nthe current `C++` / `Python` API, that might be an issue to deal\\nwith. There are also some useful `Python` functions located in the `grt_aux.py` [file](./test/grt_aux.py)\\nbut these are not considered a part of the *final* API and may be subject to change.\\n\\n## FAQs\\n\\nCheck out\\n[GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+fastroute+in%3Atitle)\\nabout this tool.\\n\\n## References\\n\\n-   Database comes from [OpenDB](https://github.com/The-OpenROAD-Project/OpenDB)\\n-   [FastRoute 4.1 documentation](src/fastroute/README).  The FastRoute4.1\\n    version was received from [Yue Xu](mailto:yuexu@iastate.edu) on June 15, 2019.\\n-   Min Pan, Yue Xu, Yanheng Zhang and Chris Chu. \"FastRoute: An Efficient and\\n    High-Quality Global Router. VLSI Design, Article ID 608362, 2012.\"\\n    Available [here](https://home.engineering.iastate.edu/~cnchu/pubs/j52.pdf).\\n-   C. J. Alpert, T. C. Hu, J. H. Huang, A. B. Kahng and\\n    D. Karger, \"Prim-Dijkstra Tradeoffs for Improved Performance-Driven\\n    Global Routing\", IEEE Transactions on Computer-Aided Design of\\n    Integrated Circuits and Systems 14(7) (1995), pp. 890-896. Available\\n    [here](https://vlsicad.ucsd.edu/Publications/Journals/j18.pdf).\\n\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/grt/README.md', 'file_path': 'src/grt/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Graphical User Interface\\n\\nThe graphical user interface can be access by launching OpenROAD with ``-gui`` or by opening it from the command-line with ``gui::show``.\\n\\n## Commands\\n\\n### Add buttons to the toolbar\\n\\n```\\ncreate_toolbar_button [-name name]\\n                      -text button_text\\n                      -script tcl_script \\n                      [-echo]\\n```\\n\\nReturns: name of the new button, either ``name`` or ``buttonX``.\\n\\nOptions description:\\n- ``button_text``: The text to put on the button.\\n- ``tcl_script``: The tcl script to evaluate when the button is pressed.\\n- ``name``: (optional) name of the button, used when deleting the button.\\n- ``echo``: (optional) indicate that the commands in the ``tcl_script`` should be echoed in the log.\\n\\nTo remove the button: \\n\\n```\\ngui::remove_toolbar_button name\\n```\\n\\n### Add items to the menubar\\n\\n```\\ncreate_menu_item [-name name]\\n                 [-path menu_path]\\n                 -text item_text\\n                 -script tcl_script\\n                 [-shortcut key_shortcut] \\n                 [-echo]\\n```\\n\\nReturns: name of the new item, either ``name`` or ``actionX``.\\n\\nOptions description:\\n- ``item_text``: The text to put on the item.\\n- ``tcl_script``: The tcl script to evaluate when the button is pressed.\\n- ``name``: (optional) name of the item, used when deleting the item.\\n- ``menu_path``: (optional) Menu path to place the new item in (hierarchy is separated by /), defaults to \"Custom Scripts\", but this can also be \"Tools\" or \"New menu/New submenu\".\\n- ``key_shortcut``: (optional) key shortcut to trigger this item.\\n- ``echo``: (optional) indicate that the commands in the ``tcl_script`` should be echoed in the log.\\n\\nTo remove the item: \\n\\n```\\ngui::remove_menu_item name\\n```\\n\\n\\n### Save screenshot of layout\\n\\nThis command can be both be used when the GUI is active and not active.\\n\\n```\\nsave_image [-resolution microns_per_pixel]\\n           [-area {x0 y0 x1 y1}]\\n           [-width width]\\n           [-display_option {option value}]\\n           filename\\n```\\n\\nOptions description:\\n- ``filename`` path to save the image to.\\n- ``x0, y0`` first corner of the layout area (in microns) to be saved, default is to save what is visible on the screen unless called when gui is not active and then it selected the whole block.\\n- ``x1, y1`` second corner of the layout area (in microns) to be saved, default is to save what is visible on the screen unless called when gui is not active and then it selected the whole block.\\n- ``microns_per_pixel`` resolution in microns per pixel to use when saving the image, default will match what the GUI has selected.\\n- ``width`` width of the output image in pixels, default will be computed from the resolution. Cannot be used with ``-resolution``.\\n- ``option`` specific setting for a display option to show or hide specific elements. For example, to hide metal1 ``-display_option {Layers/metal1 false}``, to show routing tracks ``-display_option {Tracks/Pref true}``, or to show everthing ``-display_option {* true}``.\\n\\n### Save screenshot of clock trees\\n\\n```\\nsave_clocktree_image filename\\n                     -clock clock_name\\n                     [-width width]\\n                     [-height height]\\n                     [-corner corner]\\n```\\n\\nOptions description:\\n- ``filename`` path to save the image to.\\n- ``-clock`` name of the clock to save the clocktree for.\\n- ``-corner`` name of the timing corner to save the clocktree for, default to the first corner defined.\\n- ``-height`` height of the image in pixels, defaults to the height of the GUI widget.\\n- ``-width`` width of the image in pixels, defaults to the width of the GUI widget.\\n\\n### Selecting objects\\n\\n```\\nselect -type object_type\\n       [-name glob_pattern]\\n       [-filter attribute=value]\\n       [-case_insensitive]\\n       [-highlight group]\\n```\\n\\nReturns: number of objects selected.', metadata={'source': 'src/gui/README.md', 'file_path': 'src/gui/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"```\\nselect -type object_type\\n       [-name glob_pattern]\\n       [-filter attribute=value]\\n       [-case_insensitive]\\n       [-highlight group]\\n```\\n\\nReturns: number of objects selected.\\n\\nOptions description:\\n- ``object_type``: name of the object type. For example, ``Inst`` for instances, ``Net`` for nets, and ``DRC`` for DRC violations.\\n- ``glob_pattern``: (optional) filter selection by the specified name. For example, to only select clk nets ``*clk*``. Use ``-case_insensitive`` to filter based on case insensitive instead of case sensitive.\\n- ``attribute=value``: (optional) filter selection based on the objects' properties. ``attribute`` represents the property's name and ``value`` the property's value. In case the property holds a collection (e. g. BTerms in a Net) or a table (e. g. Layers in a Generate Via Rule) ``value`` can be any element within those. A special case exists for checking whether a collection is empty or not by using the value ``CONNECTED``. This can be useful to select a specific group of elements (e. g. BTerms=CONNECTED will select only Nets connected to Input/Output Pins).\\n- ``group``: (optional) add the selection to the specific highlighting group. Values can be 0 to 7.\\n\\n### Displaying timing cones\\n\\n```\\ndisplay_timing_cone pin\\n                    [-fanin]\\n                    [-fanout]\\n                    [-off]\\n```\\n\\nOptions description:\\n- ``pin``: name of the instance or block pin.\\n- ``fanin``: (optional) display the fanin timing cone.\\n- ``fanout``: (optional) display the fanout timing cone.\\n- ``off``: (optional) remove the timing cone.\\n\\n### Limit drawing to specific nets\\n\\n```\\nfocus_net net\\n          [-remove]\\n          [-clear]\\n```\\n\\nOptions description:\\n- ``pin``: name of the net.\\n- ``remove``: (optional) removes the net from from the focus.\\n- ``clear``: (optional) clears all nets from focus.\\n\\n## TCL functions\\n\\n### Support\\n\\nDetermine is the GUI is active:\\n\\n```\\ngui::enabled\\n```\\n\\nAnnounce to the GUI that a design was loaded \\n(note: this is only needed when the design was loaded through the odb API and not via ``read_def`` or ``read_db``):\\n\\n```\\ngui::design_created\\n```\\n\\nTo load the results of a DRC report:\\n\\n```\\ngui::load_drc filename\\n```\\n\\n### Opening and closing\\n\\nTo open the GUI from the command-line (this command does not return until the GUI is closed):\\n\\n```\\ngui::show\\ngui::show script\\ngui::show script interactive\\n```\\n\\nOptions description:\\n- ``script`` TCL script to evaluate in the GUI.\\n- ``interactive`` indicates if true the GUI should open in an interactive session (default), or if false that the GUI would execute the script and return to the terminal.\\n\\nTo close the GUI and return to the command-line:\\n\\n```\\ngui::hide\\n```\\n\\n### Layout navigation\\n\\nTo fit the whole layout in the window:\\n\\n```\\ngui::fit\\n```\\n\\nTo zoom in our out to a specific region:\\n\\n```\\ngui::zoom_to x0 y0 x1 y1\\n```\\n\\nOptions description:\\n- ``x0, y0`` first corner of the layout area in microns.\\n- ``x1, y1`` second corner of the layout area in microns.\\n\\nTo zoom in the layout:\\n\\n```\\ngui::zoom_in\\ngui::zoom_in x y\\n```\\n\\nOptions description:\\n- ``x, y`` new center of layout.\\n\\nTo zoom out the layout:\\n\\n```\\ngui::zoom_out\\ngui::zoom_out x y\\n```\\n\\nOptions description:\\n- ``x, y`` new center of layout.\\n\\nTo move the layout to new area:\\n\\n```\\ngui::center_at x y\\n```\\n\\nOptions description:\\n- ``x, y`` new center of layout.\\n\\nTo change the resolution to a specific value:\\n\\n```\\ngui::set_resolution resolution\\n```\\n\\nOptions description:\\n- ``resolution`` database units per pixel.\\n\\n### Selections\\n\\nTo add a single net to the selected items:\\n\\n```\\ngui::selection_add_net name\\n```\\n\\nOptions description:\\n- ``name`` name of the net to add.\\n\\nTo add several nets to the selected items:\\n\\n```\\ngui::selection_add_nets name_regex\\n```\\n\\nOptions description:\\n- ``name_regex`` regular expression of the net names to add.\\n\\nTo add a single instance to the selected items:\\n\\n```\\ngui::selection_add_inst name\\n```\\n\\nOptions description:\\n- ``name`` name of the instance to add.\", metadata={'source': 'src/gui/README.md', 'file_path': 'src/gui/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='To add a single instance to the selected items:\\n\\n```\\ngui::selection_add_inst name\\n```\\n\\nOptions description:\\n- ``name`` name of the instance to add.\\n\\nTo add several instances to the selected items:\\n\\n```\\ngui::selection_add_insts name_regex\\n```\\n\\nOptions description:\\n- ``name_regex`` regular expression of the instance names to add.\\n\\nTo add items at a specific point or in an area:\\n\\n```\\ngui::select_at x y\\ngui::select_at x y append\\ngui::select_at x0 y0 x1 y1\\ngui::select_at x0 y0 x1 y1 append\\n```\\n\\nOptions description:\\n- ``x, y`` point in the layout area in microns.\\n- ``x0, y0`` first corner of the layout area in microns.\\n- ``x1, y1`` second corner of the layout area in microns.\\n- ``append`` if ``true`` (the default value) append the new selections to the current selection list, else replace the selection list with the new selections.\\n\\nTo navigate through multiple selected items:\\n\\n```\\ngui::select_next\\ngui::select_previous\\n```\\n\\nReturns: current index of the selected item.\\n\\nTo clear the current set of selected items:\\n\\n```\\ngui::clear_selections\\n```\\n\\nTo get the properties for the current selection in the Inspector:\\n\\n```\\ngui::get_selection_property name\\n```\\n\\nOptions description:\\n- ``name`` name of the property. For example, ``Type`` for object type or ``bbox`` for the bounding box of the object.\\n\\nTo animate the current selection in the Inspector:\\n\\n```\\ngui::selection_animate\\ngui::selection_animate repeat\\n```\\n\\nOptions description:\\n- ``repeat``: indicate how many times the animation should repeat, default value is 0 repeats. If the value is 0, the animation will repeat indefinitely.\\n\\n### Highlighting\\n\\nTo highlight a net:\\n\\n```\\ngui::highlight_net name\\ngui::highlight_net name highlight_group\\n```\\n\\nOptions description:\\n- ``name`` name of the net to highlight.\\n- ``highlight_group`` group to add the highlighted net to, defaults to ``0``, valid groups are ``0 - 7``.\\n\\nTo highlight an instance:\\n\\n```\\ngui::highlight_inst name\\ngui::highlight_inst name highlight_group\\n```\\n\\nOptions description:\\n- ``name`` name of the instance to highlight.\\n- ``highlight_group`` group to add the highlighted instance to, defaults to ``0``, valid groups are ``0 - 7``.\\n\\nTo clear the highlight groups:\\n\\n```\\ngui::clear_highlights\\ngui::clear_highlights highlight_group\\n```\\n\\nOptions description:\\n- ``highlight_group`` group to clear, defaults to ``0``, valid groups are ``-1 - 7``. Use ``-1`` to clear all groups.\\n\\n### Rulers\\n\\nTo add a ruler to the layout:\\n\\n1. either press ``k`` and use the mouse to place it visually.\\nTo disable snapping for the ruler when adding, hold the ``Ctrl`` key, and to allow non-horizontal or vertical snapping when completing the ruler hold the ``Shift`` key.\\n\\n2. or use the command:\\n\\n```\\ngui::add_ruler x0 y0 x1 y1\\ngui::add_ruler x0 y0 x1 y1 label\\ngui::add_ruler x0 y0 x1 y1 label name\\ngui::add_ruler x0 y0 x1 y1 label name euclidian\\n```\\n\\nReturns: name of the newly created ruler.\\n\\nOptions description: \\n- ``x0, y0`` first end point of the ruler in microns.\\n- ``x1, y1`` second end point of the ruler in microns.\\n- ``label`` text label for the ruler.\\n- ``name`` name of the ruler.\\n- ``euclidian`` ``1`` for euclidian ruler, and ``0`` for regular ruler.\\n\\nTo remove a single ruler:\\n\\n```\\ngui::delete_ruler name\\n```\\n\\nOptions description: \\n- ``name`` name of the ruler.\\n\\nTo remove all the rulers:\\n\\n```\\ngui::clear_rulers\\n```\\n\\n### Heat Maps\\n\\nThe currently availble heat maps are:\\n\\n- ``Power``\\n- ``Routing``\\n- ``Placement``\\n- ``IRDrop``\\n\\nTo control the settings in the heat maps:\\n\\n```\\ngui::set_heatmap name option\\ngui::set_heatmap name option value\\n```\\n\\nOptions description:\\n- ``name`` is the name of the heatmap.\\n- ``option`` is the name of the option to modify. If option is ``rebuild`` the map will be destroyed and rebuilt.\\n- ``value`` is the new value for the specified option. This is not used when rebuilding map.\\n\\nThese options can also be modified in the GUI by double-clicking the underlined display control for the heat map.', metadata={'source': 'src/gui/README.md', 'file_path': 'src/gui/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='These options can also be modified in the GUI by double-clicking the underlined display control for the heat map.\\n\\n\\nTo save the raw data from the heat maps ins a comma separated value (CSV) format:\\n\\n```\\ngui::dump_heatmap name filename\\n```\\n\\nOptions description: \\n- ``name`` is the name of the heatmap.\\n- ``filename`` path to the file to write the data to.\\n\\n### GUI Display Controls\\n\\nControl the visible and selected elements in the layout:\\n\\n```\\ngui::set_display_controls name display_type value\\n```\\n\\nOptions description: \\n- ``name`` is the name of the control. For example, for the power nets option this would be ``Signals/Power`` or could be ``Layers/*`` to set the option for all the layers.\\n- ``display_type`` is either ``visible`` or ``selectable``\\n- ``value`` is either ``true`` or ``false``\\n\\nTo check the visibility or selectability of elements in the layout:\\n\\n```\\ngui::check_display_controls name display_type \\n```\\n\\nOptions description: \\n- ``name`` is the name of the control. For example, for the power nets option this would be ``Signals/Power`` or could be ``Layers/*`` to set the option for all the layers.\\n- ``display_type`` is either ``visible`` or ``selectable``\\n\\n\\nWhen performing a batch operation changing the display controls settings, the following commands can be used to save the current state of the display controls and restore them at the end.\\n\\n```\\ngui::save_display_controls\\ngui::restore_display_controls\\n```\\n\\n### GUI Controls\\n\\nTo request user input via the GUI:\\n\\n```\\ngui::input_dialog title question\\n```\\n\\nReturns: a string with the input, or empty string if canceled.\\n\\nOptions description: \\n- ``title`` is the title of the input message box.\\n- ``question`` is the text for the message box.\\n\\nPause the execution of the script:\\n\\n```\\ngui::pause \\ngui::pause timeout\\n```\\n\\nOptions description: \\n- ``timeout`` is specified in milliseconds, if it is not provided the pause will last until the user presses the Continue button.\\n\\nTo open or close a specific layout widget:\\n\\n```\\ngui::show_widget name\\ngui::hide_widget name\\n```\\n\\nOptions description: \\n- ``name`` of the widget. For example, the display controls would be \"Display Control\".\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](../../LICENSE) file.', metadata={'source': 'src/gui/README.md', 'file_path': 'src/gui/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Initialize Floorplan\\n\\nThis tool initializes floorplan constraints, die/core area, and makes tracks. \\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Initialize Floorplan\\n\\nDo note that there are two ways of setting the floorplan dimensions.\\nThe user can either specify manually die/core area, or\\nspecify the utilization/aspect ratio.\\n\\n#### Method 1: Automatic die size calculation\\n\\n```tcl\\ninitialize_floorplan\\n  [-utilization util]\\n  [-aspect_ratio ratio]\\n  [-core_space space | {bottom top left right}]\\n  [-sites site_name]\\n```\\n##### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-utilization` | Percentage utilization. Allowed values are `double` in the range `(0-100]`. |\\n| `-aspect_ratio` | Ratio $\\\\frac{height}{width}$. The default value is `1.0` and the allowed values are floats `[0, 1.0]`. |\\n| `-core_space` | Space around the core, default `0.0` microns. Allowed values are either one value for all margins or a set of four values, one for each margin. The order of the four values are: `{bottom top left right}`. |\\n| `-sites` | Tcl list of sites to make rows for (e.g. `{SITEXX, SITEYY}`) |\\n\\n\\n#### Method 2: Set die/core area\\n\\n```tcl\\ninitialize_floorplan\\n  [-die_area {llx lly urx ury}]\\n  [-core_area {llx lly urx ury}]\\n  [-sites site_name]\\n```\\n\\n##### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-die_area` | Die area coordinates in microns (lower left x/y and upper right x/y coordinates). |\\n| `-core_area` | Core area coordinates in microns (lower left x/y and upper right x/y coordinates). |\\n| `-sites` | Tcl list of sites to make rows for (e.g. `{SITEXX, ...}`) |\\n\\nThe die area and core area used to write ROWs can be specified explicitly\\nwith the `-die_area` and `-core_area` arguments. Alternatively, the die and\\ncore areas can be computed from the design size and utilization as shown below:\\n\\nExample computation:\\n\\n```\\ncore_area = design_area / (utilization / 100)\\ncore_width = sqrt(core_area / aspect_ratio)\\ncore_height = core_width * aspect_ratio\\ncore = ( core_space_left, core_space_bottom )\\n      ( core_space_left + core_width, core_space_bottom + core_height )\\ndie =  ( 0, 0 )\\n      ( core_width + core_space_left + core_space_right,\\n        core_height + core_space_bottom + core_space_top )\\n```\\n\\n### Make Tracks\\n\\nThe `initialize_floorplan` command removes existing tracks. \\n\\nUse the `make_tracks` command to add routing tracks to a floorplan.\\n\\n```tcl\\nmake_tracks \\n    [layer]\\n    [-x_pitch x_pitch]\\n    [-y_pitch y_pitch]\\n    [-x_offset x_offset]\\n    [-y_offset y_offset]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `layer` | Select layer name to make tracks for. Defaults to all layers. |\\n| `-x_pitch`, `-y_pitch` | If set, overrides the LEF technology x-/y- pitch. Use the same unit as in the LEF file. |\\n| `-x_offset`, `-y_offset` | If set, overrides the LEF technology x-/y- offset. Use the same unit as in the LEFT file. |\\n\\n### Inserting tieoff cells\\n\\nTo insert tiecells:\\n\\n```tcl\\ninsert_tiecells \\n    tie_pin\\n    [-prefix inst_prefix]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `tie_pin` | Indicates the master and port to use to tie off nets. For example, `LOGIC0_X1/Z` for the Nangate45 library, where `LOGIC0_X1` is the master and `Z` is the output port on the master. |\\n| `-prefix` | Used to control the prefix of the new tiecell names. This will default to `TIEOFF_`. |\\n\\n### Useful developer functions\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/InitFloorplan.cc) or the [swig file](./src/InitFloorPlan.i).\\n\\n| Command Name | Description |\\n| ----- | ----- |\\n| `microns_to_mfg_grid` | Convert microns to manufacturing grid DBU. |\\n\\n## Example scripts\\n\\nExample scripts on running `ifp` for a sample design of `mpd_top` are as follows:\\n\\n```tcl\\n./test/upf_test.tcl\\n```\\n\\n## Regression tests', metadata={'source': 'src/ifp/README.md', 'file_path': 'src/ifp/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='## Example scripts\\n\\nExample scripts on running `ifp` for a sample design of `mpd_top` are as follows:\\n\\n```tcl\\n./test/upf_test.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out\\n[GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+ifp+in%3Atitle)\\nabout this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/ifp/README.md', 'file_path': 'src/ifp/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Macro Placement\\n\\nThe macro placement module in OpenROAD (`mpl`) is based on \\nTritonMacroPlacer, an open-source ParquetFP-based macro cell placer.\\nThe macro placer places macros/blocks honoring halos, channels\\nand cell row \"snapping\".\\nRun `global_placement` before macro placement.\\n\\nApproximately $\\\\Bigl\\\\lceil [{\\\\frac{numMacros}{3}}]^{1.5} \\\\Bigr\\\\rceil$ quadrisections\\nof the initial placed mixed-size layout are explored and packed using\\nParquetFP-based annealing. The best resulting floorplan according to a\\nheuristic evaluation function is kept.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Macro Placement\\n\\n```tcl\\nmacro_placement \\n    [-halo {halo_x halo_y}]\\n    [-channel {channel_x channel_y}]\\n    [-fence_region {lx ly ux uy}]\\n    [-snap_layer snap_layer_number]\\n    [-style corner_wax_wl|corner_min_wl]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-halo` | Horizontal and vertical halo around macros (microns). |\\n| `-channel` | Horizontal and vertical channel width between macros (microns). |\\n| `-fence_region` | Restrict macro placements to a region (microns). Defaults to the core area. |\\n| `-snap_layer_number` | Snap macro origins to this routing layer track. |\\n| `-style` | Placement style, to choose either `corner_max_wl` or `corner_min_wl`. The default value is `corner_max_wl`. |\\n\\nFor placement style, `corner_max_wl` means that choosing the partitions that maximise the wirelength \\nof connections between the macros to force them to the corners. Vice versa for `corner_min_wl`.\\n\\nMacros will be placed with $max(halo * 2, channel)$ spacing between macros, and between\\nmacros and the fence/die boundary. If no solutions are found, try reducing the\\nchannel/halo.\\n\\n\\n### Useful developer functions\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/MacroPlacer.cpp) or the [swig file](./src/MacroPlacer.i).\\n\\n| Command Name | Description |\\n| ----- | ----- |\\n| `macro_placement_debug` | Macro placement debugging. Note that GUI must be present for this command, otherwise a segfault will occur. | \\n\\n## Example scripts\\n\\nExample scripts demonstrating how to run TritonMacroPlace on a sample design of `east_west` as follows:\\n\\n```tcl\\n./test/east_west.tcl\\n./test/east_west1.tcl\\n./test/east_west2.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+mpl) about this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](../../LICENSE) file.', metadata={'source': 'src/mpl/README.md', 'file_path': 'src/mpl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Hierarchical Macro Placement\\n\\nA hierarchical automatic macro placer for large-scale complex IP blocks, \"Hier-RTLMP\".\\nThis tool builds on the existing RTLMP (`mpl`) framework, adopting a multilevel physical \\nplanning approach that exploits the hierarchy and data flow inherent in the design RTL.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Hier-RTLMP algorithm\\n\\n```tcl\\nrtl_macro_placer \\n    [-halo_width halo_width]\\n    [-min_num_macro min_num_macro]\\n    [-max_num_inst max_num_inst]  \\n    [-min_num_inst min_num_inst] \\n    [-tolerance tolerance]     \\n    [-max_num_level max_num_level] \\n    [-coarsening_ratio coarsening_ratio]\\n    [-num_bundled_ios num_bundled_ios]\\n    [-large_net_threshold large_net_threshold]\\n    [-signature_net_threshold signature_net_threshold]\\n    [-halo_width halo_width] \\n    [-fence_lx fence_lx] \\n    [-fence_ly fence_ly]\\n    [-fence_ux fence_ux]\\n    [-fence_uy fence_uy]\\n    [-area_weight area_weight] \\n    [-outline_weight outline_weight] \\n    [-wirelength_weight wirelength_weight]\\n    [-guidance_weight guidance_weight]\\n    [-fence_weight fence_weight] \\n    [-boundary_weight boundary_weight]\\n    [-notch_weight notch_weight]\\n    [-macro_blockage_weight macro_blockage_weight]\\n    [-target_util target_util]\\n    [-target_dead_space target_dead_space]\\n    [-min_ar min_ar]\\n    [-snap_layer snap_layer]\\n    [-bus_planning_flag bus_planning_flag]\\n    [-report_directory report_directory]\\n    [-write_macro_placement file_name]\\n```\\n\\n#### Generic Parameters', metadata={'source': 'src/mpl2/README.md', 'file_path': 'src/mpl2/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='#### Generic Parameters\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-max_num_macro`, `-min_num_macro` | Maximum/minimum number of macros in a cluster. The default value is `0` for both, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-max_num_inst`, `-min_num_inst` | Maximum/minimum number of standard cells in a cluster. The default value is `0` for both, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-tolerance` | Add a margin to the minimum and maximum number of macros/std cells in a cluster. For min, we multiply by (1 - `tol`), and for the max (1 + `tol`). This is to improve the robustness of hierarchical clustering. The allowed values are floats `[0, 1)`, and the default value is `0.1`. |\\n| `-max_num_level` | Maximum depth of physical hierarchical tree. The default value is `2`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-coarsening_ratio` | The larger the coarsening_ratio, the faster the convergence process. The allowed values are floats, and the default value is `10.0`. |\\n| `-num_bundled_ios` | Specifies the number of bundled pins for the left, right, top, and bottom boundaries. The default value is `3`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-large_net_threshold` | Ignore nets with many connections during clustering, such as global nets. The default value is `50`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-signature_net_threshold` | Minimum number of connections between two clusters to be identified as connected. The default value is `50`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-halo_width` | iHorizontal/vertical halo around macros (microns). The allowed values are floats, and the default value is `0.0`. |\\n| `-fence_lx`, `-fence_ly`, `-fence_ux`, `-fence_uy` | Defines the global fence bounding box coordinates. The default values are the core area coordinates). |\\n| `-target_util` | Specifies the target utilization of `MixedCluster` and has higher priority than target_dead_space. The allowed values are floats, and the default value is `0.25`. |\\n| `-target_dead_space` | Specifies the target dead space percentage, which influences the utilization of `StandardCellCluster`. The allowed values are floats, and the default value is `0.05`. |\\n| `-min_ar` | Specifies the minimum aspect ratio $a$, or the ratio of its width to height of a `StandardCellCluster` from $[a, \\\\frac{1}{a}]$. The allowed values are floats, and the default value is `0.33`. |\\n| `-snap_layer` | Snap macro origins to this routing layer track. The default value is 4, and the allowed values are integers `[1, MAX_LAYER]`). |\\n| `-bus_planning_flag` | Flag to enable bus planning. The recommendation is to turn on bus planning for SKY130 and off for NanGate45/ASAP7. The default value is disabled. |\\n| `-report_directory` | Save reports to this directory. |\\n| `-write_macro_placement` | Generates a file with the macro placement in the format of multiple calls for the `place_macro` command. |\\n\\n\\n#### Simulated Annealing Weight parameters\\n\\nDo note that while action probabilities are normalized to 1.0, the weights are not necessarily normalized.', metadata={'source': 'src/mpl2/README.md', 'file_path': 'src/mpl2/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='#### Simulated Annealing Weight parameters\\n\\nDo note that while action probabilities are normalized to 1.0, the weights are not necessarily normalized. \\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-area_weight` | Weight for the area of current floorplan.  The allowed values are floats, and the default value is `0.1`. |\\n| `-outline_weight` | Weight for violating the fixed outline constraint, meaning that all clusters should be placed within the shape of their parent cluster.  The allowed values are floats, and the default value is `100.0`. |\\n| `-wirelength_weight` | Weight for half-perimeter wirelength.  The allowed values are floats, and the default value is `100.0`. |\\n| `-guidance_weight` | Weight for guidance cost or clusters being placed near specified regions if users provide such constraints.  The allowed values are floats, and the default value is `10.0`. |\\n| `-fence_weight` | Weight for fence cost, or how far the macro is from zero fence violation.  The allowed values are floats, and the default value is `10.0`. |\\n| `-boundary_weight` | Weight for the boundary, or how far the hard macro clusters are from boundaries. Note that mixed macro clusters are not pushed, thus not considered in this cost.  The allowed values are floats, and the default value is `50.0`. |\\n| `-notch_weight` | Weight for the notch, or the existence of dead space that cannot be used for placement & routing. Note that this cost applies only to hard macro clusters.  The allowed values are floats, and the default value is `10.0`. |\\n| `-macro_blockage_weight` | Weight for macro blockage, or the overlapping instances of the macro.  The allowed values are floats, and the default value is `10.0`. |\\n\\n### Write Macro Placement\\n\\nCommand to write a file with the macro placement in the format of multiple calls for the `place_macro` command:\\n\\n```tcl\\nwrite_macro_placement file_name\\n```\\n\\n### Place Macro\\n\\nCommand for placement of one specific macro.\\n\\n```tcl\\nplace_macro\\n    -macro_name macro_name\\n    -location {x y}\\n    [-orientation orientation]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-macro_name` | The name of a macro of the design. |\\n| `-location` | The lower left corner of the macro in microns. |\\n| `-orientation` | The orientation according to odb. If nothing is specified, defaults to `R0`.  We only allow `R0`, `MY`, `MX` and `R180`.  |\\n\\n## Example scripts\\n\\nExample of a script demonstrating how to run `mpl2` on a sample design of `bp_fe_top` as follows:\\n\\n```shell\\n./test/bp_fe_top.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## References\\n1. A. B. Kahng, R. Varadarajan and Z. Wang, \\n\"RTL-MP: Toward Practical, Human-Quality Chip Planning and Macro Placement\",\\n[(.pdf)](https://vlsicad.ucsd.edu/Publications/Conferences/389/c389.pdf), Proc. ACM/IEEE Intl. Symp. on Physical Design, 2022, pp. 3-11.\\n1. A. B. Kahng, R. Varadarajan and Z. Wang,\\n\"Hier-RTLMP: A hierarchical automatic macro placer for large-scale complex IP blocks.\",\\n[(.pdf)](https://arxiv.org/pdf/2304.11761.pdf), arXiv preprint arXiv:2304.11761, 2023.\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+hier-rtlmp+OR+hier+OR+mpl2) about this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](../../LICENSE) file.', metadata={'source': 'src/mpl2/README.md', 'file_path': 'src/mpl2/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"# OpenDB\\n\\nOpenDB is a design database to support tools for physical chip design. It\\nwas originally developed by Athena Design Systems. Nefelus, Inc. acquired\\nthe rights to the code and open-sourced it with BSD-3 license in 2019 to support the DARPA\\nOpenROAD project.\\n\\nThe structure of OpenDB is based on the text file formats LEF\\n(library) and DEF (design) formats version 5.6.  OpenDB supports a\\nbinary file format to save and load the design much faster than using\\nLEF and DEF.\\n\\nOpenDB is written in C++ 98 with standard library style iterators.\\nThe classes are designed to be fast enough to base an application on without\\nhaving to copy them into application-specific structures.\\n\\n\\n## Directory structure\\n\\n```\\ninclude/odb/db.h - public header for all database classes\\nsrc/db - private/internal database representations\\nsrc/lefin - LEF reader\\nsrc/lefout - LEF writer\\nsrc/defin - DEF reader\\nsrc/defout - DEF writer\\n```\\n\\n## Database API\\n\\nWe are still working on documenting the APIs.  We have over 1,800 objects\\nand functions that we are still documenting (for both TCL and Python).\\n**Contributions are very welcome in this effort**. Find starting points below.\\n\\n### TCL\\n\\nAfter building successfully, run OpenDB Tcl shell using\\n`../../build/src/odb/src/swig/tcl/odbtcl`. An example usage:\\n\\n```\\nset db [dbDatabase_create]\\nset lef_parser [new_lefin $db true]\\nset tech [lefin_createTech $lef_parser ./src/odb/test/data/gscl45nm.lef]\\n```\\n\\nYou can find examples on using the API from Tcl under `test/tcl/` directory.\\n\\nThe full set of the Tcl commands exposed can be found under\\n`./build/src/swig/tcl/opendb_wrapper.cpp`. Search for `SWIG_prefix`.\\n\\n\\n### Python\\n\\nAfter building successfully, run `openroad -python` to enable the Python\\ninterpreter. You can find examples on using the API from Python under\\n`test/python/` directory.\\n\\nTo list the full set of the Python classes exposed run `openroad -python`\\nthen:\\n```\\nimport openroad\\nimport odb\\nprint(', '.join(dir(openroad)))\\nprint(', '.join(dir(odb)))\\n```\\n\\n### C++\\n\\nAll public database classes are defined in `db.h`. These class definitions\\nprovide all functions for examining and modifying the database objects. The\\ndatabase is an object itself, so multiple database objects can exist\\nsimultaneously (no global state).\\n\\n`dbTypes.h` defines types returned by database class member functions.\\n\\nAll database objects are in the `odb` namespace.\\n\\n-   `dbChip`\\n-   `dbBlock`\\n-   `dbTech`\\n-   `dbLib`\\n\\nAll database objects have a 32bit object identifier accessed with the\\n`dbObject::getOID` base class member function that returns a `uint`. This\\nidentifier is preserved across save/restores of the database so it should\\nbe used to reference database object by data structures instead of pointers\\nif the reference lifetime is across database save/restores. OIDs allow the\\ndatabase to have exactly the same layout across save/restores.\\n\\nThe database distance units are **nanometers** and use the type `uint`.\\n\\n## Example scripts\\n\\n## Regression tests\\n\\nThere are a set of regression tests in /test.\\n\\n```\\n./test/regression-tcl.sh\\n./test/regression-py.sh\\n```\\n\\n## Database Internals\\n\\nThe internal description included here is paraphrased from Lukas van Ginneken\\nby James Cherry.\\n\\nThe database separates the implementation from the interface, and as a result,\\neach class becomes two classes, a public one and a private one. For instance,\\n`dbInst` has the public API functions, while class `_dbInst` has the private\\ndata fields.\", metadata={'source': 'src/odb/README.md', 'file_path': 'src/odb/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"The objects are allocated in dynamically resizable tables, the implementation\\nof which is in `dbTable.hpp`. Each table consists of a number of pages,\\neach containing 128 objects. The table contains the body of the `struct`,\\nnot a set of pointers. This eliminates most of the pointer overhead while\\niteration is accomplished by stepping through the table. Thus, grouping these\\nobjects does not require a doubly-linked list and saves 16 bytes per object\\n(at the cost of some table overhead). Each object has an id, which is the\\nindex into the table. The lowest 7 bits are the index in the page, while\\nthe higher bits are the page number. Object id's are persistent when saving\\nand reading the data model to disk, even as pointer addresses may change.\\n\\nEverything in the data model can be stored on disk and restored from disk\\nexactly the way it was. An extensive set of equality tests and diff functions\\nmake it possible to check for even the smallest deviation. The capability\\nto save an exact copy of the state of the system makes it possible to create\\na checkpoint. This is a necessary capability for debugging complex systems.\\n\\nThe code follows the definition of LEF and DEF closely and reflects many of\\nthe idiosyncrasies of LEF and DEF. The code defines many types of objects\\nto reflect LEF and DEF constructs although it sometimes uses different\\nterminology, for instance, the object to represent a library cell is called\\n`dbMaster` while the LEF keyword is MACRO.\\n\\nThe data model supports the EEQ and LEQ keywords (i.e., electrically equivalent\\nand logically equivalent Masters), which could be useful for sizing. However,\\nit does not support any logic function representation. In general, there is\\nvery limited support for synthesis-specific information: no way to represent\\nbusses, no way to represent logic function, very limited understanding of\\nsignal flow, limited support of timing information, and no support for high\\nlevel synthesis or test insertion.\\n\\nThe db represents routing as in DEF, representing a trace from point to point\\nwith a given width. The layout for a net is stored in a class named `dbWire`\\nand it requires a special `dbWireDecoder` (which works like an iterator)\\nto unpack the data and another `dbWireEncoder` to pack it. The data model\\ndoes not support a region query and objects that are in the same layer are\\nscattered about the data model and are of different classes.\\n\\nThis means that whatever tool is using the layout information will have to\\nbuild its own data structures that are suitable to the layout operations\\nof that tool. For instance, the router, the extractor, and the DRC engine\\nwould each have to build their unique data structures. This encourages\\nbatch mode operation (route the whole chip, extract the whole chip, run\\nDRC on the whole chip).\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out\\n[GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+fastroute+in%3Atitle)\\nabout this tool.\\n\\n\\n## LICENSE\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.\", metadata={'source': 'src/odb/README.md', 'file_path': 'src/odb/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Chip-level Connections\\n\\nThe chip-level connections module in OpenROAD (`pad`) is based on the\\nopen-source tool ICeWall. In this utility, either place an IO ring around the\\nboundary of the chip and connect with either wirebond pads or a bump array.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Placing Terminals\\n\\nIn the case where the bond pads are integrated into the padcell, the IO terminals need to be placed.\\nTo place a terminals on the padring\\n\\n```tcl\\nplace_io_terminals inst_pins\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `inst_pins` | Instance pins to place the terminals on. |\\n\\n#### Examples\\n```\\nplace_io_terminals u_*/PAD\\nplace_io_terminals u_*/VDD\\n```\\n\\n### Defining a Bump Array\\n\\nTo define a bump array.\\n\\n```tcl\\nmake_io_bump_array \\n    -bump master\\n    -origin {x y}\\n    -rows rows\\n    -columns columns\\n    -pitch {x y}\\n    [-prefix prefix]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-bump` | Name of the bump master. |\\n| `-origin` | Origin of the array. |\\n| `-rows` | Number of rows to create. |\\n| `-columns` | Number of columns to create. |\\n| `-pitch` | Pitch of the array. |\\n| `-prefix` | Name prefix for the bump array. The default value is `BUMP_`. |\\nExample usage:\\n\\n```tcl\\nmake_io_bump_array -bump BUMP -origin \"200 200\" -rows 14 -columns 14 -pitch \"200 200\"\\n```\\n\\n### Removing Entire Bump Array\\n\\nTo remove a bump array.\\n\\n```tcl\\nremove_io_bump_array -bump master\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-bump` | Name of the bump master. |\\n\\nExample usage:\\n\\n```tcl\\nremove_io_bump_array -bump BUMP\\n```\\n\\n### Removing a Single Bump Instance\\n\\nTo remove a single bump instance.\\n\\n```tcl\\nremove_io_bump instance_name\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `instance_name` | Name of the bump. |\\n\\n### Assigning a Net to a Bump\\n\\nTo assign a net to a bump.\\n\\n```tcl\\nassign_io_bump \\n    -net net\\n    [-terminal iterm]\\n    [-dont_route]\\n    instance\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-net` | Net to connect to. |\\n| `-terminal` | Instance terminal to route to. |\\n| `-dont_route` | Flag to indicate that this bump should not be routed, only perform assignment. |\\n| `instance` | Name of the bump. |\\n\\nExample usage:\\n\\n```tcl\\nassign_io_bump -net p_ddr_addr_9_o BUMP_6_0\\nassign_io_bump -net p_ddr_addr_8_o BUMP_6_2\\nassign_io_bump -net DVSS BUMP_6_4\\nassign_io_bump -net DVDD BUMP_7_3\\nassign_io_bump -net DVDD -terminal u_dvdd/DVDD BUMP_8_3\\nassign_io_bump -net p_ddr_addr_7_o BUMP_7_1\\nassign_io_bump -net p_ddr_addr_6_o BUMP_7_0\\n```\\n\\n### Define IO Rows\\n\\nDefine an IO site for the pads to be placed into.\\n\\n```tcl\\nmake_io_sites \\n    -horizontal_site site\\n    -vertical_site site\\n    -corner_site site\\n    -offset offset\\n    [-rotation_horizontal rotation]\\n    [-rotation_vertical rotation]\\n    [-rotation_corner rotation]\\n    [-ring_index index]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-horizontal_site` | Name of the site for the horizontal pads (east and west). |\\n| `-vertical_site` | Name of the site for the vertical pads (north and south). |\\n| `-corner_site` | Name of the site for the corner cells. |\\n| `-offset` | Offset from the die edge to place the rows. |\\n| `-rotation_horizontal` | Rotation to apply to the horizontal sites to ensure pads are placed correctly. The default value is `R0`. |\\n| `-rotation_vertical` | Rotation to apply to the vertical sites to ensure pads are placed correctly. The default value is `R0`. |\\n| `-rotation_corner` | Rotation to apply to the corner sites to ensure pads are placed correctly. The default value is `R0`. |\\n| `-ring_index` | Used to specify the index of the ring in case of multiple rings. |\\n\\nExample usage:', metadata={'source': 'src/pad/README.md', 'file_path': 'src/pad/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='Example usage:\\n\\n```tcl\\nmake_io_sites -horizontal_site IOSITE_H -vertical_site IOSITE_V -corner_site IOSITE_C -offset 35\\nmake_io_sites -horizontal_site IOSITE_H -vertical_site IOSITE_V -corner_site IOSITE_C -offset 35 -rotation_horizontal R180\\n```\\n\\n### Remove IO Rows\\n\\nWhen the padring is complete, the following command can remove the IO rows to avoid causing confusion with the other tools.\\n\\n```tcl\\nremove_io_rows\\n```\\n\\n### Placing Corners\\n\\nTo place the corner cells\\n\\n```tcl\\nplace_corners \\n    master\\n    [-ring_index index]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `master` | Name of the master for the corners. |\\n| `-ring_index` | Used to specify the index of the ring in case of multiple rings. |\\n\\nExample usage:\\n\\n```tcl\\nplace_corners sky130_fd_io__corner_bus_overlay\\n```\\n\\n### Placing Pads\\n\\nTo place a pad into the pad ring.\\n\\n```tcl\\nplace_pad \\n    -row row_name\\n    -location offset\\n    -mirror\\n    [-master master]\\n    name\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-row` | Name of the row to place the pad into, examples include: `IO_NORTH`, `IO_SOUTH`, `IO_WEST`, `IO_EAST`, `IO_NORTH_0`, `IO_NORTH_1`. |\\n| `-location` | Offset from the bottom left chip edge to place the pad at. |\\n| `-mirror` | Specifies if the pad should be mirrored. |\\n| `-master` | Name of the instance master if the instance needs to be created. |\\n| `name` | Name of the instance. |\\n\\nExample usage:\\n\\n```tcl\\nplace_pad -row IO_SOUTH -location 280.0 {u_clk.u_in}\\nplace_pad -row IO_SOUTH -location 360.0 -mirror {u_reset.u_in}\\nplace_pad -master sky130_fd_io__top_ground_hvc_wpad -row IO_SOUTH -location 439.5 {u_vzz_0}\\nplace_pad -master sky130_fd_io__top_power_hvc_wpad -row IO_SOUTH -location 517.5 {u_v18_0}\\n```\\n\\n### Placing IO Filler Cells\\n\\nTo place the IO filler cells.\\n\\n```tcl\\nplace_io_fill \\n    -row row_name\\n    [-permit_overlaps masters]\\n    masters\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-row` | Name of the row to place the pad into, examples include: `IO_NORTH`, `IO_SOUTH`, `IO_WEST`, `IO_EAST`, `IO_NORTH_0`, `IO_NORTH_1`. |\\n| `-permit_overlaps` | Names of the masters for the IO filler cells that allow for overlapping. |\\n| `masters` | Names of the masters for the IO filler cells. |\\n\\nExample usage: \\n\\n```tcl\\nplace_io_fill -row IO_NORTH s8iom0s8_com_bus_slice_10um s8iom0s8_com_bus_slice_5um s8iom0s8_com_bus_slice_1um\\nplace_io_fill -row IO_SOUTH s8iom0s8_com_bus_slice_10um s8iom0s8_com_bus_slice_5um s8iom0s8_com_bus_slice_1um\\nplace_io_fill -row IO_WEST s8iom0s8_com_bus_slice_10um s8iom0s8_com_bus_slice_5um s8iom0s8_com_bus_slice_1um\\nplace_io_fill -row IO_EAST s8iom0s8_com_bus_slice_10um s8iom0s8_com_bus_slice_5um s8iom0s8_com_bus_slice_1um\\n```\\n\\n### Connecting Ring Signals\\n\\nOnce the ring is complete, use the following command to connect the ring signals.\\n\\n```tcl\\nconnect_by_abutment\\n```\\n\\n### Placing Wirebond Pads\\n\\nTo place the wirebond pads over the IO cells.\\n\\n```tcl\\nplace_bondpad \\n    -bond master\\n    [-offset {x y}]\\n    [-rotation rotation]\\n    io_instances\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-bond` | Name of the bondpad master. |\\n| `-offset` | Offset to place the bondpad at with respect to the io instance. |\\n| `-rotation` | Rotation of the bondpad. |\\n| `io_instances` | Names of the instances to add bond pads to. |\\n\\nExample usage:\\n\\n```tcl\\nplace_bondpad -bond PAD IO_*\\n```\\n\\n### Creating False IO Sites\\n\\nIf the library does not contain sites for the IO cells, the following command can be used to add them.\\nThis should not be used unless the sites are not in the library.\\n\\n```tcl\\nmake_fake_io_site \\n    -name name\\n    -width width\\n    -height height\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-name` | Name of the site. |\\n| `-width` | Width of the site (in microns). |\\n| `-height` | Height of the site (in microns). |\\n\\nExample usage:', metadata={'source': 'src/pad/README.md', 'file_path': 'src/pad/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='| Switch Name | Description |\\n| ----- | ----- |\\n| `-name` | Name of the site. |\\n| `-width` | Width of the site (in microns). |\\n| `-height` | Height of the site (in microns). |\\n\\nExample usage:\\n\\n```tcl\\nmake_fake_io_site -name IO_HSITE -width 1 -height 204\\nmake_fake_io_site -name IO_VSITE -width 1 -height 200\\nmake_fake_io_site -name IO_CSITE -width 200 -height 204\\n```\\n\\n### Redistribution Layer Routing\\n\\nTo route the RDL for the bump arrays.\\n\\n```tcl\\nrdl_route \\n    -layer layer\\n    [-bump_via access_via]\\n    [-pad_via access_via]\\n    [-width width]\\n    [-spacing spacing]\\n    [-turn_penalty penalty]\\n    [-allow45]\\n    nets\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-layer` | Layer to route on. |\\n| `-bump_via` | Via to use to to connect the bump to the routing layer. |\\n| `-pad_via` | Via to use to to connect the pad cell to the routing layer. |\\n| `-width` | Width of the routing. Defaults to minimum width for each respective layer. |\\n| `-spacing` | Spacing of the routing. Defaults to minimum spacing for each respective layer. |\\n| `-turn_penalty` | Scaling factor to apply to discurage turning to allow for straighter routes. The default value is `2.0`, and the allowed values are floats. |\\n| `-allow45` | Specifies that 45 degree routing is permitted. |\\n| `nets` | Nets to route. |\\n\\n### Useful Developer Commands\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/ICeWall.cpp) or the [swig file](./src/pad.i).\\n\\n| Command Name | Description |\\n| ----- | ----- |\\n| `find_site` | Find site given site name. |\\n| `find_master` | Find master given master name. |\\n| `find_instance` | Find instance given instance name. |\\n| `find_net` | Find net given net name. |\\n| `assert_required` | Assert argument that is required for `cmd` |\\n| `connect_iterm` | Connect instance terminals. Required inputs are: `inst_name`, `iterm_name`, `net_name`. |\\n| `convert_tcl` | These functions read from $ICeWall::library parameters to generate a standalone Tcl script. |\\n\\n## Example Scripts\\n\\nExample scripts for running ICeWall functions can be found in `./test`.\\n\\n```tcl\\n./test/assign_bumps.tcl\\n./test/bump_array_make.tcl\\n./test/bump_array_remove.tcl\\n./test/bump_array_remove_single.tcl\\n./test/connect_by_abutment.tcl\\n./test/make_io_sites.tcl\\n./test/place_bondpad.tcl\\n./test/place_bondpad_stagger.tcl\\n./test/place_pad.tcl\\n./test/rdl_route.tcl\\n./test/rdl_route_45.tcl\\n./test/rdl_route_assignments.tcl\\n```\\n\\n## Regression Tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+pad)\\nabout this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](../../LICENSE) file.', metadata={'source': 'src/pad/README.md', 'file_path': 'src/pad/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# TritonPart : An Open-Source Constraints-Driven Partitioner\\n\\nTritonPart is an open-source constraints-driven partitioner.  It can be used to partition a hypergraph or a gate-level netlist.\\n\\n## Features\\n- Start of the art multiple-constraints driven partitioning multi-tool\\n- Optimizes cost function based on user requirement\\n- Permissive open-source license\\n- Solves multi-way partitioning with following features:\\n  - Multidimensional real-value weights on vertices and hyperedges\\n  - Multilevel coarsening and refinement framework\\n  - Fixed vertices constraint\\n  - Timing-driven partitioning framework \\n  - Group constraint: Groups of vertices need to be in same block\\n  - Embedding-aware partitioning\\n  \\n## Dependency\\nWe use Google OR-Tools as our ILP solver.  Please install Google OR-Tools following the [instructions](https://developers.google.com/optimization/install).\\n\\n## How to partition a hypergraph in the way you would using hMETIS (min-cut partitioning)\\n``` shell\\ntriton_part_hypergraph -hypergraph_file des90.hgr -num_parts 5 -balance_constraint 2 -seed 2\\n```\\nYou can also check the provided example [here](./examples/min-cut-partitioning).\\n\\n## How to perform the embedding-aware partitioning\\n``` shell\\nset num_parts 2\\nset balance_constraint 2\\nset seed 0\\nset design sparcT1_chip2\\nset hypergraph_file \"${design}.hgr\"\\nset placement_file \"${design}.hgr.ubfactor.2.numparts.2.embedding.dat\"\\nset solution_file \"${design}.hgr.part.${num_parts}\"\\n\\ntriton_part_hypergraph  -hypergraph_file $hypergraph_file -num_parts $num_parts \\\\\\n                        -balance_constraint $balance_constraint \\\\\\n                        -seed $seed  \\\\\\n                        -placement_file ${placement_file} -placement_wt_factors { 0.00005 0.00005 } \\\\\\n                        -placement_dimension 2\\n\\n```\\nYou can find the provided example [here](./examples/embedding-aware-partitioning).\\n\\n\\n## How to partition a netlist\\n``` shell\\n# set technology information\\nset ALL_LEFS list_of_lefs\\nset ALL_LIBS list_of_libs\\n# set design information\\nset design design_name\\nset top_design top_design\\nset netlist netlist.v\\nset sdc timing.sdc\\nforeach lef_file ${ALL_LEFS} {\\n  read_lef $lef_file\\n}\\nforeach lib_file ${ALL_LIBS} {\\n  read_lib $lib_file\\n}\\nread_verilog $netlist\\nlink_design $top_design\\nread_sdc $sdc\\n\\nset num_parts 5\\nset balance_constraint 2\\nset seed 0\\nset top_n 100000\\n# set the extra_delay_cut to 20% of the clock period\\n# the extra_delay_cut is introduced for each cut hyperedge\\nset extra_delay_cut 9.2e-10  \\nset timing_aware_flag true\\nset timing_guardband true\\nset part_design_solution_file \"${design}_part_design.hgr.part.${num_parts}\"\\n\\n##############################################################################################\\n### TritonPart with slack progagation\\n##############################################################################################\\nputs \"Start TritonPart with slack propagation\"\\n# call triton_part to partition the netlist\\ntriton_part_design -num_parts $num_parts -balance_constraint $balance_constraint \\\\\\n                   -seed $seed -top_n $top_n \\\\\\n                   -timing_aware_flag $timing_aware_flag -extra_delay $extra_delay_cut \\\\\\n                   -guardband_flag $timing_guardband \\\\\\n                   -solution_file $part_design_solution_file \\n```\\n\\nYou can find the provided example [here](./examples/timing-aware-partitioning).\\n\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](../../LICENSE) file.', metadata={'source': 'src/par/README.md', 'file_path': 'src/par/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# PDNGEN\\n\\nThis utility aims to simplify the process of adding a power grid into a\\nfloorplan. The aim is to specify a small set of power grid policies to be\\napplied to the design, such as layers to use, stripe width and spacing,\\nthen have the utility generate the actual metal straps. Grid policies can\\nbe defined over the stdcell area, and over areas occupied by macros.\\n\\n```{seealso}\\nTo work with UPF files, refer to [Read UPF Utility](../upf/README.md).\\n```\\n\\n## Commands\\n\\n### Define Power Switch Cell\\n\\nDefine a power switch cell that will be inserted into a power grid \\n```\\ndefine_power_switch_cell -name <name> \\\\\\n                         -control <control_pin_name> \\\\\\n                         [-acknowledge <acknowledge_pin_name>] \\\\\\n                         -switched_power <switched_power_pin> \\\\\\n                         -power <unswitched_power_pin> \\\\\\n                         -ground <ground_pin> \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-name` | The name of the power switch cell. |\\n| `-control` | The name of the power control port of the power switch cell. |\\n| `-acknowledge` | Defines the name of the output control signal of the power control switch if it has one. |\\n| `-switched_power` | Defines the name of the pin that outputs the switched power net |\\n| `-power` | Defines the name of the pin that connects to the unswitched power net. |\\n| `-ground` | Defines the name of the pin that connects to the ground net. |\\n\\n#### Examples\\n```\\ndefine_power_switch_cell -name POWER_SWITCH -control SLEEP -switched_power VDD -power VDDG -ground VSS\\n\\n```\\n\\n### Define voltage domains\\n\\nDefines a named voltage domain with the names of the power and ground nets for a region.\\n\\nThe -region argument specifies the name of a region of the design. This region must already exist in the floorplan before referencing it with the set_voltage_domain command. If the -region argument is not supplied then region is the entire extent of the design.\\n\\nThe -name argument is used to define a name for the voltage domain that can be used in the `define_pdn_grid` command\\nThe -power and -ground arguments are used to define the names of the nets to be use for power and ground respectively within this voltage domain.\\n\\nIf the voltage domain is a switched power domain, then the name of the swiched power net must be specified with the -switched_power option.\\n```\\nset_voltage_domain [-name name] \\\\\\n                   -power power_net \\\\\\n                   -ground ground_net \\\\\\n                   [-region region_name] \\\\\\n                   [-secondary_power secondary_power_net] \\\\\\n                   [-switched_power <switched_power_net>]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-name` | Defines the name of the voltage domain, default is \"Core\" or region name if provided |\\n| `-power` | Specifies the name of the power net for this voltage domain |\\n| `-ground` | Specifies the name of the ground net for this voltage domain |\\n| `-region` | Specifies a region of the design occupied by this voltage domain |\\n| `-secondary_power` | Specifies the name of the secondary power net for this voltage domain |\\n| `-switched_power` | Specifies the name of the switched power net for switched power domains, |\\n\\n#### Examples\\n```\\nset_voltage_domain -power VDD -ground VSS\\nset_voltage_domain -name TEMP_ANALOG -region TEMP_ANALOG -power VIN -ground VSS\\nset_voltage_domain -region test_domain -power VDD -ground VSS -secondary_power VREG\\n```\\n\\n### Define power grids\\n\\nDefine the rules to describe a power grid pattern to be placed in the design.\\n\\n```\\ndefine_pdn_grid [-name <name>] \\\\\\n                [-pins <list_of_pin_layers>] \\\\\\n                [-starts_with (POWER|GROUND)] \\\\\\n                [-voltage_domain <list_of_domain_names>] \\\\\\n                [-starts_with (POWER|GROUND)] \\\\\\n                [-obstructions <list_of_layers>]\\n```\\n\\n#### Options', metadata={'source': 'src/pdn/README.md', 'file_path': 'src/pdn/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-name` | Defines a name to use when referring to this grid definition. |\\n| `-voltage_domain` | Defines the name of the voltage domain for this grid. (Default: Last domain created) |\\n| `-pins` | Defines a list of layers which where the power straps will be promoted to block pins. |\\n| `-starts_with` | Specifies whether the first strap placed will be POWER or GROUND (Default: GROUND) |\\n| `-obstructions` | Specify the layers to add routing blockages, in order to avoid DRC violations |\\n\\n\\n#### Examples\\n\\n```\\ndefine_pdn_grid -name main_grid -pins {metal7} -voltage_domain {CORE TEMP_ANALOG}\\n```\\n\\n\\n### Define a macro power grid\\n\\n```\\ndefine_pdn_grid -macro \\\\\\n                [-name name] \\\\\\n                [-grid_over_pg_pins|-grid_over_boundary] \\\\\\n                [-orient <list_of_valid_orientations>] \\\\\\n                [-instances <list_of_instances] \\\\\\n                [-cells <list_of_cells>] \\\\\\n                [-default] \\\\\\n                [-halo <list_of_halo_values>] \\\\\\n                [-voltage_domain <list_of_domain_names>] \\\\\\n                [-starts_with (POWER|GROUND)] \\\\\\n                [-obstructions <list_of_layers>] \\\\\\n                [-bump]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-macro` | Defines the type of grid being added as a macro. |\\n| `-name` | Defines a name to use when referring to this grid definition. |\\n| `-voltage_domain` | Defines the name of the voltage domain for this grid. (Default: Last domain created) |\\n| `-starts_with` | Specifies whether the first strap placed will be POWER or GROUND (Default: GROUND) |\\n| `-grid_over_boundary` | Place the power grid over the entire macro. |\\n| `-grid_over_pg_pins` | Place the power grid over the power ground pins of the macro. (Default) |\\n| `-instances` | For a macro, defines a set of valid instances. Macros with a matching instance name will use this grid specification. |\\n| `-cells` | For a macro, defines a set of valid cells. Macros which are instances of one of these cells will use this grid specification. |\\n| `-default` | For a macro, specifies this is a default grid that can be overwritten. |\\n| `-orient` | For a macro, defines a set of valid orientations. LEF orientations (N, FN, S, FS, E, FE, W and FW) can be used as well as standard geometry orientations (R0, R90, R180, R270, MX, MY, MXR90 and MYR90). Macros with one of the valid orientations will use this grid specification. |\\n| `-halo` | Specifies the default minimum separation of selected macros from other cells in the design. This is only used if the macro does not define halo values in the LEF description. If 1 value is specified it will be used on all 4 sides, if two values are specified, the first will be applied to left/right sides and the second will be applied to top/bottom sides, if 4 values are specified, then they are applied to left, bottom, right and top sides respectively. (Default: 0) |\\n| `-obstructions` | Specify the layers to add routing blockages, in order to avoid DRC violations |\\n| `-bump` | Flag to indicate this is a grid for a cover cell |\\n\\n#### Examples\\n\\n```\\ndefine_pdn_grid -macro -name ram          -orient {R0 R180 MX MY} -grid_over_pg_pins  -starts_with POWER -pin_direction vertical\\ndefine_pdn_grid -macro -name rotated_rams -orient {E FE W FW}     -grid_over_boundary -starts_with POWER -pin_direction horizontal\\n```\\n\\n### Define a grid for an existing routing\\n\\n```\\ndefine_pdn_grid [-name <name>] \\\\\\n                -existing \\\\\\n                [-obstructions <list_of_layers>]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-name` | Defines a name to use when referring to this grid definition. Defaults to `existing_grid` |\\n| `-obstructions` | Specify the layers to add routing blockages, in order to avoid DRC violations |\\n\\n#### Examples\\n\\n```\\ndefine_pdn_grid -name main_grid -existing\\n```\\n\\n### Power switch insertion', metadata={'source': 'src/pdn/README.md', 'file_path': 'src/pdn/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='#### Examples\\n\\n```\\ndefine_pdn_grid -name main_grid -existing\\n```\\n\\n### Power switch insertion\\n\\n```\\ndefine_pdn_grid [-name <name>] \\\\\\n                [-switch_cell <power_switch_cell_name> ] \\\\\\n                [-power_control <power_constrol_signal_name>] \\\\\\n                [-power_control_network (STAR|DAISY)]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-switch_cell` | Defines the name of the coarse grain power switch cell to be used for this grid. |\\n| `-power_control` | Defines the name of the power control signal used to control the switching of the inserted power switches. |\\n| `-power_control_network` | Defines the structure of the power control signal network. Choose from STAR, or DAISY |\\n\\n\\nThe `-switch_cell` argument is used to specify the name of a coarse-grain power switch cell that is to be inserted whereever the stdcell rail connects to the rest of the power grid. The mesh layers are associated with the unswitched power net of the voltage domain, whereas the stdcell rail is associated with the switched power net of the voltage domain. The placement of a power switch cell connects the unswitched power mesh to the switched power rail through a power switch defined by the `define_power_switch_cell` command.\\n\\nThe `-power_control` argument specifies the name of the power control signal that must be connected to the inserted power control cells.\\n\\nThe `-power_control_network` argument specifies how the power control signal is to be connected to the power switches. If STAR is specified, then the network is wired as a high-fanout net with the power control signal driving the power control pin on every power switch. If DAISY is specified then the power switches are connected in a daisy-chain configuration - note, this requires that the power swich defined by the `define_power_switch_cell`  command defines an acknowledge pin for the switch.\\n\\n### Add straps / stripes\\n\\nDefines a pattern of power and ground stripes in a single layer to be added to a power grid.\\n\\n```\\nadd_pdn_stripe [-grid grid_name] \\\\\\n                -layer layer_name \\\\\\n                -width width_value \\\\\\n                [-pitch pitch_value] \\\\\\n                [-spacing spacing_value] \\\\\\n                [-offset offset_value] \\\\\\n                [-starts_with (POWER|GROUND)] \\\\\\n                [-followpins] \\\\\\n                [-extend_to_boundary] \\\\\\n                [-extend_to_core_ring] \\\\\\n                [-snap_to_grid] \\\\\\n                [-number_of_straps count] \\\\\\n                [-nets list_of_nets]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-grid` | Specifies the grid to which this stripe definition will be added. (Default: Last grid defined by `define_pdn_grid`) |\\n| `-layer` | Specifies the name of the layer for these stripes |\\n| `-width` | Value for the width of stripe |\\n| `-pitch` | Value for the distance between each power/ground pair |\\n| `-spacing` | Optional specification of the spacing between power/ground pairs within a single pitch. (Default: pitch / 2) |\\n| `-offset` | Value for the offset of the stripe from the lower left corner of the design core area. |\\n| `-starts_with` | Specifies whether the first strap placed will be POWER or GROUND (Default: grid setting) |\\n| `-followpins` | Indicates that the stripe forms part of the stdcell rails, pitch and spacing are dictated by the stdcell rows, the `-width` is not needed if it can be determined from the cells |\\n| `-extend_to_boundary` | Extend the stripes to the boundary of the grid |\\n| `-snap_to_grid` | Snap the stripes to the defined routing grid |\\n| `-number_of_straps` | Number of power/ground pairs to add |\\n| `-nets` | Limit straps to just this list of nets |\\n\\n#### Examples\\n```\\nadd_pdn_stripe -grid main_grid -layer metal1 -followpins\\nadd_pdn_stripe -grid main_grid -layer metal2 -width 0.17 -followpins\\nadd pdn_stripe -grid main_grid -layer metal4 -width 0.48 -pitch 56.0 -offset 2 -starts_with GROUND\\n```\\n\\n### Add rings', metadata={'source': 'src/pdn/README.md', 'file_path': 'src/pdn/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='### Add rings\\n\\nThe `add_pnd_ring` command is used to define power/ground rings around a grid region. The ring structure is built using two layers that are orthogonal to each other. A power/ground pair will be added above and below the grid using the horizontal layer, with another power/ground pair to the left and right using the vertical layer. Together these 4 pairs of power/ground stripes form a ring around the specified grid. Power straps on these layers that are inside the enclosed region are extend to connect to the ring.\\n\\n```\\nadd_pdn_ring [-grid grid_name] \\\\\\n             -layers layer_name \\\\\\n             -widths (width_value|list_of_2_values) \\\\\\n             -spacings (spacing_value|list_of_2_values) \\\\\\n             [-core_offset offset_value] \\\\\\n             [-pad_offset offset_value] \\\\\\n             [-add_connect] \\\\\\n             [-extend_to_boundary] \\\\\\n             [-connect_to_pads] \\\\\\n             [-connect_to_pad_layers layers] \\\\\\n             [-starts_with (POWER|GROUND)] \\\\\\n             [-nets list_of_nets]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-grid` | Specifies the name of the grid to which this ring defintion will be added. (Default: Last grid created by defin_pdn_grid)|\\n| `-layer` | Specifies the name of the layer for these stripes |\\n| `-width` | Value for the width of the stdcell rail |\\n| `-spacing` | Optional specification of the spacing between power/ground pairs within a single pitch. (Default: pitch / 2) |\\n| `-core_offset` | Value for the offset of the ring from the grid region |\\n| `-pad_offset` | When defining a power grid for the top level of an SoC, can be used to define the offset of ring from the pad cells |\\n| `-add_connect` | Automatically add a connection between the two layers |\\n| `-extend_to_boundary` | Extend the rings to the grid boundary |\\n| `-connect_to_pads` | The core side of the pad pins will be connected to the ring |\\n| `-connect_to_pad_layers` | Restrict the pad pins layers to this list |\\n| `-starts_with` | Specifies whether the first strap placed will be POWER or GROUND (Default: grid setting) |\\n| `-nets` | Limit straps to just this list of nets |\\n\\n#### Examples\\n```\\nadd_pdn_ring -grid main_grid -layer {metal6 metal7} -widths 5.0 -spacings  3.0 -core_offset 5\\n```\\n\\n### Add connections\\n\\nThe `add_pdn_connect` command is used to define which layers in the power grid are to be connected together. During power grid generation, vias will be added for overlapping power nets and overlapping ground nets. The use of fixed vias from the technology file can be specified or else via stacks will be constructed using VIARULEs. If VIARULEs are not available in the technology, then fixed vias must be used.\\n\\n```\\nadd_pdn_connect [-grid grid_name] \\\\\\n                [-layers list_of_two_layers] \\\\\\n                [-cut_pitch pitch_value] \\\\\\n                [-fixed_vias list_of_fixed_vias] \\\\\\n                [-dont_use_vias list_of_vias] \\\\\\n                [-max_rows rows] \\\\\\n                [-max_columns columns] \\\\\\n                [-ongrid ongrid_layers] \\\\\\n                [-split_cuts split_cuts_mapping]\\n```\\n\\n#### Options', metadata={'source': 'src/pdn/README.md', 'file_path': 'src/pdn/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-grid` | Specifies the name of the grid definition to which this connection will be added. (Default: Last grid created by `define_pdn_grid`) |\\n| `-layers` | Layers to be connected where there are overlapping power or overlapping ground nets |\\n| `-cut_pitch` | When the two layers are parallel e.g. overlapping stdcell rails, specify the distance between via cuts |\\n| `-fixed_vias` | List of fixed vias to be used to form the via stack |\\n| `-dont_use_vias` | List or pattern of vias to not use to form the via stack |\\n| `-max_rows` | Maximum number of rows when adding arrays of vias |\\n| `-max_columns` | Maximum number of columns when adding arrays of vias |\\n| `-ongrid` | List of intermediate layers in a via stack to snap onto a routing grid |\\n| `-split_cuts` | Specifies layers to use split cuts on with an associated pitch, for example `{metal3 0.380 metal5 0.500}`. |\\n\\n#### Examples\\n\\n```\\nadd_pdn_connect -grid main_grid -layers {metal1 metal2} -cut_pitch 0.16\\nadd_pdn_connect -grid main_grid -layers {metal2 metal4}\\nadd_pdn_connect -grid main_grid -layers {metal4 metal7}\\n\\nadd_pdn_connect -grid ram -layers {metal4 metal5}\\nadd_pdn_connect -grid ram -layers {metal5 metal6}\\nadd_pdn_connect -grid ram -layers {metal6 metal7}\\n\\nadd_pdn_connect -grid rotated_rams -layers {metal4 metal6}\\nadd_pdn_connect -grid rotated_rams -layers {metal6 metal7}\\n```\\n\\n### Build power grid\\n\\nBuild a power grid in accordance with the information specified.\\n\\n```\\npdngen [-skip_trim] \\\\\\n       [-dont_add_pins] \\\\\\n       [-reset] \\\\\\n       [-ripup] \\\\\\n       [-report_only] \\\\\\n       [-failed_via_report file]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-skip_trim` | Skip the metal trim step, which attempts to remove metal stubs |\\n| `-dont_add_pins` | Prevent the creation of block pins during |\\n| `-reset` | Reset the grid and domain specifications |\\n| `-ripup` | Ripup the existing power grid, as specified by the voltage domains |\\n| `-report_only` | Print the current specifications |\\n| `-failed_via_report` | Generate a report file which can be viewed in the DRC viewer for all the failed vias (ie. those that did not get built or were removed). |\\n\\n### Repairing power grid vias after detailed routing\\n\\nTo remove vias which generate DRC violations after detailed placement and routing use `repair_pdn_vias`.\\n\\n```\\nrepair_pdn_vias [-all] \\\\\\n                [-net net_name]\\n```\\n\\n#### Options\\n\\n| Name | Description |\\n| ----- | ----- |\\n| `-all` | Repair vias on all supply nets |\\n| `-net` | Repair only vias on the specified net |\\n\\n### Converting former PDNGEN configuration file to tcl commands\\n\\nTo get an initial conversion from the former PDNGEN configuration file to the current tcl commands use `convert_pdn_config`.\\nThis command will provide an initial set of commands based on the provided file, it is recommended that the user double-check\\nthe conversion to ensure nothing was missed.\\n\\n```\\nconvert_pdn_config config_file\\n```\\n\\n#### Options\\n\\n| Name | Description |\\n| ----- | ----- |\\n| `config_file` | Path to the old configuration file |\\n\\n\\n## Example scripts\\n\\n### Defining a SoC power grid with pads\\n\\n```\\nadd_global_connection -net VDD -pin_pattern {^VDD$} -power\\nadd_global_connection -net VDD -pin_pattern {^VDDPE$}\\nadd_global_connection -net VDD -pin_pattern {^VDDCE$}\\nadd_global_connection -net VSS -pin_pattern {^VSS$} -ground\\nadd_global_connection -net VSS -pin_pattern {^VSSE$}\\n\\nset_voltage_domain -power VDD -ground VSS\\n\\ndefine_pdn_grid -name \"Core\"\\nadd_pdn_ring -grid \"Core\" -layers {metal8 metal9} -widths 5.0 -spacings 2.0 -core_offsets 4.5 -connect_to_pads\\n\\nadd_pdn_stripe -followpins -layer metal1 -extend_to_core_ring', metadata={'source': 'src/pdn/README.md', 'file_path': 'src/pdn/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='add_pdn_stripe -followpins -layer metal1 -extend_to_core_ring\\n\\nadd_pdn_stripe -layer metal4 -width 0.48 -pitch 56.0 -offset 2.0 -extend_to_core_ring\\nadd_pdn_stripe -layer metal7 -width 1.40 -pitch 40.0 -offset 2.0 -extend_to_core_ring\\nadd_pdn_stripe -layer metal8 -width 1.40 -pitch 40.0 -offset 2.0 -extend_to_core_ring\\nadd_pdn_stripe -layer metal9 -width 1.40 -pitch 40.0 -offset 2.0 -extend_to_core_ring\\n\\nadd_pdn_connect -layers {metal1 metal4}\\nadd_pdn_connect -layers {metal4 metal7}\\nadd_pdn_connect -layers {metal7 metal8}\\nadd_pdn_connect -layers {metal8 metal9}\\nadd_pdn_connect -layers {metal9 metal10}\\n\\npdngen\\n```\\n\\n### Sroute\\n\\nThe `add_sroute_connect` command is employed for connecting pins located\\noutside of a specific power domain to the power ring, especially in cases where\\nmultiple power domains are present. During `sroute`, multi-cut vias will be added\\nfor new connections. The use of fixed vias from the technology file should be\\nspecified for the connection using the `add_sroute_connect` command. The use\\nof max_rows and max_columns defines the row and column limit for the via stack.\\n\\n```\\nadd_sroute_connect\\n    -layers list_of_2_layers\\n    -cut_pitch pitch_value\\n    [-net net]\\n    [-outerNet outerNet]\\n    [-fixed_vias list_of_vias]\\n    [-max_rows rows]\\n    [-max_columns columns]\\n    [-metalwidths metalwidths]\\n    [-metalspaces metalspaces]\\n    [-ongrid ongrid_layers]\\n    [-insts inst]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-net` | The inner net where the power ring exists. |\\n| `-outerNet` | The outer net where instances/pins that need to get connected exist. |\\n| `-layers` |  The metal layers for vertical stripes within inner power ring. |\\n| `-cut_pitch` | Distance between via cuts when the two layers are parallel, e.g., overlapping stdcell rails. (Default:200 200) |\\n| `-fixed_vias` | List of fixed vias to be used to form the via stack. |\\n| `-max_rows` | Maximum number of rows when adding arrays of vias. (Default:10) |\\n| `-max_columns` | Maximum number of columns when adding arrays of vias. (Default:10) |\\n| `-metalwidths` | Width for each metal layer. |\\n| `-metalspaces` | Spacing of each metal layer. |\\n| `-ongrid` | List of intermediate layers in a via stack to snap onto a routing grid. |\\n| `-insts` | List of all the instances that contain the pin that needs to get connected with power ring. (Default:nothing) |\\n\\n#### Examples\\n\\n```\\nadd_sroute_connect  -net \"VIN\" -outerNet \"VDD\" -layers {met1 met4} -cut_pitch {200 200} -fixed_vias {M3M4_PR_M} -metalwidths {1000 1000} -metalspaces {800} -ongrid {met3 met4} -insts \"temp_analog_1.a_header_0\"\\n\\n```\\n## Regression tests\\n\\n## Limitations\\n\\nCurrently the following assumptions are made:\\n\\n1. The design is rectangular\\n1. The input floorplan includes the stdcell rows, placement of all macro blocks and IO pins.\\n1. The stdcells rows will be cut around macro placements\\n\\n## FAQs\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](../../LICENSE) file.', metadata={'source': 'src/pdn/README.md', 'file_path': 'src/pdn/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"# Pin Placer\\n\\nPlace pins on the boundary of the die on the track grid to minimize net\\nwirelengths. Pin placement also creates a metal shape for each pin using\\nmin-area rules.\\n\\nFor designs with unplaced cells, the net wirelength is computed considering\\nthe center of the die area as the unplaced cells' position.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Define Pin Shape Pattern\\n\\nThe `define_pin_shape_pattern` command defines a pin placement grid on the\\nspecified layer. This grid has positions inside the die area, not only at\\nthe edges of the die boundary.\\n\\n```tcl\\ndefine_pin_shape_pattern \\n    -layer layer\\n    -x_step x_step\\n    -y_step y_step\\n    -region {llx lly urx ury}\\n    -size {width height}\\n    [-pin_keepout dist]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-layer` | The single top-most routing layer of the placement grid. |\\n| `-x_step`, `-y_step` | The distance (in microns) between each valid position on the grid in the x- and y-directions, respectively. |\\n| `-region` | The `{llx, lly, urx, ury}` region of the placement grid (in microns). |\\n| `-size` | The width and height (in microns) of the pins assigned to this grid. The centers of the pins are placed on the grid positions. Pins may have half of their shapes outside the defined region. |\\n| `-pin_keepout` | The boundary (in microns) around existing routing obstructions that the pins should avoid; this defaults to the `layer` minimum spacing. |\\n\\n#### Face-to-Face direct-bonding IOs\\n\\nThe `define_pin_shape_pattern` command can be used to place pins in any metal\\nlayer with the minimum allowed spacing to facilitate 3DIC integration of\\nchips using face-to-face packaging technologies. These technologies include\\n[micro bumps](https://semiengineering.com/bumps-vs-hybrid-bonding-for-advanced-packaging/)\\nand\\n[hybrid bonding](https://www.3dincites.com/2018/04/hybrid-bonding-from-concept-to-commercialization/)\\nfor high density face-to-face interconnect.\\n\\n### Set IO Pin Constraint\\n\\nThe `set_io_pin_constraint` command sets region constraints for pins according\\nto the pin direction or the pin name. This command can be called multiple\\ntimes with different constraints.\\n\\nYou can use the `set_io_pin_constraint` command to restrict pins to the\\npin placement grid created with the `define_pin_shape_pattern` command.\\n\\nIt is possible to use the `-region`, `-group` and `-order` arguments together\\nper `set_io_pin_constraint` call, but the `-mirrored_pins` argument should be\\ncalled alone.\\n\\n```tcl\\nset_io_pin_constraint \\n    [-direction direction]\\n    [-pin_names names]\\n    [-region edge:interval]\\n    [-mirrored_pins names]\\n    [-group]\\n    [-order]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-direction` | Pin direction (`input`, `output`, `inout`, or `feedthrough`). |\\n| `-pin_names` | List of names. Only one of (`-direction`, `-pin_names`) should be used in a single call for the `set_io_pin_constraint` command. |\\n| `-region` | Syntax is `-region edge:interval`. The `edge` values are (`top|bottom|left|right`). The `interval` can be the whole edge with the wildcard `*` value or a range of values. |\\n| `-mirrored_pins` | List of pins that sets pairs of pins that will be symmetrically placed in the vertical or the horizontal edges. The number of pins in this list **must be even**. For example, in `set_io_pin_constraint -mirrored_pins {pin1 pin2 pin3 pin4 pin5 pin6}`, the pins `pin1` and `pin2` will be placed symmetrically to each other. Same for `pin3` and `pin4`, and for `pin5` and `pin6`. |\\n| `-group` | Flag places together on the die boundary the pin list defined in `-pin_names,` similar to the `-group_pins` option on the `place_pins` command. |\\n| `-order` | Flag places the pins ordered in ascending x/y position and must be used only when `-group` is also used. |\", metadata={'source': 'src/ppl/README.md', 'file_path': 'src/ppl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='The `edge` values are (up, top, bottom, left, right), where `up` is\\nthe grid created by `define_pin_shape_pattern`. To restrict pins to the\\npin placement grid defined with `define_pin_shape_pattern` use:\\n\\n-   `-region up:{llx lly urx ury}` to restrict the pins into a specific\\n    region in the grid. The region is defined in microns.\\n-   `-region up:*` to restrict the pins into the entire region of the grid.\\n\\nThe `up` option is only available when the pin placement grid is created with\\nthe `define_pin_shape_pattern` command.\\n\\n### Clear IO Pin Constraints\\n\\nThe `clear_io_pin_constraints` command clears all the previously-defined\\nconstraints and pin shape patterns created with `set_io_pin_constraint` or\\n`define_pin_shape_pattern`.\\n\\n```tcl\\nclear_io_pin_constraints\\n```\\n\\n### Set Pin Length\\n\\nThe `set_pin_length` command defines the length of all vertical and horizontal\\npins.\\n\\n```tcl\\nset_pin_length \\n    [-hor_length h_length]\\n    [-ver_length v_length]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-hor_length` | The length (in microns) of the horizontal pins. |\\n| `-ver_length` | The length (in microns) of the vertical pins. |\\n\\n### Set Pin Extension\\n\\nThe `set_pin_length_extension` command defines the an extension of the length\\nof all vertical and horizontal pins. Note that this command may generate pins\\npartially outside the die area.\\n\\n```tcl\\nset_pin_length_extension \\n    [-hor_extension h_extension]\\n    [-ver_extension v_extension]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-hor_extension` | The length (in microns) for the horizontal pins. |\\n| `-ver_extension` | The length (in microns) for the vertical pins. |\\n\\n### Set Pin Thick Multiplier\\n\\nThe `set_pin_thick_multiplier` command defines a multiplier for the thickness of all\\nvertical and horizontal pins.\\n\\n```tcl\\nset_pin_thick_multiplier \\n    [-hor_multiplier h_mult]\\n    [-ver_multiplier v_mult]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-hor_multiplier` | The thickness multiplier for the horizontal pins. |\\n| `-ver_multiplier` | The thickness multiplier for the vertical pins. |\\n\\n### Set Simulated Annealing Parameters\\n\\nThe `set_simulated_annealing` command defines the parameters for simulated annealing pin placement.\\n\\n```tcl\\nset_simulated_annealing\\n    [-temperature temperature]\\n    [-max_iterations iter]\\n    [-perturb_per_iter perturbs]\\n    [-alpha alpha]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-temperature` | Temperature parameter. The default value is `1.0`, and the allowed values are floats `[0, MAX_FLOAT]`. |\\n| `-max_iterations` | The maximum number of iterations. The default value is `2000`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-perturb_per_iter` | The number of perturbations per iteration. The default value is `0`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-alpha` | The temperature decay factor. The default value is `0.985`, and the allowed values are floats `(0, 1]`. |\\n\\n### Place Individual Pin\\n\\nThe `place_pin` command places a specific pin in the specified location with the specified size.\\nIt is recommended that individual pins be placed before the `place_pins` command,\\nas the routing tracks occupied by these individual pins will be blocked, preventing overlaps.\\n\\nTo place an individual pin:\\n\\n```tcl\\nplace_pin \\n    -pin_name pin_name\\n    -layer layer\\n    -location {x y}\\n    [-pin_size {width height}]\\n    [-force_to_die_boundary]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-pin_name` | The name of a pin of the design. |\\n| `-layer` | The routing layer where the pin is placed. |\\n| `-location` | The center of the pin (in microns). |\\n| `-pin_size` | Tthe width and height of the pin (in microns). |\\n| `-force_to_die_boundary` | When this flag is enabled, the pin will be snapped to the nearest routing track, next to the die boundary. |\\n\\n### Place All Pins\\n\\nUse the following command to perform pin placement:', metadata={'source': 'src/ppl/README.md', 'file_path': 'src/ppl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='### Place All Pins\\n\\nUse the following command to perform pin placement:\\n\\n```tcl\\nplace_pins \\n    -hor_layers h_layers\\n    -ver_layers v_layers\\n    [-random_seed seed]\\n    [-random]\\n    [-corner_avoidance length]\\n    [-min_distance distance]\\n    [-min_distance_in_tracks]\\n    [-exclude region]\\n    [-group_pins pin_list]\\n    [-annealing]\\n    [-write_pin_placement file_name]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-hor_layers` | The layers to create the metal shapes of pins placed in horizontal tracks. It can be a single layer or a list of layer names. |\\n| `-ver_layers` | The layers to create the metal shapes of pins placed in vertical tracks. It can be a single layer or a list of layer names. |\\n| `-corner_avoidance` | The distance (in microns) from each corner within which pin placement should be avoided. |\\n| `-min_distance` | The minimum distance between pins on the die boundary. This distance can be in microns (default) or in number of tracks between each pin. |\\n| `-min_distance_in_tracks` | Flag that allows setting the min distance in number of tracks instead of microns. |\\n| `-exclude` | A region where pins cannot be placed. Either `top|bottom|left|right:edge_interval`, which is the edge interval from the selected edge; `begin:end` for begin-end of all edges. |\\n| `-group_pins` | A list of pins to be placed together on the die boundary. |\\n| `-annealing` | Flag to enable simulated annealing pin placement. |\\n| `-write_pin_placement` | A file with the pin placement generated in the format of multiple calls for the `place_pin` command. |\\n\\nThe `exclude` option syntax is `-exclude edge:interval`. The `edge` values are\\n(top|bottom|left|right). The `interval` can be the whole edge, with the `*`\\nvalue, or a range of values. For example, in `place_pins -hor_layers metal2\\n-ver_layers metal3 -exclude top:* -exclude right:15-60.5 -exclude left:*-50`\\nthree intervals are excluded: the whole top edge, the right edge from 15\\nmicrons to 60.5 microns, and the left edge from its beginning to 50 microns.\\n\\n#### Developer Arguments\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-random_seed` | Specify the seed for random operations. |\\n| `-random` | When this flag is enabled, the pin placement is random. |\\n\\n### Write Pin Placement\\n\\nUse the following command to write a file with the pin placement in the format of multiple calls for the `place_pin` command:\\n\\n```tcl\\nwrite_pin_placement file_name\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `file_name` | The name of the file with the pin placement. |\\n\\n### Useful Developer Commands\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/IOPlacer.cpp) or the [swig file](./src/IOPlacer.i).\\n\\n| Command Name | Description |\\n| ----- | ----- |\\n| `parse_edge` | Parse edge (top/bottom/left/right). |\\n| `parse_direction` | Parse direction. |\\n| `parse_excludes_arg` | Parse excluded arguments. |\\n| `parse_group_pins_arg` | Parse group pins arguments. | \\n| `parse_layer_name` | Parse layer name. |\\n| `parse_pin_names` | Parse pin names. |\\n| `get_edge_extreme` | Get extremes of edge. |\\n| `exclude_intervals` | Set exclude interval. |\\n| `add_pins_to_constraint` | Add pins to constrained region. |\\n| `add_pins_to_top_layer` | Add pins to top layer. | \\n\\n\\n#### Configure Simulated Annealing Solver\\n\\nThe `set_simulated_annealing` command defines the parameters of the Simulated Annealing\\nsolver.\\n\\n```\\nset_simulated_annealing [-temperature temperature]\\n                        [-max_iterations iters]\\n                        [-perturb_per_iter perturbs]\\n                        [-alpha alpha]\\n```', metadata={'source': 'src/ppl/README.md', 'file_path': 'src/ppl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='```\\nset_simulated_annealing [-temperature temperature]\\n                        [-max_iterations iters]\\n                        [-perturb_per_iter perturbs]\\n                        [-alpha alpha]\\n```\\n\\n- The `-temperature` sets the initial temperature of the Simulated Annealing solver.\\n- The `-max_iterations` sets the number of iterations performed by the Simulated Annealing solver.\\n- The `-perturb_per_iter` sets the number of perturbations performed at each iteration.\\n- The `-alpha` sets the reduction factor of the temperature at each iteration.\\n\\n## Example scripts\\n\\nExample scripts of `ppl` running on a sample design of `gcd` as follows:\\n\\n```tcl\\n./test/gcd.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## References\\n\\n- This code depends on [Munkres](src/munkres/README.txt).\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+ioplacer+in%3Atitle)\\nabout this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/ppl/README.md', 'file_path': 'src/ppl/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# IR Drop Analysis\\n\\nThe IR Drop Analysis module in OpenROAD (`psm`) is based on PDNSim, \\nan open-source static IR analyzer.\\n\\nFeatures:\\n\\n-   Report worst IR drop.\\n-   Report worst current density over all nodes and wire segments in the\\n    power distribution network, given a placed and PDN-synthesized design.\\n-   Check for floating PDN stripes on the power and ground nets.\\n-   Spice netlist writer for power distribution network wire segments.\\n\\n| | |\\n| - | - |\\n| ![Image 1](doc/current_map.jpg) | ![Image 2](doc/IR_map.jpg) |\\n<p style=\"text-align: center;\">(Left): Current Map, (Right): IR drop map</p>\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Analyze Power Grid\\n\\n```tcl\\nanalyze_power_grid\\n    [-vsrc vsrc_file]\\n    [-outfile out_file]\\n    [-error_file err_file]\\n    [-enable_em]\\n    [-em_outfile em_out_file]\\n    [-net net_name]\\n    [-dx bump_pitch_x]\\n    [-dy bump_pitch_y]\\n    [-node_density val_node_density]\\n    [-node_density_factor val_node_density_factor]\\n    [-corner corner]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-vsrc` | File to set the location of the power C4 bumps/IO pins. [Vsrc_aes.loc file](test/Vsrc_aes_vdd.loc) for an example with a description specified [here](doc/Vsrc_description.md). |\\n| `-dx`,`-dy` | These arguments set the bump pitch to decide the voltage source location in the absence of a vsrc file. Default bump pitch of 140um used in absence of these arguments and vsrc. |\\n| `-net` | Name of the net to analyze, power or ground net name. |\\n| `-enable_em` | Report current per power grid segment. |\\n| `-outfile` | Write per-instance voltage into the file. |\\n| `-em_outfile` | Write the per-segment current values into a file. This option is only available if used in combination with `-enable_em`. |\\n| `-voltage` | Sets the voltage on a specific net. If this option is not set, the Liberty file\\'s voltage value is obtained from operating conditions. |\\n| `-node_density` | Node density (in microns) on the standard cell rails. It cannot be used together with `-node_density_factor`. |\\n| `-node_density_factor` | Factor which is multiplied by standard cell height to determine the node density on the std cell rails. It cannot be used together with `-node_density`. The default value is `5`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-corner` | Corner to use for analysis. | \\n\\n### Check Power Grid\\n\\n```tcl\\ncheck_power_grid -net net_name\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-net` | Name of the net to analyze. Must be a power or ground net name. |\\n\\n### Write Spice Power Grid\\n\\n```tcl\\nwrite_pg_spice\\n    [-vsrc vsrc_file]\\n    [-outfile out_file]\\n    [-net net_name]\\n    [-dx bump_pitch_x]\\n    [-dy bump_pitch_y]\\n    [-corner corner]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-vsrc` | File to set the location of the power C4 bumps/IO pins. See [Vsrc_aes.loc file](test/Vsrc_aes_vdd.loc) for an example and its [description](doc/Vsrc_description.md). |\\n| `-dx`,`-dy` | Set the bump pitch to decide the voltage source location in the absence of a `vsrc` file. The default bump pitch is 140um if neither these arguments nor a `vsrc` file are given. |\\n| `-net` | Name of the net to analyze. Must be a power or ground net name. |\\n| `-outfile` | Write per-instance voltage written into the file. |\\n| `-corner` | Corner to use for analysis. | \\n\\n### Set PDNSim Net voltage\\n\\n```tcl\\nset_pdnsim_net_voltage\\n    [-net net_name]\\n    [-voltage volt]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-net` | Name of the net to analyze. It must be a power or ground net name. |\\n| `-voltage` | Sets the voltage on a specific net. If this option is not given, the Liberty file\\'s voltage value is obtained from operating conditions. |\\n\\n### Useful Developer Commands', metadata={'source': 'src/psm/README.md', 'file_path': 'src/psm/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='### Useful Developer Commands\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/pdnsim.cpp) or the [swig file](./src/pdnsim.i).\\n\\n| Command Name | Description |\\n| ----- | ----- |\\n| `find_net` | Get a reference to net name. | \\n\\n## Example scripts\\n\\nExample scripts demonstrating how to run PDNSim on a sample design on `aes` as follows:\\n\\n```tcl\\n./test/aes_test_vdd.tcl\\n./test/aes_test_vss.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+psm+in%3Atitle)\\nabout this tool.\\n\\n## References \\n\\n1. PDNSIM [documentation](doc/PDNSim-documentation.pdf)\\n1. Chhabria, V.A. and Sapatnekar, S.S. (no date) The-openroad-project/pdnsim: Power Grid Analysis, GitHub. Available at: https://github.com/The-OpenROAD-Project/PDNSim (Accessed: 24 July 2023). [(link)](https://github.com/The-OpenROAD-Project/PDNSim)\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/psm/README.md', 'file_path': 'src/psm/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Parasitics Extraction\\n\\nThe parasitics extraction module in OpenROAD (`rcx`) is based on the \\nopen-source OpenRCX, a Parasitic Extraction (PEX, or RCX) tool that \\nworks on OpenDB design APIs.\\nIt extracts routed designs based on the LEF/DEF layout model.\\n\\nOpenRCX extracts both Resistance and Capacitance for wires, based on coupling\\ndistance to the nearest wire and the track density context over and/or under the\\nwire of interest, as well as cell\\nabstracts.  The capacitance and resistance measurements are based on equations\\nof coupling distance interpolated on exact measurements from a calibration\\nfile, called the Extraction Rules file. The Extraction Rules file (RC technology\\nfile) is generated once for every process node and corner, using\\na provided utility for DEF wire pattern generation and regression modeling.\\n\\nOpenRCX stores resistance, coupling capacitance and ground (i.e., grounded) capacitance\\non OpenDB objects with direct pointers to the associated wire and via db\\nobjects. Optionally, OpenRCX can generate a `.spef` file.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Define Process Corner\\n\\n```tcl\\ndefine_process_corner \\n    [-ext_model_index index]\\n    filename\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-ext_model_index` | Extraction model index. Expects 2 inputs (an index, and corner name). |\\n| `filename` | Path to process corner file `rcx_patterns.rules`. |\\n\\n### Extract Parasitics\\n\\nThe `extract_parasitics` command performs parasitic extraction based on the\\nrouted design. If there are no information on routed design, no parasitics are\\nreturned. \\n\\n```tcl\\nextract_parasitics\\n    [-ext_model_file filename]      \\n    [-corner_cnt count]            \\n    [-max_res ohms]               \\n    [-coupling_threshold fF]        \\n    [-debug_net_id id]\\n    [-lef_res]                     \\n    [-cc_model track]             \\n    [-context_depth depth]      \\n    [-no_merge_via_res]       \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-ext_model_file` | Specify the Extraction Rules file used for the extraction. |\\n| `-corner_cnt` | Defines the number of corners used during the parasitic extraction. |\\n| `-max_res` | Combines resistors in series up to the threshold value. |\\n| `-coupling_threshold` | Coupling below this threshold is grounded. The default value is `0.1`, units are in `fF`, accepted values are floats. |\\n| `-debug_net_id` | *Developer Option*: Net ID to evaluate. |\\n| `-lef_res` | Override LEF resistance per unit. |\\n| `-cc_model` | Specify the maximum number of tracks of lateral context that the tool considers on the same routing level. The default value is `10`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-context_depth` | Specify the number of levels of vertical context that OpenRCX needs to consider for the over/under context overlap for capacitance calculation. The default value is `5`, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-no_merge_via_res` | Separates the via resistance from the wire resistance. |\\n\\n### Write SPEF\\n\\nThe `write_spef` command writes the `.spef` output of the parasitics stored\\nin the database.\\n\\n```tcl\\nwrite_spef\\n    [-net_id net_id]                \\n    [-nets nets]\\n    filename                     \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-net_id` | Output the parasitics info for specific net IDs. |\\n| `-nets` | Net name. |\\n| `filename` | Output filename. |\\n\\n### Scale RC\\n\\nUse the `adjust_rc` command to scale the resistance, ground, and coupling\\ncapacitance. \\n\\n```tcl\\nadjust_rc\\n    [-res_factor res]               \\n    [-cc_factor cc]                \\n    [-gndc_factor gndc]          \\n```\\n\\n#### Options', metadata={'source': 'src/rcx/README.md', 'file_path': 'src/rcx/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='```tcl\\nadjust_rc\\n    [-res_factor res]               \\n    [-cc_factor cc]                \\n    [-gndc_factor gndc]          \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-res_factor` | Scale factor for resistance. |\\n| `-cc_factor` | Scale factor for coupling capacitance. |\\n| `-gndc_factor` | Scale factor for ground capacitance. |\\n\\n### Comparing SPEF files\\n\\nThe `diff_spef` command compares the parasitics in the reference database `<filename>.spef`.\\nThe output of this command is `diff_spef.out`\\nand contains the RC numbers from the parasitics in the database and the\\n`<filename>.spef`, and the percentage RC difference of the two data.\\n\\n```tcl\\ndiff_spef\\n    [-file filename]                \\n    [-r_res]\\n    [-r_cap]\\n    [-r_cc_cap]\\n    [-r_conn]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-file` | Path to the input `.spef` filename. |\\n| `-r_res` | Read resistance. |\\n| `-r_cap` | Read capacitance. |\\n| `-r_cc_cap` | Read coupled capacitance. |\\n| `r_conn` | Read connections. |\\n\\n### Extraction Rules File Generation\\n\\nThe `bench_wires` command produces a layout which contains various patterns\\nthat are used to characterize per-unit length R and C values. The generated patterns model\\nthe lateral, vertical, and diagonal coupling capacitances, as well as ground\\ncapacitance effects. This command generates a .def file that contains a number of wire patterns.\\n\\nThis command is specifically intended for the Extraction Rules file generation only.\\n\\n```tcl\\nbench_wires\\n    [-met_cnt mcnt]\\n    [-cnt count]\\n    [-len wire_len]\\n    [-over]\\n    [-diag]\\n    [-all]\\n    [-db_only]\\n    [-under_met layer]\\n    [-w_list width]\\n    [-s_list space]\\n    [-over_dist dist]\\n    [-under_dist dist]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-met_cnt` | Number of layers used in each pattern. The default value is `-1`, meaning it is not set, and the allowed values are integers `[0, MAX_INT]`. |\\n| `-cnt` | Number of wires in each pattern. The default value is `5`, and the default values are integers `[0, MAX_INT]`. |\\n| `-len` | Wirelength in microns in the pattern. The default value is `100`, and the allowed values are integers `[0, MAX_INT]`. | \\n| `-all` | Consider all different pattern geometries (`over`, `under`, `over_under`, and `diagonal`). |\\n| `-db_only` | Run with db values only. All parameters in `bench_wires` are ignored. |\\n| `-under_met` | Consider under metal layer. |\\n| `-w_list` | Lists of wire width multipliers from the minimum spacing defined in the LEF. |\\n| `-s_list` | Lists of wire spacing multipliers from the minimum spacing defined in the LEF. The list will be the input index on the OpenRCX RC table (Extraction Rules file). |\\n| `-over_dist`, `-under_dist` | Consider over and under metal distance respectively. |\\n\\n### Generate verilog netlist\\n\\n`bench_verilog` is used after the `bench_wires` command. This command\\ngenerates a Verilog netlist of the generated pattern layout by the `bench_wires`\\ncommand.\\n\\nThis command is optional when running the Extraction Rules generation\\nflow. This step is required if the favorite extraction tool (i.e., reference\\nextractor) requires a Verilog netlist to extract parasitics of the pattern layout.\\n\\n\\n```tcl\\nbench_verilog\\n    [filename]                    \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `filename` | Name for the Verilog output file (e.g., `output.v`). |\\n\\n### Read SPEF\\n\\nThe `bench_read_spef` command reads a `<filename>.spef` file and stores the\\nparasitics into the database.\\n\\n```tcl\\nbench_read_spef\\n    [filename]                   \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `filename` | Path to the input `.spef` file. |\\n\\n### Write Rule File', metadata={'source': 'src/rcx/README.md', 'file_path': 'src/rcx/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='```tcl\\nbench_read_spef\\n    [filename]                   \\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `filename` | Path to the input `.spef` file. |\\n\\n### Write Rule File\\n\\nThe `write_rules` command writes the Extraction Rules file (RC technology file)\\nfor OpenRCX. It processes the parasitics data from the layout patterns that are\\ngenerated using the `bench_wires` command, and writes the Extraction Rules file\\nwith `<filename>` as the output file.\\n\\nThis command is specifically intended for the purpose of Extraction Rules file\\ngeneration.\\n\\n```tcl\\nwrite_rules\\n  [-file filename]           \\n  [-dir dir]\\n  [-name name]\\n  [-pattern pattern]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-file` | Output file name. |\\n| `-dir` | Output file directory. |\\n| `-name` | Name of rule. |\\n| `-pattern` | Flag to write the pattern to rulefile (0/1). | \\n\\n## Example scripts\\n\\nExample scripts demonstrating how to run OpenRCX in the OpenROAD environment\\non sample designs can be found in /test. An example flow test taking a sample design\\nfrom synthesizable RTL Verilog to final-routed layout in an open-source SKY130 technology\\nis shown below.\\n\\n```\\n./test/gcd.tcl\\n```\\n\\nExample scripts demonstrating how to run the\\nExtraction Rules file generation can be found in this\\n[directory](https://github.com/The-OpenROAD-Project/OpenROAD/tree/master/src/rcx/calibration/script).\\n\\n```\\n./calibration/script/generate_patterns.tcl     # generate patterns\\n./calibration/script/generate_rules.tcl        # generate the Extraction Rules file\\n./calibration/script/ext_patterns.tcl          # check the accuracy of OpenRCX\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `/test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Extraction Rules File Generation\\n\\nThis flow generates an Extraction Rules file (RC tech file, or RC table) for\\nOpenRCX. This file provides resistance and capacitance tables used for RC\\nextraction for a specific process corner.\\n\\nThe Extraction Rules file (RC technology file) is generated once for every\\nprocess node and corner automatically.\\n\\nThe detailed documentation can be found [here](doc/calibration.md).\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+rcx)\\nabout this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](../../LICENSE) file.', metadata={'source': 'src/rcx/README.md', 'file_path': 'src/rcx/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Restructure\\n\\nThe restructure module in OpenROAD (`rmp`) is based on \\nan interface to ABC for local resynthesis. The package allows\\nlogic restructuring that targets area or timing. It extracts a cloud of logic\\nusing the OpenSTA timing engine, and passes it to ABC through `blif` interface.\\nMultiple recipes for area or timing are run to obtain multiple structures from ABC;\\nthe most desirable among these is used to improve the netlist.\\nThe ABC output is read back by a `blif` reader which is integrated to OpenDB.\\n`blif` writer and reader also support constants from and to OpenDB. Reading\\nback of constants requires insertion of tie cells which should be provided\\nby the user as per the interface described below.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\nRestructuring can be done in two modes: area or delay.\\n\\n### Area Mode\\n\\n```tcl\\nrestructure \\n    -liberty_file liberty_file\\n    -target area\\n    -tielo_pin  tielo_pin_name\\n    -tiehi_pin  tiehi_pin_name\\n```\\n\\n### Timing Mode\\n\\n```tcl\\nrestructure \\n    -liberty_file liberty_file\\n    -target delay\\n    -slack_threshold slack_val\\n    -depth_threshold depth_threshold\\n    -tielo_pin  tielo_pin_name\\n    -tiehi_pin  tiehi_pin_name\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-liberty_file` | Liberty file with description of cells used in design. This is passed to ABC. |\\n| `-target` | Either `area` or `delay`. In area mode, the focus is area reduction, and timing may degrade. In delay mode, delay is likely reduced, but the area may increase. |\\n| `-slack_threshold` | Specifies a (setup) timing slack value below which timing paths need to be analyzed for restructuring. |\\n| `-depth_threshold` | Specifies the path depth above which a timing path would be considered for restructuring. |\\n| `-tielo_pin` | Tie cell pin that can drive constant zero. The format is `lib/cell/pin`. |\\n| `-tiehi_pin` | Tie cell pin that can drive constant one. The format is `lib/cell/pin`. |\\n\\n## Example scripts\\n\\nExample scripts on running `rmp` for a sample design of `gcd` as follows:\\n\\n```tcl\\n./test/gcd_restructure.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+restructure)\\nabout this tool.\\n\\n## Authors\\n\\n-   Sanjiv Mathur\\n-   Ahmad El Rouby\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/rmp/README.md', 'file_path': 'src/rmp/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Gate Resizer\\n\\nGate Resizer commands are described below.  The `resizer` commands stop when\\nthe design area is `-max_utilization util` percent of the core area. `util`\\nis between 0 and 100.  The `resizer` stops and reports an error if the max\\nutilization is exceeded.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Set Wire RC\\n\\nThe `set_wire_rc` command sets the resistance and capacitance used to estimate\\ndelay of routing wires.  Separate values can be specified for clock and data\\nnets with the `-signal` and `-clock` flags. Without either `-signal` or\\n`-clock` the resistance and capacitance for clocks and data nets are set.\\n\\n```tcl\\nset_wire_rc \\n    [-clock] \\n    [-signal]\\n    [-layer layer_name]\\n\\nor \\nset_wire_rc\\n    [-resistance res]\\n    [-capacitance cap]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-clock` | Enable setting of RC for clock nets. |\\n| `-signal` | Enable setting of RC for signal nets. | \\n| `-layer` | Use the LEF technology resistance and area/edge capacitance values for the layer. This is used for a default width wire on the layer. |\\n| `-resistance` | Resistance per unit length, units are from the first Liberty file read, usually in the form of $\\\\frac{resistanceUnit}{distanceUnit}$. Usually k/m. |\\n| `-capacitance` | Capacitance per unit length, units are from the first Liberty file read, usually in the form of $\\\\frac{capacitanceUnit}{distanceUnit}$. Usually pF/m. |\\n\\n\\n### Set Layer RC\\n\\nThe `set_layer_rc` command can be used to set the resistance and capacitance\\nfor a layer or via. This is useful if these values are missing from the LEF file,\\nor to override the values in the LEF.\\n\\n```tcl\\nset_layer_rc \\n    [-layer layer]\\n    [-via via_layer]\\n    [-resistance res]\\n    [-capacitance cap]\\n    [-corner corner]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-layer` | Set layer name to modify. Note that the layer must be a routing layer. |\\n| `-via` | Select via layer name. Note that via resistance is per cut/via, not area-based. |\\n| `-resistance` | Resistance per unit length, same convention as `set_wire_rc`. |\\n| `-capacitance` | Capacitance per unit length, same convention as `set_wire_rc`. |\\n| `-corner` | Process corner to use. |\\n\\n### Estimate Parasitics\\n\\nEstimate RC parasitics based on placed component pin locations. If there are\\nno component locations, then no parasitics are added. The resistance and capacitance\\nvalues are per distance unit of a routing wire. Use the `set_units` command to check\\nunits or `set_cmd_units` to change units. The goal is to represent \"average\"\\nrouting layer resistance and capacitance. If the set_wire_rc command is not\\ncalled before resizing, then the default_wireload model specified in the first\\nLiberty file read or with the SDC set_wire_load command is used to make parasitics.\\n\\nAfter the `global_route` command has been called, the global routing topology\\nand layers can be used to estimate parasitics  with the `-global_routing`\\nflag.\\n\\n```tcl\\nestimate_parasitics\\n    -placement|-global_routing\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-placement` or `-global_routing` | Either of these flags must be set. Parasitics are estimated based after placement stage versus after global routing stage. |\\n\\n### Set Don\\'t Use\\n\\nThe `set_dont_use` command removes library cells from consideration by\\nthe `resizer`. `lib_cells` is a list of cells returned by `get_lib_cells`\\nor a list of cell names (`wildcards` allowed). For example, `DLY*` says do\\nnot use cells with names that begin with `DLY` in all libraries.\\n\\n```tcl\\nset_dont_use lib_cells\\nunset_dont_use lib_cells\\n```\\n\\n### Set Don\\'t Touch\\n\\nThe `set_dont_touch` command prevents the resizer commands from\\nmodifying instances or nets.\\n\\n```tcl\\nset_dont_touch instances_nets\\nunset_dont_touch instances_nets\\n```\\n\\n### Buffer Ports', metadata={'source': 'src/rsz/README.md', 'file_path': 'src/rsz/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='The `set_dont_touch` command prevents the resizer commands from\\nmodifying instances or nets.\\n\\n```tcl\\nset_dont_touch instances_nets\\nunset_dont_touch instances_nets\\n```\\n\\n### Buffer Ports\\n\\nThe `buffer_ports -inputs` command adds a buffer between the input and its\\nloads.  The `buffer_ports -outputs` adds a buffer between the port driver\\nand the output port. Inserting buffers on input and output ports makes\\nthe block input capacitances and output drives independent of the block\\ninternals.\\n\\n```tcl\\nbuffer_ports \\n    [-inputs] \\n    [-outputs] \\n    [-max_utilization util]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-inputs`, `-outputs` | Insert a buffer between the input and load, output and load respectively. The default behavior is `-inputs` and `-outputs` set if neither is specified. |\\n| `-max_utilization` | Defines the percentage of core area used. |\\n\\n### Remove Buffers\\n\\nUse the `remove_buffers` command to remove buffers inserted by synthesis. This\\nstep is recommended before using `repair_design` so that there is more flexibility\\nin buffering nets. \\n\\n```tcl\\nremove_buffers\\n```\\n\\n### Repair Design\\n\\nThe `repair_design` command inserts buffers on nets to repair max slew, max\\ncapacitance and max fanout violations, and on long wires to reduce RC delay in\\nthe wire. It also resizes gates to normalize slews.  Use `estimate_parasitics\\n-placement` before `repair_design` to estimate parasitics considered\\nduring repair. Placement-based parasitics cannot accurately predict\\nrouted parasitics, so a margin can be used to \"over-repair\" the design\\nto compensate. \\n\\n```tcl\\nrepair_design \\n    [-max_wire_length max_length]\\n    [-slew_margin slew_margin]\\n    [-cap_margin cap_margin]\\n    [-max_utilization util]\\n    [-verbose]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-max_wire_length` | Maximum length of wires (in microns), defaults to a value that minimizes the wire delay for the wire RC values specified by `set_wire_rc`. |\\n| `-slew_margin` | Add a slew margin. The default value is `0`, the allowed values are integers `[0, 100]`. |\\n| `-cap_margin` | Add a capactitance margin. The default value is `0`, the allowed values are integers `[0, 100]`. |\\n| `-max_utilization` | Defines the percentage of core area used. |\\n| `-verbose` | Enable verbose logging on progress of the repair. |\\n\\n### Repair Tie Fanout\\n\\nThe `repair_tie_fanout` command connects each tie high/low load to a copy\\nof the tie high/low cell.\\n\\n```tcl\\nrepair_tie_fanout \\n    [-separation dist]\\n    [-verbose]\\n    lib_port\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-separation` | Tie high/low insts are separated from the load by this value (Liberty units, usually microns). |\\n| `-verbose` | Enable verbose logging of repair progress. |\\n| `lib_port` | Tie high/low port, which can be a library/cell/port name or object returned by `get_lib_pins`. |\\n\\n### Repair Timing\\n\\nThe `repair_timing` command repairs setup and hold violations.  It\\nshould be run after clock tree synthesis with propagated clocks.\\nSetup repair is done before hold repair so that hold repair does not\\ncause setup checks to fail.\\n\\nThe worst setup path is always repaired.  Next, violating paths to\\nendpoints are repaired to reduced the total negative slack. \\n\\n```tcl\\nrepair_timing \\n    [-setup]\\n    [-hold]\\n    [-setup_margin setup_margin]\\n    [-hold_margin hold_margin]\\n    [-allow_setup_violations]\\n    [-repair_tns tns_end_percent]\\n    [-max_utilization util]\\n    [-max_buffer_percent buffer_percent]\\n    [-verbose]\\n```\\n\\n#### Options', metadata={'source': 'src/rsz/README.md', 'file_path': 'src/rsz/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-setup` | Repair setup timing. |\\n| `-hold` | Repair hold timing. |\\n| `-setup_margin` | Add additional setup slack margin. |\\n| `-hold_margin` | Add additional hold slack margin. |\\n| `-allow_setup_violations` | While repairing hold violations, buffers are not inserted that will cause setup violations unless `-allow_setup_violations` is specified. |\\n| `-repair_tns` | Percentage of violating endpoints to repair (0-100). When `tns_end_percent` is zero (the default), only the worst endpoint is repaired. When `tns_end_percent` is 100, all violating endpoints are repaired. |\\n| `-max_utilization` | Defines the percentage of core area used. |\\n| `-max_buffer_percent` | Specify a maximum number of buffers to insert to repair hold violations as a percentage of the number of instances in the design. The default value is `20`, and the allowed values are integers `[0, 100]`. |\\n| `-verbose` | Enable verbose logging of the repair progress. |\\n\\nUse`-recover_power` to specify the percent of paths with positive slack which\\nwill be considered for gate resizing to save power. It is recommended that\\nthis option be used with global routing based parasitics. \\n\\n### Repair Clock Nets\\n\\nThe `clock_tree_synthesis` command inserts a clock tree in the design\\nbut may leave a long wire from the clock input pin to the clock tree\\nroot buffer. The `repair_clock_nets` command inserts buffers in the\\nwire from the clock input pin to the clock root buffer.\\n\\n```tcl\\nrepair_clock_nets \\n    [-max_wire_length max_wire_length]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-max_wire_length` | Maximum length of wires (in microns), defaults to a value that minimizes the wire delay for the wire RC values specified by `set_wire_rc`. |\\n\\n### Repair Clock Inverters\\n\\n```tcl\\nrepair_clock_inverters\\n```\\n\\n### Report Design Area\\n\\nThe `report_design_area` command reports the area of the design's components\\nand the utilization.\\n\\n```tcl\\nreport_design_area\\n```\\n\\n### Report Floating Nets\\n\\nThe `report_floating_nets` command reports nets with only one pin connection.\\n\\n```tcl\\nreport_floating_nets \\n    [-verbose]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-verbose` | Print the net names. |\\n\\n### Useful Developer Commands\\n\\nIf you are a developer, you might find these useful. More details can be found in the [source file](./src/Resizer.cc) or the [swig file](./src/Resizer.i).\\n\\n| Command Name | Description |\\n| ----- | ----- |\\n| `repair_setup_pin` | Repair setup pin violation. |\\n| `check_parasitics` | Check if the `estimate_parasitics` command has been called. |\\n| `parse_time_margin_arg` | Get the raw value for timing margin (e.g. `slack_margin`, `setup_margin`, `hold_margin`) |\\n| `parse_percent_margin_arg` | Get the above margin in perentage format. |\\n| `parse_margin_arg` | Same as `parse_percent_margin_arg`. |\\n| `parse_max_util` | Check maximum utilization. |\\n| `parse_max_wire_length` | Get maximum wirelength. |\\n| `check_corner_wire_caps` | Check wire capacitance for corner. |\\n| `check_max_wire_length` | Check if wirelength is allowed by rsz for minimum delay. |\\n| `dblayer_wire_rc` | Get layer RC values. |\\n| `set_dblayer_wire_rc` | Set layer RC values. |\\n\\n## Example scripts\\n\\nA typical `resizer` command file (after a design and Liberty libraries have\\nbeen read) is shown below.\\n\\n```tcl\\nread_sdc gcd.sdc\\n\\nset_wire_rc -layer metal2\\n\\nset_dont_use {CLKBUF_* AOI211_X1 OAI211_X1}\\n\\nbuffer_ports\\nrepair_design -max_wire_length 100\\nrepair_tie_fanout LOGIC0_X1/Z\\nrepair_tie_fanout LOGIC1_X1/Z\\n# clock tree synthesis...\\nrepair_timing\\n```\\n\\nNote that OpenSTA commands can be used to report timing metrics before\\nor after resizing the design.\\n\\n```tcl\\nset_wire_rc -layer metal2\\nreport_checks\\nreport_tns\\nreport_wns\\nreport_checks\\n\\nrepair_design\\n\\nreport_checks\\nreport_tns\\nreport_wns\\n```\\n\\n## Regression tests\", metadata={'source': 'src/rsz/README.md', 'file_path': 'src/rsz/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='```tcl\\nset_wire_rc -layer metal2\\nreport_checks\\nreport_tns\\nreport_wns\\nreport_checks\\n\\nrepair_design\\n\\nreport_checks\\nreport_tns\\nreport_wns\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests). \\n\\nSimply run the following script: \\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+resizer)\\nabout this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/rsz/README.md', 'file_path': 'src/rsz/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='# Tapcell\\n\\nTapcell and endcap insertion.\\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Add Tapcell/Endcap\\n\\n```tcl\\ntapcell \\n    [-tapcell_master tapcell_master]\\n    [-endcap_master endcap_master]\\n    [-distance dist]\\n    [-halo_width_x halo_x]\\n    [-halo_width_y halo_y]\\n    [-tap_nwin2_master tap_nwin2_master]\\n    [-tap_nwin3_master tap_nwin3_master]\\n    [-tap_nwout2_master tap_nwout2_master]\\n    [-tap_nwout3_master tap_nwout3_master]\\n    [-tap_nwintie_master tap_nwintie_master]\\n    [-tap_nwouttie_master tap_nwouttie_master]\\n    [-cnrcap_nwin_master cnrcap_nwin_master]\\n    [-cnrcap_nwout_master cnrcap_nwout_master]\\n    [-incnrcap_nwin_master incnrcap_nwin_master]\\n    [-incnrcap_nwout_master incnrcap_nwout_master]\\n    [-tap_prefix tap_prefix]\\n    [-endcap_prefix endcap_prefix]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-tapcell_master` | Master used as a tapcell. |\\n| `-endcap_master` | Master used as an endcap. |\\n| `-distance` | Distance (in microns) between each tapcell in the checkerboard. |\\n| `-halo_width_x` | Horizontal halo size (in microns) around macros during cut rows. |\\n| `-halo_width_y` | Vertical halo size (in microns) around macros during cut rows. |\\n| `-tap_nwintie_master` | Master cell placed at the top and bottom of|macros and the core area according the row orientation. |\\n| `-tap_nwin2_master` | Master cell placed at the top and bottom of macros and the core area according the row orientation. This master should be smaller than `tap_nwintie_master` |\\n| `-tap_nwin3_master` | Master cell placed at the top and bottom of macros and the core area according the row orientation. This master should be smaller than `tap_nwin2_master`. |\\n| `-tap_nwouttie_master` | Master cell placed at the top and bottom of macros and the core area according the row orientation. |\\n| `-tap_nwout2_master` | Master cell placed at the top and bottom of macros and the core area according the row orientation. This master should be smaller than `tap_nwouttie_master`. |\\n| `-tap_nwout3_master` | Master cell placed at the top and bottom of macros and the core area according the row orientation | This master should be smaller than `tap_nwout2_master`. |\\n| `-incnrcap_nwin_master` | Master cell placed at the corners of macros, according the row orientation. |\\n| `-incnrcap_nwout_master` | Master cell placed at the corners of macros, according the row orientation. |\\n| `-cnrcap_nwin_master` | Macro cell placed at the corners the core area according the row orientation. |\\n| `-cnrcap_nwout_master` | Macro cell placed at the corners the core area according the row orientation. |\\n| `-tap_prefix` | Prefix for the tapcell instances. The default value is `TAP_`. |\\n| `-endcap_prefix` | Prefix for the endcaps instances. The default value is `PHY_`. |\\n\\nThe figures below show two examples of tapcell insertion. When only the \\n`-tapcell_master` and `-endcap_master` masters are given, the tapcell placement\\nis similar to Figure 1. When the remaining masters are give, the tapcell\\nplacement is similar to Figure 2.\\n\\n| <img src=\"./doc/image/tapcell_example1.svg\" width=450px> | <img src=\"./doc/image/tapcell_example2.svg\" width=450px> |\\n|:--:|:--:|\\n| Figure 1: Tapcell insertion representation | Figure 2:  Tapcell insertion around macro representation |\\n\\n### Only cutting rows\\n\\n```tcl\\ncut_rows \\n    [-endcap_master endcap_master]\\n    [-halo_width_x halo_x]\\n    [-halo_width_y halo_y]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-endcap_master` | Master used as an endcap. |\\n| `-halo_width_x` | Horizontal halo size (in microns) around macros during cut rows. |\\n| `-halo_width_y` | Vertical halo size (in microns) around macros during cut rows. |\\n\\n### Only adding boundary/endcap cells', metadata={'source': 'src/tap/README.md', 'file_path': 'src/tap/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='### Only adding boundary/endcap cells\\n\\nPlace endcaps into the design, the naming for the arguments to `place_endcaps` is based on the \\nLEF58 `CLASS` specification foe endcaps.\\n\\n```tcl\\nplace_endcaps\\n    [-corner master]\\n    [-edge_corner master]\\n    [-endcap masters]\\n    [-endcap_horizontal masters]\\n    [-endcap_vertical master]\\n    [-prefix prefix]\\n    [-left_top_corner master]\\n    [-right_top_corner master]\\n    [-left_bottom_corner master]\\n    [-right_bottom_corner master]\\n    [-left_top_edge master]\\n    [-right_top_edge master]\\n    [-left_bottom_edge master]\\n    [-right_bottom_edge master]\\n    [-left_edge master]\\n    [-right_edge master]\\n    [-top_edge masters]\\n    [-bottom_edge masters]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-prefix` | Prefix to use for the boundary cells. Defaults to \"PHY_\". |\\n| `-corner` | Master for the corner cells on the outer corners. |\\n| `-edge_corner` | Master for the corner cells on the inner corners. |\\n| `-endcap` | Master used as an endcap. |\\n| `-endcap_horizontal` | List of masters for the top and bottom row endcaps. (overrides `-endcap`). |\\n| `-endcap_vertical` | Master for the left and right row endcaps. (overrides `-endcap`). |\\n| `-left_top_corner` | Master for the corner cells on the outer top left corner. (overrides `-corner`). |\\n| `-right_top_corner` | Master for the corner cells on the outer top right corner. (overrides `-corner`). |\\n| `-left_bottom_corner` | Master for the corner cells on the outer bottom left corner. (overrides `-corner`). |\\n| `-right_bottom_corner` | Master for the corner cells on the outer bottom right corner. (overrides `-corner`). |\\n| `-left_top_edge` | Master for the corner cells on the inner top left corner. (overrides `-edge_corner`). |\\n| `-right_top_edge` | Master for the corner cells on the inner top right corner. (overrides `-edge_corner`). |\\n| `-left_bottom_edge` | Master for the corner cells on the inner bottom left corner. (overrides `-edge_corner`). |\\n| `-right_bottom_edge` | Master for the corner cells on the inner bottom right corner. (overrides `-edge_corner`). |\\n| `-left_edge` | Master for the left row endcaps. (overrides `-endcap_vertical`). |\\n| `-right_edge` | Master for the right row endcaps. (overrides `-endcap_vertical`). |\\n| `-top_edge` | List of masters for the top row endcaps. (overrides `-endcap_horizontal`). |\\n| `-bottom_edge` | List of masters for the bottom row endcaps. (overrides `-endcap_horizontal`). |\\n\\n### Only adding tapcells cells\\n\\n```tcl\\nplace_tapcells\\n    -master tapcell_master\\n    -distance dist\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-master` | Master to use for the tapcells. |\\n| `-distance` | Distance between tapcells. |\\n\\n\\n### Remove Tapcells/Endcaps\\n\\n```tcl\\ntapcell_ripup\\n    -tap_prefix tap_prefix\\n    -endcap_prefix endcap_prefix\\n```\\n\\n#### Options\\n\\n| Switch Name | Description |\\n| ----- | ----- |\\n| `-tap_prefix` | Remove tapcells with said prefix. |\\n| `-endcap_prefix` | Remove endcaps with said prefix. |\\n\\n## Example scripts\\n\\nYou can find script examples for both 45nm and 14nm in `./etc/scripts`\\n\\n```tcl\\n./etc/scripts/example_14nm.tcl\\n./etc/scripts/example_45nm.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests).\\n\\nSimply run the following script:\\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+tap+in%3Atitle)\\nabout this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/tap/README.md', 'file_path': 'src/tap/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content=\"# Read UPF Utility\\n\\nThis module contains functionality to read, and modify information\\nfrom Unified Power Format (UPF) files. \\n\\n## Commands\\n\\n```{note}\\n- Parameters in square brackets `[-param param]` are optional.\\n- Parameters without square brackets `-param2 param2` are required.\\n```\\n\\n### Read UPF\\n\\nSources the UPF file. \\n\\n```tcl\\nread_upf\\n    -file file\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-file` | Path to `.upf` file. |\\n\\n### Create Power Domain\\n\\n```tcl\\ncreate_power_domain\\n    [-elements elements]\\n    name \\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-elements` | List of module paths that belong this this domain OR `*` for top domain. |\\n| `name` | Domain name. |\\n\\n### Create Logic Port\\n\\n```tcl\\ncreate_logic_port\\n    [-direction direction]\\n    port_name\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-direction` | Direction of the port (`in`, `out`, `inout`). |\\n| `port_name` | Port name. |\\n\\n### Create Power Switch\\n\\n```tcl\\ncreate_power_switch\\n    [-domain domain]\\n    [-output_supply_port output_supply_port]\\n    [-input_supply_port input_supply_port]\\n    [-control_port control_port]\\n    [-on_state on_state]\\n    name\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-domain` | Power domain name. |\\n| `-output_supply_port` | Output supply port of the switch. |\\n| `-input_supply_port` | Input supply port of the switch. |\\n| `-control_port` | Control port on the switch. |\\n| `-on_state` | One of {`state_name`, `input_supply_port`, `boolean_expression`}. |\\n| `name` | Power switch name. |\\n\\n### Create or Update Isolation Strategy\\n\\n```tcl \\nset_isolation\\n    [-domain domain]\\n    [-applies_to applies_to]\\n    [-clamp_value clamp_value]\\n    [-isolation_signal isolation_signal]\\n    [-isolation_sense isolation_sense]\\n    [-location location]\\n    [-update]\\n    name\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-domain` | Power domain |\\n| `-applies_to` | Restricts the strategy to apply one of these (`inputs`, `outputs`, `both`). |\\n| `-clamp_value` | Value the isolation can drive (`0`, `1`). |\\n| `-isolation_signal` | The control signal for this strategy. |\\n| `-isolation_sense` | The active level of isolation control signal. |\\n| `-location` | Domain in which isolation cells are placed (`parent`, `self`, `fanout`). |\\n| `-update` | Only available if using existing strategy, will error if the strategy doesn't exist. |\\n| `name` | Isolation strategy name. |\\n\\n### Set Interface cell\\n\\n```tcl \\nuse_interface_cell\\n    [-domain domain]\\n    [-strategy strategy]\\n    [-lib_cells lib_cells]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-domain` | Power domain name. |\\n| `-strategy` | Isolation strategy name. |\\n| `-lib_cells` | List of lib cells that could be used. |\\n\\n### Set Domain Area\\n\\n```tcl\\nset_domain_area\\n    domain_name\\n    -area {llx lly urx ury}\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `domain_name` | Power domain name. |\\n| `-area` | x-/y- coordinates in microns for the lower left and upper right corners of the power domain area. |\\n\\n\\n### Map existing power switch\\n\\n```tcl \\nmap_power_switch\\n    [-switch_name_list switch_name_list]\\n    [-lib_cells lib_cells]\\n    [-port_map port_map]\\n```\\n\\n#### Options\\n\\n| Switch Name | Description | \\n| ----- | ----- |\\n| `-switch_name_list` |  A list of switches (as defined by create_power_switch) to map. |\\n| `-lib_cells` | A list of library cells that could be mapped to the power switch |\\n| `-port_map` | A map that associates model ports defined by create_power_switch to logical ports |\\n\\n## Example scripts\\n\\nExample script demonstrating how to run `upf` related commands can be found here:\\n\\n```tcl\\n./test/upf_test.tcl\\n```\\n\\n## Regression tests\\n\\nThere are a set of regression tests in `./test`. For more information, refer to this [section](../../README.md#regression-tests). \\n\\nSimply run the following script: \\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\", metadata={'source': 'src/upf/README.md', 'file_path': 'src/upf/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='Simply run the following script: \\n\\n```shell\\n./test/regression\\n```\\n\\n## Limitations\\n\\n## FAQs\\n\\nCheck out [GitHub discussion](https://github.com/The-OpenROAD-Project/OpenROAD/discussions/categories/q-a?discussions_q=category%3AQ%26A+upf)\\nabout this tool.\\n\\n## License\\n\\nBSD 3-Clause License. See [LICENSE](LICENSE) file.', metadata={'source': 'src/upf/README.md', 'file_path': 'src/upf/README.md', 'file_name': 'README.md', 'file_type': '.md'}),\n",
       " Document(page_content='####################################\\n# global connections\\n####################################\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDD$} -power\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDPE$}\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDCE$}\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSS$} -ground\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSSE$}\\nglobal_connect\\n####################################\\n# voltage domains\\n####################################\\nset_voltage_domain -name {CORE} -power {VDD} -ground {VSS}\\n####################################\\n# standard cell grid\\n####################################\\ndefine_pdn_grid -name {grid} -voltage_domains {CORE}\\nadd_pdn_stripe -grid {grid} -layer {metal1} -width {0.17} -pitch {2.4} -offset {0} -followpins\\nadd_pdn_stripe -grid {grid} -layer {metal4} -width {0.48} -pitch {56.0} -offset {2}\\nadd_pdn_stripe -grid {grid} -layer {metal7} -width {1.40} -pitch {40.0} -offset {2}\\nadd_pdn_connect -grid {grid} -layers {metal1 metal4}\\nadd_pdn_connect -grid {grid} -layers {metal4 metal7}\\n####################################\\n# macro grids\\n####################################\\n####################################\\n# grid for: CORE_macro_grid_1\\n####################################\\ndefine_pdn_grid -name {CORE_macro_grid_1} -voltage_domains {CORE} -macro -orient {R0 R180 MX MY} -halo {4.0 4.0 4.0 4.0} -default -grid_over_boundary\\nadd_pdn_stripe -grid {CORE_macro_grid_1} -layer {metal5} -width {0.93} -pitch {10.0} -offset {2}\\nadd_pdn_stripe -grid {CORE_macro_grid_1} -layer {metal6} -width {0.93} -pitch {10.0} -offset {2}\\nadd_pdn_connect -grid {CORE_macro_grid_1} -layers {metal4 metal5}\\nadd_pdn_connect -grid {CORE_macro_grid_1} -layers {metal5 metal6}\\nadd_pdn_connect -grid {CORE_macro_grid_1} -layers {metal6 metal7}\\n####################################\\n# grid for: CORE_macro_grid_2\\n####################################\\ndefine_pdn_grid -name {CORE_macro_grid_2} -voltage_domains {CORE} -macro -orient {R90 R270 MXR90 MYR90} -halo {4.0 4.0 4.0 4.0} -default -grid_over_boundary\\nadd_pdn_stripe -grid {CORE_macro_grid_2} -layer {metal6} -width {0.93} -pitch {40.0} -offset {2}\\nadd_pdn_connect -grid {CORE_macro_grid_2} -layers {metal4 metal6}\\nadd_pdn_connect -grid {CORE_macro_grid_2} -layers {metal6 metal7}', metadata={'source': 'test/Nangate45/Nangate45.pdn.tcl', 'file_path': 'test/Nangate45/Nangate45.pdn.tcl', 'file_name': 'Nangate45.pdn.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Liberty units are fF,kOhm\\nset_layer_rc -layer M1 -capacitance 1.1368e-01 -resistance 1.3889e-01\\nset_layer_rc -layer M2 -capacitance 1.3426e-01 -resistance 2.4222e-02\\nset_layer_rc -layer M3 -capacitance 1.2918e-01 -resistance 2.4222e-02\\nset_layer_rc -layer M4 -capacitance 1.1396e-01 -resistance 1.6778e-02\\nset_layer_rc -layer M5 -capacitance 1.3323e-01 -resistance 1.4677e-02\\nset_layer_rc -layer M6 -capacitance 1.1575e-01 -resistance 1.0371e-02\\nset_layer_rc -layer M7 -capacitance 1.3293e-01 -resistance 9.6720e-03\\nset_layer_rc -layer M8 -capacitance 1.1822e-01 -resistance 7.4310e-03\\nset_layer_rc -layer M9 -capacitance 1.3497e-01 -resistance 6.8740e-03\\n\\nset_layer_rc -via V1 -resistance 1.72E-02\\nset_layer_rc -via V2 -resistance 1.72E-02\\nset_layer_rc -via V3 -resistance 1.72E-02\\nset_layer_rc -via V4 -resistance 1.18E-02\\nset_layer_rc -via V5 -resistance 1.18E-02\\nset_layer_rc -via V6 -resistance 8.20E-03\\nset_layer_rc -via V7 -resistance 8.20E-03\\nset_layer_rc -via V8 -resistance 6.30E-03\\n\\nset_wire_rc -layer M3', metadata={'source': 'test/asap7/setRC.tcl', 'file_path': 'test/asap7/setRC.tcl', 'file_name': 'setRC.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='####################################\\n# global connections\\n####################################\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDD$} -power\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDPE$}\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDCE$}\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {VPWR}\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {VPB}\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSS$} -ground\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSSE$}\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {VGND}\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {VNB}\\nglobal_connect\\n####################################\\n# voltage domains\\n####################################\\nset_voltage_domain -name {CORE} -power {VDD} -ground {VSS}\\n####################################\\n# standard cell grid\\n####################################\\ndefine_pdn_grid -name {grid} -voltage_domains {CORE}\\nadd_pdn_stripe -grid {grid} -layer {met1} -width {0.48} -pitch {5.44} -offset {0} -followpins\\nadd_pdn_stripe -grid {grid} -layer {met4} -width {1.600} -pitch {27.140} -offset {13.570}\\nadd_pdn_stripe -grid {grid} -layer {met5} -width {1.600} -pitch {27.200} -offset {13.600}\\nadd_pdn_connect -grid {grid} -layers {met1 met4}\\nadd_pdn_connect -grid {grid} -layers {met4 met5}\\n####################################\\n# macro grids\\n####################################\\n####################################\\n# grid for: CORE_macro_grid_1\\n####################################\\ndefine_pdn_grid -name {CORE_macro_grid_1} -voltage_domains {CORE} -macro -orient {R0 R180 MX MY} -halo {0.0 0.0 0.0 0.0} -default -grid_over_boundary\\nadd_pdn_connect -grid {CORE_macro_grid_1} -layers {met4 met5}\\n####################################\\n# grid for: CORE_macro_grid_2\\n####################################\\ndefine_pdn_grid -name {CORE_macro_grid_2} -voltage_domains {CORE} -macro -orient {R90 R270 MXR90 MYR90} -halo {0.0 0.0 0.0 0.0} -default -grid_over_boundary\\nadd_pdn_connect -grid {CORE_macro_grid_2} -layers {met4 met5}', metadata={'source': 'test/sky130hd/sky130hd.pdn.tcl', 'file_path': 'test/sky130hd/sky130hd.pdn.tcl', 'file_name': 'sky130hd.pdn.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='####################################\\n# global connections\\n####################################\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDD$} -power\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDPE$}\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDDCE$}\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {VPWR}\\nadd_global_connection -defer_connection -net {VDD} -inst_pattern {.*} -pin_pattern {VPB}\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSS$} -ground\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSSE$}\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {VGND}\\nadd_global_connection -defer_connection -net {VSS} -inst_pattern {.*} -pin_pattern {VNB}\\nglobal_connect\\n####################################\\n# voltage domains\\n####################################\\nset_voltage_domain -name {CORE} -power {VDD} -ground {VSS}\\n####################################\\n# standard cell grid\\n####################################\\ndefine_pdn_grid -name {grid} -voltage_domains {CORE}\\nadd_pdn_stripe -grid {grid} -layer {met1} -width {0.48} -pitch {6.66} -offset {0} -followpins\\nadd_pdn_stripe -grid {grid} -layer {met4} -width {1.600} -pitch {27.140} -offset {13.570}\\nadd_pdn_stripe -grid {grid} -layer {met5} -width {1.600} -pitch {27.200} -offset {13.600}\\nadd_pdn_connect -grid {grid} -layers {met1 met4}\\nadd_pdn_connect -grid {grid} -layers {met4 met5}\\n####################################\\n# macro grids\\n####################################\\n####################################\\n# grid for: CORE_macro_grid_1\\n####################################\\ndefine_pdn_grid -name {CORE_macro_grid_1} -voltage_domains {CORE} -macro -orient {R0 R180 MX MY} -halo {0.0 0.0 0.0 0.0} -default -grid_over_boundary\\nadd_pdn_connect -grid {CORE_macro_grid_1} -layers {met4 met5}\\n####################################\\n# grid for: CORE_macro_grid_2\\n####################################\\ndefine_pdn_grid -name {CORE_macro_grid_2} -voltage_domains {CORE} -macro -orient {R90 R270 MXR90 MYR90} -halo {0.0 0.0 0.0 0.0} -default -grid_over_boundary\\nadd_pdn_connect -grid {CORE_macro_grid_2} -layers {met4 met5}', metadata={'source': 'test/sky130hs/sky130hs.pdn.tcl', 'file_path': 'test/sky130hs/sky130hs.pdn.tcl', 'file_name': 'sky130hs.pdn.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, MICL, DD-Lab, University of Michigan\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n%module ant_py\\n\\n%{\\n\\n#include \"odb/geom.h\"\\n\\n#include \"ant/AntennaChecker.hh\"\\n#include \"ord/OpenRoad.hh\"\\n\\nnamespace ord {\\n// Defined in OpenRoad.i\\nodb::dbDatabase *getDb();\\n}\\n\\nusing namespace std;\\nusing namespace odb;\\n\\n%}\\n\\n\\n%include <std_vector.i>\\n%template(ViolationVector) std::vector<ant::Violation>;\\n\\n%import \"odb.i\"\\n%include \"../../Exception-py.i\"\\n\\n%include \"ant/AntennaChecker.hh\"', metadata={'source': 'src/ant/src/AntennaChecker-py.i', 'file_path': 'src/ant/src/AntennaChecker-py.i', 'file_name': 'AntennaChecker-py.i', 'file_type': '.i'}),\n",
       " Document(page_content='// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, MICL, DD-Lab, University of Michigan\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#include \"ant/AntennaChecker.hh\"\\n\\n#include <tcl.h>\\n\\n#include <cstdio>\\n#include <cstring>\\n#include <fstream>\\n#include <iostream>\\n#include <unordered_set>\\n\\n#include \"odb/db.h\"\\n#include \"odb/dbTypes.h\"\\n#include \"odb/dbWireGraph.h\"\\n#include \"odb/wOrder.h\"\\n#include \"sta/StaMain.hh\"\\n#include \"utl/Logger.h\"\\n\\nnamespace ant {\\n\\nusing odb::dbBox;\\nusing odb::dbIoType;\\nusing odb::dbITerm;\\nusing odb::dbITermObj;\\nusing odb::dbMTerm;\\nusing odb::dbNet;\\nusing odb::dbTechAntennaPinModel;\\nusing odb::dbTechLayer;\\nusing odb::dbTechLayerAntennaRule;\\nusing odb::dbTechLayerType;\\nusing odb::dbTechVia;\\nusing odb::dbVia;\\nusing odb::dbWire;\\nusing odb::dbWireGraph;\\nusing odb::dbWireType;\\n\\nusing utl::ANT;\\n\\nusing std::unordered_set;\\n\\n// Abbreviations Index:\\n//   `PAR`: Partial Area Ratio\\n//   `CAR`: Cumulative Area Ratio\\n//   `Area`: Gate Area\\n//   `S. Area`: Side Diffusion Area\\n//   `C. Area`: Cumulative Gate Area\\n//   `C. S. Area`: Cumulative Side (Diffusion) Area\\n\\nstruct PARinfo\\n{\\n  odb::dbWireGraph::Node* wire_root = nullptr;\\n  std::set<odb::dbITerm*> iterms;\\n  double wire_area = 0.0;\\n  double side_wire_area = 0.0;\\n  double iterm_gate_area = 0.0;\\n  double iterm_diff_area = 0.0;\\n  double PAR = 0.0;\\n  double PSR = 0.0;\\n  double diff_PAR = 0.0;\\n  double diff_PSR = 0.0;\\n  double max_wire_length_PAR = 0.0;\\n  double max_wire_length_PSR = 0.0;\\n  double max_wire_length_diff_PAR = 0.0;\\n  double max_wire_length_diff_PSR = 0.0;\\n  double wire_length = 0.0;\\n  double side_wire_length = 0.0;\\n};\\n\\nstruct ARinfo\\n{\\n  PARinfo par_info;\\n  odb::dbWireGraph::Node* GateNode;\\n  double CAR;\\n  double CSR;\\n  double diff_CAR;\\n  double diff_CSR;\\n};\\n\\nstruct AntennaModel\\n{\\n  odb::dbTechLayer* layer;\\n\\n  double metal_factor;\\n  double diff_metal_factor;\\n\\n  double cut_factor;\\n  double diff_cut_factor;\\n\\n  double side_metal_factor;\\n  double diff_side_metal_factor;\\n\\n  double minus_diff_factor;\\n  double plus_diff_factor;\\n  double diff_metal_reduce_factor;\\n};\\n\\nextern \"C\" {\\nextern int Ant_Init(Tcl_Interp* interp);\\n}\\n\\nAntennaChecker::AntennaChecker() = default;\\nAntennaChecker::~AntennaChecker() = default;\\n\\nvoid AntennaChecker::init(odb::dbDatabase* db,\\n                          GlobalRouteSource* global_route_source,\\n                          Logger* logger)\\n{\\n  db_ = db;\\n  global_route_source_ = global_route_source;\\n  logger_ = logger;\\n}', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='double AntennaChecker::dbuToMicrons(int value)\\n{\\n  return static_cast<double>(value) / dbu_per_micron_;\\n}\\n\\nvoid AntennaChecker::initAntennaRules()\\n{\\n  block_ = db_->getChip()->getBlock();\\n  dbu_per_micron_ = block_->getDbUnitsPerMicron();\\n  odb::dbTech* tech = db_->getTech();\\n  for (odb::dbTechLayer* tech_layer : tech->getLayers()) {\\n    double metal_factor = 1.0;\\n    double diff_metal_factor = 1.0;\\n\\n    double cut_factor = 1.0;\\n    double diff_cut_factor = 1.0;\\n\\n    double side_metal_factor = 1.0;\\n    double diff_side_metal_factor = 1.0;\\n\\n    double minus_diff_factor = 0.0;\\n    double plus_diff_factor = 0.0;\\n    double diff_metal_reduce_factor = 1.0;\\n\\n    if (tech_layer->hasDefaultAntennaRule()) {\\n      const dbTechLayerAntennaRule* antenna_rule\\n          = tech_layer->getDefaultAntennaRule();\\n\\n      if (antenna_rule->isAreaFactorDiffUseOnly()) {\\n        diff_metal_factor = antenna_rule->getAreaFactor();\\n\\n        diff_cut_factor = antenna_rule->getAreaFactor();\\n      } else {\\n        metal_factor = antenna_rule->getAreaFactor();\\n        diff_metal_factor = antenna_rule->getAreaFactor();\\n\\n        cut_factor = antenna_rule->getAreaFactor();\\n        diff_cut_factor = antenna_rule->getAreaFactor();\\n      }\\n      if (antenna_rule->isSideAreaFactorDiffUseOnly()) {\\n        diff_side_metal_factor = antenna_rule->getSideAreaFactor();\\n      } else {\\n        side_metal_factor = antenna_rule->getSideAreaFactor();\\n        diff_side_metal_factor = antenna_rule->getSideAreaFactor();\\n      }\\n\\n      minus_diff_factor = antenna_rule->getAreaMinusDiffFactor();\\n      plus_diff_factor = antenna_rule->getGatePlusDiffFactor();\\n\\n      const double PSR_ratio = antenna_rule->getPSR();\\n      const dbTechLayerAntennaRule::pwl_pair diffPSR\\n          = antenna_rule->getDiffPSR();\\n\\n      uint wire_thickness_dbu = 0;\\n      tech_layer->getThickness(wire_thickness_dbu);\\n\\n      const dbTechLayerType layerType = tech_layer->getType();\\n\\n      // If there is a SIDE area antenna rule, then make sure thickness exists.\\n      if ((PSR_ratio != 0 || !diffPSR.indices.empty())\\n          && layerType == dbTechLayerType::ROUTING && wire_thickness_dbu == 0) {\\n        logger_->warn(ANT,\\n                      13,\\n                      \"No THICKNESS is provided for layer {}.  Checks on this \"\\n                      \"layer will not be correct.\",\\n                      tech_layer->getConstName());\\n      }\\n    }\\n\\n    AntennaModel layer_antenna = {tech_layer,\\n                                  metal_factor,\\n                                  diff_metal_factor,\\n                                  cut_factor,\\n                                  diff_cut_factor,\\n                                  side_metal_factor,\\n                                  diff_side_metal_factor,\\n                                  minus_diff_factor,\\n                                  plus_diff_factor,\\n                                  diff_metal_reduce_factor};\\n    layer_info_[tech_layer] = layer_antenna;\\n  }\\n}\\n\\ndbWireGraph::Node* AntennaChecker::findSegmentRoot(dbWireGraph::Node* node,\\n                                                   int wire_level)\\n{\\n  if (node->in_edge() == nullptr) {\\n    return node;\\n  }\\n\\n  if (node->in_edge()->type() == dbWireGraph::Edge::Type::VIA\\n      || node->in_edge()->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n    if (node->in_edge()->source()->layer()->getRoutingLevel() > wire_level) {\\n      return node;\\n    }\\n\\n    dbWireGraph::Node* new_root\\n        = findSegmentRoot(node->in_edge()->source(), wire_level);\\n\\n    if (new_root->layer()->getRoutingLevel() == wire_level) {\\n      return new_root;\\n    }\\n    return node;\\n  }\\n\\n  if (node->in_edge()->type() == dbWireGraph::Edge::Type::SEGMENT\\n      || node->in_edge()->type() == dbWireGraph::Edge::Type::SHORT) {\\n    return findSegmentRoot(node->in_edge()->source(), wire_level);\\n  }\\n\\n  return node;\\n}', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='return node;\\n}\\n\\ndbWireGraph::Node* AntennaChecker::findSegmentStart(dbWireGraph::Node* node)\\n{\\n  if ((node->object() && node->object()->getObjectType() == dbITermObj)\\n      || !node->in_edge()) {\\n    return node;\\n  }\\n\\n  if (node->in_edge()->type() == dbWireGraph::Edge::Type::VIA\\n      || node->in_edge()->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n    return node;\\n  }\\n\\n  if (node->in_edge()->type() == dbWireGraph::Edge::Type::SEGMENT\\n      || node->in_edge()->type() == dbWireGraph::Edge::Type::SHORT) {\\n    return findSegmentStart(node->in_edge()->source());\\n  }\\n\\n  return nullptr;\\n}\\n\\nbool AntennaChecker::ifSegmentRoot(dbWireGraph::Node* node, int wire_level)\\n{\\n  if ((node->object() && node->object()->getObjectType() == dbITermObj)\\n      || !node->in_edge()) {\\n    return true;\\n  }\\n  if (node->in_edge()->type() == dbWireGraph::Edge::Type::VIA\\n      || node->in_edge()->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n    if (node->in_edge()->source()->layer()->getRoutingLevel() <= wire_level) {\\n      dbWireGraph::Node* new_root\\n          = findSegmentRoot(node->in_edge()->source(), wire_level);\\n      return new_root->layer()->getRoutingLevel() != wire_level;\\n    }\\n    return true;\\n  }\\n  return false;\\n}\\n\\nvoid AntennaChecker::findWireBelowIterms(dbWireGraph::Node* node,\\n                                         double& iterm_gate_area,\\n                                         double& iterm_diff_area,\\n                                         int wire_level,\\n                                         std::set<dbITerm*>& iv,\\n                                         std::set<dbWireGraph::Node*>& nv)\\n{\\n  if (node->object() && node->object()->getObjectType() == dbITermObj) {\\n    dbITerm* iterm = dbITerm::getITerm(block_, node->object()->getId());\\n    if (iterm) {\\n      dbMTerm* mterm = iterm->getMTerm();\\n      iterm_gate_area += gateArea(mterm);\\n      iterm_diff_area += diffArea(mterm);\\n      iv.insert(iterm);\\n    }\\n  }\\n\\n  nv.insert(node);\\n\\n  if (node->in_edge()\\n      && node->in_edge()->source()->layer()->getRoutingLevel() <= wire_level) {\\n    if ((node->in_edge()->type() == dbWireGraph::Edge::Type::VIA\\n         || node->in_edge()->type() == dbWireGraph::Edge::Type::TECH_VIA)\\n        && nv.find(node->in_edge()->source()) == nv.end()) {\\n      findWireBelowIterms(findSegmentStart(node->in_edge()->source()),\\n                          iterm_gate_area,\\n                          iterm_diff_area,\\n                          wire_level,\\n                          iv,\\n                          nv);\\n    } else if ((node->in_edge()->type() == dbWireGraph::Edge::Type::SEGMENT\\n                || node->in_edge()->type() == dbWireGraph::Edge::Type::SHORT)\\n               && nv.find(node->in_edge()->source()) == nv.end()) {\\n      findWireBelowIterms(node->in_edge()->source(),\\n                          iterm_gate_area,\\n                          iterm_diff_area,\\n                          wire_level,\\n                          iv,\\n                          nv);\\n    }\\n  }\\n\\n  dbWireGraph::Node::edge_iterator edge_itr;\\n  for (edge_itr = node->begin(); edge_itr != node->end(); ++edge_itr) {\\n    if ((*edge_itr)->type() == dbWireGraph::Edge::Type::VIA\\n        || (*edge_itr)->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n      if ((*edge_itr)->target()->layer()->getRoutingLevel() <= wire_level\\n          && nv.find((*edge_itr)->target()) == nv.end()) {\\n        findWireBelowIterms(findSegmentStart((*edge_itr)->target()),\\n                            iterm_gate_area,\\n                            iterm_diff_area,\\n                            wire_level,\\n                            iv,\\n                            nv);\\n      }\\n    }', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='else if (((*edge_itr)->type() == dbWireGraph::Edge::Type::SEGMENT\\n              || (*edge_itr)->type() == dbWireGraph::Edge::Type::SHORT)\\n             && nv.find((*edge_itr)->target()) == nv.end()) {\\n      findWireBelowIterms((*edge_itr)->target(),\\n                          iterm_gate_area,\\n                          iterm_diff_area,\\n                          wire_level,\\n                          iv,\\n                          nv);\\n    }\\n  }\\n}\\n\\nstd::pair<double, double> AntennaChecker::calculateWireArea(\\n    dbWireGraph::Node* node,\\n    int wire_level,\\n    std::set<dbWireGraph::Node*>& nv,\\n    std::set<dbWireGraph::Node*>& level_nodes)\\n{\\n  double wire_area = 0;\\n  double side_wire_area = 0;\\n\\n  double wire_width = dbuToMicrons(node->layer()->getWidth());\\n  uint wire_thickness_dbu = 0;\\n  node->layer()->getThickness(wire_thickness_dbu);\\n  double wire_thickness = dbuToMicrons(wire_thickness_dbu);\\n\\n  int start_x, start_y;\\n  int end_x, end_y;\\n  node->xy(start_x, start_y);\\n\\n  vector<std::pair<dbWireGraph::Edge*, dbIoType>> edge_vec;\\n  if (node->in_edge() != nullptr\\n      && nv.find(node->in_edge()->source()) == nv.end()) {\\n    edge_vec.emplace_back(node->in_edge(), dbIoType::INPUT);\\n  }\\n\\n  dbWireGraph::Node::edge_iterator edge_it;\\n\\n  for (edge_it = node->begin(); edge_it != node->end(); edge_it++) {\\n    if (nv.find((*edge_it)->source()) == nv.end()) {\\n      edge_vec.emplace_back(*edge_it, dbIoType::OUTPUT);\\n    }\\n  }\\n\\n  nv.insert(node);\\n\\n  for (const auto& edge_info : edge_vec) {\\n    dbWireGraph::Edge* edge = edge_info.first;\\n    dbIoType edge_io_type = edge_info.second;\\n    if (edge->type() == dbWireGraph::Edge::Type::VIA\\n        || edge->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n      if (edge_io_type == dbIoType::INPUT) {\\n        if (edge->source()->layer()->getRoutingLevel() <= wire_level) {\\n          std::pair<double, double> areas\\n              = calculateWireArea(edge->source(), wire_level, nv, level_nodes);\\n          wire_area += areas.first;\\n          side_wire_area += areas.second;\\n        }\\n      }\\n\\n      if (edge_io_type == dbIoType::OUTPUT) {\\n        if (edge->target()->layer()->getRoutingLevel() <= wire_level) {\\n          std::pair<double, double> areas\\n              = calculateWireArea(edge->target(), wire_level, nv, level_nodes);\\n          wire_area += areas.first;\\n          side_wire_area += areas.second;\\n        }\\n      }\\n    }\\n\\n    if (edge->type() == dbWireGraph::Edge::Type::SEGMENT\\n        || edge->type() == dbWireGraph::Edge::Type::SHORT) {\\n      if (edge_io_type == dbIoType::INPUT) {\\n        if (node->layer()->getRoutingLevel() == wire_level) {\\n          level_nodes.insert(node);\\n          edge->source()->xy(end_x, end_y);\\n\\n          wire_area += dbuToMicrons(abs(end_x - start_x) + abs(end_y - start_y))\\n                       * wire_width;\\n          side_wire_area\\n              += (dbuToMicrons(abs(end_x - start_x) + abs(end_y - start_y)))\\n                 * wire_thickness * 2;\\n\\n          // These are added to represent the extensions to the wire segments\\n          // (0.5 * wire_width)\\n          wire_area += wire_width * wire_width;\\n          side_wire_area += 2 * wire_thickness * wire_width;\\n        }\\n\\n        std::pair<double, double> areas\\n            = calculateWireArea(edge->source(), wire_level, nv, level_nodes);\\n        wire_area += areas.first;\\n        side_wire_area += areas.second;\\n      }\\n\\n      if (edge_io_type == dbIoType::OUTPUT) {\\n        if (node->layer()->getRoutingLevel() == wire_level) {\\n          level_nodes.insert(node);\\n          edge->target()->xy(end_x, end_y);\\n          wire_area += dbuToMicrons(abs(end_x - start_x) + abs(end_y - start_y))\\n                           * wire_width\\n                       + wire_width * wire_width;\\n          side_wire_area\\n              += (dbuToMicrons(abs(end_x - start_x) + abs(end_y - start_y))\\n                  + wire_width)\\n                     * wire_thickness * 2\\n                 + 2 * wire_thickness * wire_width;\\n        }', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='std::pair<double, double> areas\\n            = calculateWireArea(edge->target(), wire_level, nv, level_nodes);\\n        wire_area += areas.first;\\n        side_wire_area += areas.second;\\n      }\\n    }\\n  }\\n  return {wire_area, side_wire_area};\\n}\\n\\ndouble AntennaChecker::getViaArea(dbWireGraph::Edge* edge)\\n{\\n  double via_area = 0.0;\\n  if (edge->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n    auto tech_via_edge = (dbWireGraph::TechVia*) edge;\\n    dbTechVia* tech_via = tech_via_edge->via();\\n    for (dbBox* box : tech_via->getBoxes()) {\\n      if (box->getTechLayer()->getType() == dbTechLayerType::CUT) {\\n        uint dx = box->getDX();\\n        uint dy = box->getDY();\\n        via_area = dbuToMicrons(dx) * dbuToMicrons(dy);\\n      }\\n    }\\n  } else if (edge->type() == dbWireGraph::Edge::Type::VIA) {\\n    auto via_edge = (dbWireGraph::Via*) edge;\\n    dbVia* via = via_edge->via();\\n    for (dbBox* box : via->getBoxes()) {\\n      if (box->getTechLayer()->getType() == dbTechLayerType::CUT) {\\n        uint dx = box->getDX();\\n        uint dy = box->getDY();\\n        via_area = dbuToMicrons(dx) * dbuToMicrons(dy);\\n      }\\n    }\\n  }\\n  return via_area;\\n}\\n\\ndbTechLayer* AntennaChecker::getViaLayer(dbWireGraph::Edge* edge)\\n{\\n  if (edge->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n    auto tech_via_edge = (dbWireGraph::TechVia*) edge;\\n    dbTechVia* tech_via = tech_via_edge->via();\\n    for (dbBox* box : tech_via->getBoxes()) {\\n      if (box->getTechLayer()->getType() == dbTechLayerType::CUT) {\\n        return box->getTechLayer();\\n      }\\n    }\\n  } else if (edge->type() == dbWireGraph::Edge::Type::VIA) {\\n    auto via_edge = (dbWireGraph::Via*) edge;\\n    dbVia* via = via_edge->via();\\n    for (dbBox* box : via->getBoxes()) {\\n      if (box->getTechLayer()->getType() == dbTechLayerType::CUT) {\\n        return box->getTechLayer();\\n      }\\n    }\\n  }\\n  return nullptr;\\n}\\n\\nstd::string AntennaChecker::getViaName(dbWireGraph::Edge* edge)\\n{\\n  if (edge->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n    auto tech_via_edge = (dbWireGraph::TechVia*) edge;\\n    dbTechVia* tech_via = tech_via_edge->via();\\n    return tech_via->getName();\\n  }\\n  if (edge->type() == dbWireGraph::Edge::Type::VIA) {\\n    auto via_edge = (dbWireGraph::Via*) edge;\\n    dbVia* via = via_edge->via();\\n    return via->getName();\\n  }\\n  return nullptr;\\n}\\n\\ndouble AntennaChecker::calculateViaArea(dbWireGraph::Node* node, int wire_level)\\n{\\n  double via_area = 0.0;\\n  if (node->in_edge()\\n      && (node->in_edge()->type() == dbWireGraph::Edge::Type::VIA\\n          || node->in_edge()->type() == dbWireGraph::Edge::Type::TECH_VIA)) {\\n    if (node->in_edge()->source()->layer()->getRoutingLevel() > wire_level) {\\n      via_area = via_area + getViaArea(node->in_edge());\\n    }\\n  }\\n\\n  dbWireGraph::Node::edge_iterator edge_itr;\\n  for (edge_itr = node->begin(); edge_itr != node->end(); ++edge_itr) {\\n    if ((*edge_itr)->type() == dbWireGraph::Edge::Type::SEGMENT\\n        || (*edge_itr)->type() == dbWireGraph::Edge::Type::SHORT) {\\n      via_area = via_area + calculateViaArea((*edge_itr)->target(), wire_level);\\n    } else if ((*edge_itr)->type() == dbWireGraph::Edge::Type::VIA\\n               || (*edge_itr)->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n      if ((*edge_itr)->target()->layer()->getRoutingLevel() > wire_level) {\\n        via_area = via_area + getViaArea((*edge_itr));\\n      } else {\\n        via_area\\n            = via_area + calculateViaArea((*edge_itr)->target(), wire_level);\\n      }\\n    }\\n  }\\n  return via_area;\\n}', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='dbWireGraph::Edge* AntennaChecker::findVia(dbWireGraph::Node* node,\\n                                           int wire_level)\\n{\\n  if (node->in_edge()\\n      && (node->in_edge()->type() == dbWireGraph::Edge::Type::VIA\\n          || node->in_edge()->type() == dbWireGraph::Edge::Type::TECH_VIA)) {\\n    if (node->in_edge()->source()->layer()->getRoutingLevel() > wire_level) {\\n      return node->in_edge();\\n    }\\n  }\\n  dbWireGraph::Node::edge_iterator edge_itr;\\n  for (edge_itr = node->begin(); edge_itr != node->end(); ++edge_itr) {\\n    if ((*edge_itr)->type() == dbWireGraph::Edge::Type::SEGMENT\\n        || (*edge_itr)->type() == dbWireGraph::Edge::Type::SHORT) {\\n      dbWireGraph::Edge* via = findVia((*edge_itr)->target(), wire_level);\\n      if (via) {\\n        return via;\\n      }\\n    } else if ((*edge_itr)->type() == dbWireGraph::Edge::Type::VIA\\n               || (*edge_itr)->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n      if ((*edge_itr)->target()->layer()->getRoutingLevel() > wire_level) {\\n        return (*edge_itr);\\n      }\\n      dbWireGraph::Edge* via = findVia((*edge_itr)->target(), wire_level);\\n      if (via) {\\n        return via;\\n      }\\n    }\\n  }\\n  return nullptr;\\n}\\n\\nvoid AntennaChecker::findCarPath(dbWireGraph::Node* node,\\n                                 int wire_level,\\n                                 dbWireGraph::Node* goal,\\n                                 vector<dbWireGraph::Node*>& current_path,\\n                                 vector<dbWireGraph::Node*>& path_found)\\n{\\n  current_path.push_back(node);\\n\\n  if (node == goal) {\\n    for (dbWireGraph::Node* node : current_path) {\\n      bool node_exists = false;\\n      for (dbWireGraph::Node* found_node : path_found) {\\n        if (node == found_node) {\\n          node_exists = true;\\n          break;\\n        }\\n      }\\n      if (!node_exists) {\\n        path_found.push_back(node);\\n      }\\n    }\\n  } else {\\n    if (node->in_edge()\\n        && (node->in_edge()->type() == dbWireGraph::Edge::Type::VIA\\n            || node->in_edge()->type() == dbWireGraph::Edge::Type::TECH_VIA)) {\\n      if (node->in_edge()->source()->layer()->getRoutingLevel()\\n          < node->in_edge()->target()->layer()->getRoutingLevel()) {\\n        auto root_info = findSegmentRoot(\\n            node->in_edge()->source(),\\n            node->in_edge()->source()->layer()->getRoutingLevel());\\n        findCarPath(root_info,\\n                    node->in_edge()->source()->layer()->getRoutingLevel(),\\n                    goal,\\n                    current_path,\\n                    path_found);\\n      }\\n    }\\n    dbWireGraph::Node::edge_iterator edge_itr;\\n    for (edge_itr = node->begin(); edge_itr != node->end(); ++edge_itr) {\\n      if ((*edge_itr)->type() == dbWireGraph::Edge::Type::VIA\\n          || (*edge_itr)->type() == dbWireGraph::Edge::Type::TECH_VIA) {\\n        if ((*edge_itr)->target()->layer()->getRoutingLevel() <= wire_level) {\\n          findCarPath(findSegmentStart((*edge_itr)->target()),\\n                      wire_level,\\n                      goal,\\n                      current_path,\\n                      path_found);\\n        }\\n      } else if ((*edge_itr)->type() == dbWireGraph::Edge::Type::SEGMENT\\n                 || (*edge_itr)->type() == dbWireGraph::Edge::Type::SHORT) {\\n        findCarPath(\\n            (*edge_itr)->target(), wire_level, goal, current_path, path_found);\\n      }\\n    }\\n  }\\n  current_path.pop_back();\\n}\\n\\nvector<PARinfo> AntennaChecker::buildWireParTable(\\n    const vector<dbWireGraph::Node*>& wire_roots)\\n{\\n  vector<PARinfo> PARtable;\\n  std::set<dbWireGraph::Node*> level_nodes;\\n  for (dbWireGraph::Node* wire_root : wire_roots) {\\n    if (level_nodes.find(wire_root) != level_nodes.end()) {\\n      continue;\\n    }\\n\\n    std::set<dbWireGraph::Node*> nv;\\n    std::pair<double, double> areas = calculateWireArea(\\n        wire_root, wire_root->layer()->getRoutingLevel(), nv, level_nodes);', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='std::set<dbWireGraph::Node*> nv;\\n    std::pair<double, double> areas = calculateWireArea(\\n        wire_root, wire_root->layer()->getRoutingLevel(), nv, level_nodes);\\n\\n    double wire_area = areas.first;\\n    double side_wire_area = areas.second;\\n    double iterm_gate_area = 0.0;\\n    double iterm_diff_area = 0.0;\\n    std::set<dbITerm*> iv;\\n    nv.clear();\\n\\n    findWireBelowIterms(wire_root,\\n                        iterm_gate_area,\\n                        iterm_diff_area,\\n                        wire_root->layer()->getRoutingLevel(),\\n                        iv,\\n                        nv);\\n\\n    PARinfo par_info;\\n    par_info.wire_root = wire_root;\\n    par_info.iterms = iv;\\n    par_info.wire_area = wire_area;\\n    par_info.side_wire_area = side_wire_area;\\n    par_info.iterm_gate_area = iterm_gate_area;\\n    par_info.iterm_diff_area = iterm_diff_area;\\n\\n    PARtable.push_back(par_info);\\n  }\\n\\n  for (PARinfo& par_info : PARtable) {\\n    calculateParInfo(par_info);\\n  }\\n\\n  return PARtable;\\n}\\n\\ndouble AntennaChecker::gateArea(dbMTerm* mterm)\\n{\\n  double max_gate_area = 0;\\n  if (mterm->hasDefaultAntennaModel()) {\\n    dbTechAntennaPinModel* pin_model = mterm->getDefaultAntennaModel();\\n    vector<std::pair<double, dbTechLayer*>> gate_areas;\\n    pin_model->getGateArea(gate_areas);\\n\\n    for (const auto& [gate_area, layer] : gate_areas) {\\n      max_gate_area = std::max(max_gate_area, gate_area);\\n    }\\n  }\\n  return max_gate_area;\\n}\\n\\ndouble AntennaChecker::getPwlFactor(dbTechLayerAntennaRule::pwl_pair pwl_info,\\n                                    double ref_value,\\n                                    double default_value)\\n{\\n  if (!pwl_info.indices.empty()) {\\n    if (pwl_info.indices.size() == 1) {\\n      return pwl_info.ratios[0];\\n    }\\n    double pwl_info_index1 = pwl_info.indices[0];\\n    double pwl_info_ratio1 = pwl_info.ratios[0];\\n    double slope = 1.0;\\n    for (int i = 0; i < pwl_info.indices.size(); i++) {\\n      double pwl_info_index2 = pwl_info.indices[i];\\n      double pwl_info_ratio2 = pwl_info.ratios[i];\\n      slope = (pwl_info_ratio2 - pwl_info_ratio1)\\n              / (pwl_info_index2 - pwl_info_index1);\\n\\n      if (ref_value >= pwl_info_index1 && ref_value < pwl_info_index2) {\\n        return pwl_info_ratio1 + (ref_value - pwl_info_index1) * slope;\\n      }\\n      pwl_info_index1 = pwl_info_index2;\\n      pwl_info_ratio1 = pwl_info_ratio2;\\n    }\\n    return pwl_info_ratio1 + (ref_value - pwl_info_index1) * slope;\\n  }\\n  return default_value;\\n}\\n\\nvoid AntennaChecker::calculateParInfo(PARinfo& par_info)\\n{\\n  dbWireGraph::Node* wire_root = par_info.wire_root;\\n  odb::dbTechLayer* tech_layer = wire_root->layer();\\n  AntennaModel& am = layer_info_[tech_layer];\\n\\n  double metal_factor = am.metal_factor;\\n  double diff_metal_factor = am.diff_metal_factor;\\n  double side_metal_factor = am.side_metal_factor;\\n  double diff_side_metal_factor = am.diff_side_metal_factor;\\n\\n  double minus_diff_factor = am.minus_diff_factor;\\n  double plus_diff_factor = am.plus_diff_factor;\\n\\n  double diff_metal_reduce_factor = am.diff_metal_reduce_factor;\\n\\n  if (tech_layer->hasDefaultAntennaRule()) {\\n    const dbTechLayerAntennaRule* antenna_rule\\n        = tech_layer->getDefaultAntennaRule();\\n    diff_metal_reduce_factor = getPwlFactor(\\n        antenna_rule->getAreaDiffReduce(), par_info.iterm_diff_area, 1.0);\\n  }\\n\\n  if (par_info.iterm_gate_area == 0 || !tech_layer->hasDefaultAntennaRule()) {\\n    return;\\n  }\\n\\n  // Find the theoretical limits for PAR and its variants\\n  const dbTechLayerAntennaRule* antenna_rule\\n      = tech_layer->getDefaultAntennaRule();\\n\\n  const double PAR_ratio = antenna_rule->getPAR();\\n  const dbTechLayerAntennaRule::pwl_pair diffPAR = antenna_rule->getDiffPAR();\\n  const double diffPAR_PWL_ratio\\n      = getPwlFactor(diffPAR, par_info.iterm_diff_area, 0);', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='const double PSR_ratio = antenna_rule->getPSR();\\n  const dbTechLayerAntennaRule::pwl_pair diffPSR = antenna_rule->getDiffPSR();\\n  const double diffPSR_PWL_ratio\\n      = getPwlFactor(diffPSR, par_info.iterm_diff_area, 0.0);\\n\\n  // Extract the width and thickness\\n  const double wire_width = dbuToMicrons(tech_layer->getWidth());\\n  uint thickness;\\n  tech_layer->getThickness(thickness);\\n  const double wire_thickness = dbuToMicrons(thickness);\\n\\n  // Calculate the current wire length from the area taking into consideration\\n  // the extensions\\n  par_info.wire_length = par_info.wire_area / wire_width - wire_width;\\n  par_info.side_wire_length\\n      = (par_info.side_wire_area - 2 * wire_width * wire_thickness)\\n            / (2 * wire_thickness)\\n        - wire_width;\\n\\n  // Consider when there is a diffusion region connected\\n  if (par_info.iterm_diff_area != 0) {\\n    // Calculate the maximum allowed wire length for each PAR variant\\n    const double max_area_PAR\\n        = PAR_ratio * par_info.iterm_gate_area / diff_metal_factor;\\n    par_info.max_wire_length_PAR = max_area_PAR / wire_width - wire_width;\\n\\n    const double max_area_PSR\\n        = PSR_ratio * par_info.iterm_gate_area / diff_side_metal_factor;\\n    par_info.max_wire_length_PSR\\n        = (max_area_PSR - 2 * wire_width * wire_thickness)\\n              / (2 * wire_thickness)\\n          - wire_width;\\n\\n    const double max_area_diff_PAR\\n        = (diffPAR_PWL_ratio\\n               * (par_info.iterm_gate_area\\n                  + plus_diff_factor * par_info.iterm_diff_area)\\n           + minus_diff_factor * par_info.iterm_diff_area)\\n          / diff_metal_factor * diff_metal_reduce_factor;\\n    par_info.max_wire_length_diff_PAR\\n        = max_area_diff_PAR / wire_width - wire_width;\\n\\n    const double max_area_diff_PSR\\n        = (diffPSR_PWL_ratio\\n               * (par_info.iterm_gate_area\\n                  + plus_diff_factor * par_info.iterm_diff_area)\\n           + minus_diff_factor * par_info.iterm_diff_area)\\n          / diff_side_metal_factor * diff_metal_reduce_factor;\\n    par_info.max_wire_length_diff_PSR\\n        = (max_area_diff_PSR - 2 * wire_width * wire_thickness)\\n              / (2 * wire_thickness)\\n          - wire_width;\\n\\n    // Calculate PAR, PSR, diff_PAR and diff_PSR\\n    par_info.PAR\\n        = (diff_metal_factor * par_info.wire_area) / par_info.iterm_gate_area;\\n    par_info.PSR = (diff_side_metal_factor * par_info.side_wire_area)\\n                   / par_info.iterm_gate_area;\\n    par_info.diff_PAR\\n        = (diff_metal_factor * par_info.wire_area * diff_metal_reduce_factor\\n           - minus_diff_factor * par_info.iterm_diff_area)\\n          / (par_info.iterm_gate_area\\n             + plus_diff_factor * par_info.iterm_diff_area);\\n    par_info.diff_PSR = (diff_side_metal_factor * par_info.side_wire_area\\n                             * diff_metal_reduce_factor\\n                         - minus_diff_factor * par_info.iterm_diff_area)\\n                        / (par_info.iterm_gate_area\\n                           + plus_diff_factor * par_info.iterm_diff_area);\\n  } else {\\n    // Calculate the maximum allowed wire length for each PAR variant\\n    double max_area_PAR = PAR_ratio * par_info.iterm_gate_area / metal_factor;\\n    par_info.max_wire_length_PAR = max_area_PAR / wire_width - wire_width;\\n\\n    double max_area_PSR\\n        = PSR_ratio * par_info.iterm_gate_area / side_metal_factor;\\n    par_info.max_wire_length_PSR\\n        = (max_area_PSR - 2 * wire_width * wire_thickness)\\n              / (2 * wire_thickness)\\n          - wire_width;\\n\\n    double max_area_diff_PAR = (diffPAR_PWL_ratio * par_info.iterm_gate_area)\\n                               / (diff_metal_reduce_factor * metal_factor);\\n    par_info.max_wire_length_diff_PAR\\n        = max_area_diff_PAR / wire_width - wire_width;', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='double max_area_diff_PSR = (diffPSR_PWL_ratio * par_info.iterm_gate_area)\\n                               / (diff_metal_reduce_factor * side_metal_factor);\\n    par_info.max_wire_length_diff_PSR\\n        = (max_area_diff_PSR - 2 * wire_width * wire_thickness)\\n              / (2 * wire_thickness)\\n          - wire_width;\\n\\n    // Calculate PAR, PSR, diff_PAR and diff_PSR\\n\\n    par_info.PAR\\n        = (metal_factor * par_info.wire_area) / par_info.iterm_gate_area;\\n    par_info.PSR = (side_metal_factor * par_info.side_wire_area)\\n                   / par_info.iterm_gate_area;\\n    par_info.diff_PAR\\n        = (metal_factor * par_info.wire_area * diff_metal_reduce_factor)\\n          / par_info.iterm_gate_area;\\n    par_info.diff_PSR = (side_metal_factor * par_info.side_wire_area\\n                         * diff_metal_reduce_factor)\\n                        / (par_info.iterm_gate_area);\\n  }\\n}\\n\\nvector<ARinfo> AntennaChecker::buildWireCarTable(\\n    const vector<PARinfo>& PARtable,\\n    const vector<PARinfo>& VIA_PARtable,\\n    const vector<dbWireGraph::Node*>& gate_iterms)\\n{\\n  vector<ARinfo> CARtable;\\n  for (dbWireGraph::Node* gate : gate_iterms) {\\n    for (const PARinfo& ar : PARtable) {\\n      dbWireGraph::Node* wire_root = ar.wire_root;\\n      double car = 0.0;\\n      double csr = 0.0;\\n      double diff_car = 0.0;\\n      double diff_csr = 0.0;\\n      vector<dbWireGraph::Node*> current_path;\\n      vector<dbWireGraph::Node*> path_found;\\n      vector<dbWireGraph::Node*> car_wire_roots;\\n\\n      findCarPath(wire_root,\\n                  wire_root->layer()->getRoutingLevel(),\\n                  gate,\\n                  current_path,\\n                  path_found);\\n      if (!path_found.empty()) {\\n        for (dbWireGraph::Node* node : path_found) {\\n          if (ifSegmentRoot(node, node->layer()->getRoutingLevel())) {\\n            car_wire_roots.push_back(node);\\n          }\\n        }\\n\\n        vector<dbWireGraph::Node*>::iterator car_root_itr;\\n        for (car_root_itr = car_wire_roots.begin();\\n             car_root_itr != car_wire_roots.end();\\n             ++car_root_itr) {\\n          dbWireGraph::Node* car_root = *car_root_itr;\\n          for (const PARinfo& par_info : PARtable) {\\n            if (par_info.wire_root == car_root) {\\n              car = car + par_info.PAR;\\n              csr = csr + par_info.PSR;\\n              diff_car += par_info.diff_PAR;\\n              diff_csr += par_info.diff_PSR;\\n              break;\\n            }\\n          }\\n          dbTechLayer* wire_layer = wire_root->layer();\\n          if (wire_layer->hasDefaultAntennaRule()) {\\n            const dbTechLayerAntennaRule* antenna_rule\\n                = wire_layer->getDefaultAntennaRule();\\n            if (antenna_rule->hasAntennaCumRoutingPlusCut()) {\\n              if (car_root->layer()->getRoutingLevel()\\n                  < wire_root->layer()->getRoutingLevel()) {\\n                for (const PARinfo& via_par_info : VIA_PARtable) {\\n                  if (via_par_info.wire_root == car_root) {\\n                    car += via_par_info.PAR;\\n                    diff_car += via_par_info.diff_PAR;\\n                    break;\\n                  }\\n                }\\n              }\\n            }\\n          }\\n        }\\n\\n        ARinfo car_info = {\\n            ar,\\n            gate,\\n            car,\\n            csr,\\n            diff_car,\\n            diff_csr,\\n        };\\n\\n        CARtable.push_back(car_info);\\n      }\\n    }\\n  }\\n  return CARtable;\\n}', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='CARtable.push_back(car_info);\\n      }\\n    }\\n  }\\n  return CARtable;\\n}\\n\\nvector<PARinfo> AntennaChecker::buildViaParTable(\\n    const vector<dbWireGraph::Node*>& wire_roots)\\n{\\n  vector<PARinfo> VIA_PARtable;\\n  for (dbWireGraph::Node* wire_root : wire_roots) {\\n    double via_area\\n        = calculateViaArea(wire_root, wire_root->layer()->getRoutingLevel());\\n    double iterm_gate_area = 0.0;\\n    double iterm_diff_area = 0.0;\\n    std::set<dbITerm*> iv;\\n    std::set<dbWireGraph::Node*> nv;\\n    findWireBelowIterms(wire_root,\\n                        iterm_gate_area,\\n                        iterm_diff_area,\\n                        wire_root->layer()->getRoutingLevel(),\\n                        iv,\\n                        nv);\\n    double par = 0.0;\\n    double diff_par = 0.0;\\n\\n    double cut_factor = 1.0;\\n    double diff_cut_factor = 1.0;\\n\\n    double minus_diff_factor = 0.0;\\n    double plus_diff_factor = 0.0;\\n    double diff_metal_reduce_factor = 1.0;\\n\\n    if (via_area != 0 && iterm_gate_area != 0) {\\n      dbTechLayer* layer = getViaLayer(\\n          findVia(wire_root, wire_root->layer()->getRoutingLevel()));\\n\\n      AntennaModel& am = layer_info_[layer];\\n      diff_metal_reduce_factor = am.diff_metal_reduce_factor;\\n      if (layer->hasDefaultAntennaRule()) {\\n        const dbTechLayerAntennaRule* antenna_rule\\n            = layer->getDefaultAntennaRule();\\n        diff_metal_reduce_factor = getPwlFactor(\\n            antenna_rule->getAreaDiffReduce(), iterm_diff_area, 1.0);\\n      }\\n      cut_factor = am.cut_factor;\\n      diff_cut_factor = am.diff_cut_factor;\\n\\n      minus_diff_factor = am.minus_diff_factor;\\n      plus_diff_factor = am.plus_diff_factor;\\n\\n      if (iterm_diff_area != 0) {\\n        par = (diff_cut_factor * via_area) / iterm_gate_area;\\n        diff_par = (diff_cut_factor * via_area * diff_metal_reduce_factor\\n                    - minus_diff_factor * iterm_diff_area)\\n                   / (iterm_gate_area + plus_diff_factor * iterm_diff_area);\\n      } else {\\n        par = (cut_factor * via_area) / iterm_gate_area;\\n        diff_par = (cut_factor * via_area * diff_metal_reduce_factor\\n                    - minus_diff_factor * iterm_diff_area)\\n                   / (iterm_gate_area + plus_diff_factor * iterm_diff_area);\\n      }\\n\\n      PARinfo par_info;\\n      par_info.wire_root = wire_root;\\n      par_info.iterms = iv;\\n      par_info.PAR = par;\\n      par_info.diff_PAR = diff_par;\\n\\n      VIA_PARtable.push_back(par_info);\\n    }\\n  }\\n  return VIA_PARtable;\\n}\\n\\nvector<ARinfo> AntennaChecker::buildViaCarTable(\\n    const vector<PARinfo>& PARtable,\\n    const vector<PARinfo>& VIA_PARtable,\\n    const vector<dbWireGraph::Node*>& gate_iterms)\\n{\\n  vector<ARinfo> VIA_CARtable;\\n  for (dbWireGraph::Node* gate : gate_iterms) {\\n    int x, y;\\n    gate->xy(x, y);\\n\\n    for (const PARinfo& ar : VIA_PARtable) {\\n      dbWireGraph::Node* wire_root = ar.wire_root;\\n      double car = 0.0;\\n      double diff_car = 0.0;\\n      vector<dbWireGraph::Node*> current_path;\\n      vector<dbWireGraph::Node*> path_found;\\n      vector<dbWireGraph::Node*> car_wire_roots;', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='findCarPath(wire_root,\\n                  wire_root->layer()->getRoutingLevel(),\\n                  gate,\\n                  current_path,\\n                  path_found);\\n      if (!path_found.empty()) {\\n        for (dbWireGraph::Node* node : path_found) {\\n          int x, y;\\n          node->xy(x, y);\\n          if (ifSegmentRoot(node, node->layer()->getRoutingLevel())) {\\n            car_wire_roots.push_back(node);\\n          }\\n        }\\n        for (dbWireGraph::Node* car_root : car_wire_roots) {\\n          int x, y;\\n          car_root->xy(x, y);\\n          for (const PARinfo& via_par : VIA_PARtable) {\\n            if (via_par.wire_root == car_root) {\\n              car = car + via_par.PAR;\\n              diff_car = diff_car + via_par.diff_PAR;\\n              break;\\n            }\\n          }\\n          dbTechLayer* via_layer = getViaLayer(\\n              findVia(wire_root, wire_root->layer()->getRoutingLevel()));\\n          if (via_layer->hasDefaultAntennaRule()) {\\n            const dbTechLayerAntennaRule* antenna_rule\\n                = via_layer->getDefaultAntennaRule();\\n            if (antenna_rule->hasAntennaCumRoutingPlusCut()) {\\n              for (const PARinfo& par : PARtable) {\\n                if (par.wire_root == car_root) {\\n                  car += par.PAR;\\n                  diff_car += par.diff_PAR;\\n                  break;\\n                }\\n              }\\n            }\\n          }\\n        }\\n\\n        ARinfo car_info = {ar, gate, car, 0.0, diff_car, 0.0};\\n        VIA_CARtable.push_back(car_info);\\n      }\\n    }\\n  }\\n  return VIA_CARtable;\\n}\\n\\nstd::pair<bool, bool> AntennaChecker::checkWirePar(const ARinfo& AntennaRatio,\\n                                                   bool report,\\n                                                   bool verbose,\\n                                                   std::ofstream& report_file)\\n{\\n  dbTechLayer* layer = AntennaRatio.par_info.wire_root->layer();\\n  const double par = AntennaRatio.par_info.PAR;\\n  const double psr = AntennaRatio.par_info.PSR;\\n  const double diff_par = AntennaRatio.par_info.diff_PAR;\\n  const double diff_psr = AntennaRatio.par_info.diff_PSR;\\n  const double diff_area = AntennaRatio.par_info.iterm_diff_area;\\n\\n  bool checked = false;\\n  bool violated = false;\\n\\n  bool par_violation = false;\\n  bool diff_par_violation = false;\\n  bool psr_violation = false;\\n  bool diff_psr_violation = false;\\n\\n  if (layer->hasDefaultAntennaRule()) {\\n    const dbTechLayerAntennaRule* antenna_rule = layer->getDefaultAntennaRule();\\n\\n    const double PAR_ratio = antenna_rule->getPAR();\\n    dbTechLayerAntennaRule::pwl_pair diffPAR = antenna_rule->getDiffPAR();\\n    const double diffPAR_PWL_ratio = getPwlFactor(diffPAR, diff_area, 0);\\n\\n    if (PAR_ratio != 0) {\\n      if (par > PAR_ratio) {\\n        par_violation = true;\\n        violated = true;\\n      }\\n    } else {\\n      if (diffPAR_PWL_ratio != 0) {\\n        checked = true;\\n        if (diff_par > diffPAR_PWL_ratio) {\\n          diff_par_violation = true;\\n          violated = true;\\n        }\\n      }\\n    }\\n\\n    const double PSR_ratio = antenna_rule->getPSR();\\n    const dbTechLayerAntennaRule::pwl_pair diffPSR = antenna_rule->getDiffPSR();\\n    const double diffPSR_PWL_ratio = getPwlFactor(diffPSR, diff_area, 0.0);\\n\\n    if (PSR_ratio != 0) {\\n      if (psr > PSR_ratio) {\\n        psr_violation = true;\\n        violated = true;\\n      }\\n    } else {\\n      if (diffPSR_PWL_ratio != 0) {\\n        checked = true;\\n        if (diff_psr > diffPSR_PWL_ratio) {\\n          diff_psr_violation = true;\\n          violated = true;\\n        }\\n      }\\n    }\\n\\n    if (report) {\\n      if (PAR_ratio != 0) {\\n        if (par_violation || verbose) {\\n          std::string par_report = fmt::format(\\n              \"      Partial area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Gate area) {}\",\\n              par,\\n              PAR_ratio,\\n              par_violation ? \"(VIOLATED)\" : \"\");', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='if (report_file.is_open()) {\\n            report_file << par_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", par_report);\\n        }\\n      } else {\\n        if (diff_par_violation || verbose) {\\n          std::string par_report = fmt::format(\\n              \"      Partial area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Gate area) {}\",\\n              diff_par,\\n              diffPAR_PWL_ratio,\\n              diff_par_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << par_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", par_report);\\n        }\\n      }\\n\\n      if (PSR_ratio != 0) {\\n        if (psr_violation || verbose) {\\n          std::string par_report = fmt::format(\\n              \"      Partial area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Side area) {}\",\\n              psr,\\n              PSR_ratio,\\n              psr_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << par_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", par_report);\\n        }\\n      } else {\\n        if (diff_psr_violation || verbose) {\\n          std::string par_report = fmt::format(\\n              \"      Partial area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Side area) {}\",\\n              diff_psr,\\n              diffPSR_PWL_ratio,\\n              diff_psr_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << par_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", par_report);\\n        }\\n      }\\n    }\\n  }\\n  return {violated, checked};\\n}\\n\\nstd::pair<bool, bool> AntennaChecker::checkWireCar(const ARinfo& AntennaRatio,\\n                                                   bool par_checked,\\n                                                   bool report,\\n                                                   bool verbose,\\n                                                   std::ofstream& report_file)\\n{\\n  dbTechLayer* layer = AntennaRatio.par_info.wire_root->layer();\\n  const double car = AntennaRatio.CAR;\\n  const double csr = AntennaRatio.CSR;\\n  const double diff_csr = AntennaRatio.diff_CSR;\\n  const double diff_area = AntennaRatio.par_info.iterm_diff_area;\\n\\n  bool checked = false;\\n  bool violated = false;\\n\\n  bool car_violation = false;\\n  bool diff_car_violation = false;\\n  bool csr_violation = false;\\n  bool diff_csr_violation = false;\\n\\n  if (layer->hasDefaultAntennaRule()) {\\n    const dbTechLayerAntennaRule* antenna_rule = layer->getDefaultAntennaRule();\\n\\n    const double CAR_ratio = par_checked ? 0.0 : antenna_rule->getCAR();\\n    dbTechLayerAntennaRule::pwl_pair diffCAR = antenna_rule->getDiffCAR();\\n    const double diffCAR_PWL_ratio\\n        = par_checked ? 0.0 : getPwlFactor(diffCAR, diff_area, 0);\\n    if (CAR_ratio != 0) {\\n      if (car > CAR_ratio) {\\n        car_violation = true;\\n        violated = true;\\n      }\\n    } else {\\n      if (diffCAR_PWL_ratio != 0) {\\n        checked = true;\\n        if (car > diffCAR_PWL_ratio) {\\n          diff_car_violation = true;\\n          violated = true;\\n        }\\n      }\\n    }\\n\\n    const double CSR_ratio = par_checked ? 0.0 : antenna_rule->getCSR();\\n    dbTechLayerAntennaRule::pwl_pair diffCSR = antenna_rule->getDiffCSR();\\n    const double diffCSR_PWL_ratio\\n        = par_checked ? 0.0 : getPwlFactor(diffCSR, diff_area, 0.0);\\n    if (CSR_ratio != 0) {\\n      if (csr > CSR_ratio) {\\n        csr_violation = true;\\n        violated = true;\\n      }\\n    } else {\\n      if (diffCSR_PWL_ratio != 0) {\\n        checked = true;\\n        if (diff_csr > diffCSR_PWL_ratio) {\\n          diff_csr_violation = true;\\n          violated = true;\\n        }\\n      }\\n    }', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='if (report) {\\n      if (CAR_ratio != 0) {\\n        if (car_violation || verbose) {\\n          std::string car_report = fmt::format(\\n              \"      Cumulative area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Cumulative area) {}\",\\n              car,\\n              CAR_ratio,\\n              car_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << car_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", car_report);\\n        }\\n      } else {\\n        if (diff_car_violation || verbose) {\\n          std::string car_report = fmt::format(\\n              \"      Cumulative area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Cumulative area) {}\",\\n              car,\\n              diffCAR_PWL_ratio,\\n              diff_car_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << car_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", car_report);\\n        }\\n      }\\n\\n      if (CSR_ratio != 0) {\\n        if (car_violation || verbose) {\\n          std::string car_report = fmt::format(\\n              \"      Cumulative area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Cumulative side area) {}\",\\n              csr,\\n              CSR_ratio,\\n              csr_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << car_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", car_report);\\n        }\\n      } else {\\n        if (diff_car_violation || verbose) {\\n          std::string car_report = fmt::format(\\n              \"      Cumulative area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Cumulative side area) {}\",\\n              diff_csr,\\n              diffCSR_PWL_ratio,\\n              diff_csr_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << car_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", car_report);\\n        }\\n      }\\n    }\\n  }\\n  return {violated, checked};\\n}\\n\\nbool AntennaChecker::checkViaPar(const ARinfo& AntennaRatio,\\n                                 bool report,\\n                                 bool verbose,\\n                                 std::ofstream& report_file)\\n{\\n  const dbTechLayer* layer = getViaLayer(\\n      findVia(AntennaRatio.par_info.wire_root,\\n              AntennaRatio.par_info.wire_root->layer()->getRoutingLevel()));\\n  const double par = AntennaRatio.par_info.PAR;\\n  const double diff_par = AntennaRatio.par_info.diff_PAR;\\n  const double diff_area = AntennaRatio.par_info.iterm_diff_area;\\n\\n  bool violated = false;\\n  bool par_violation = false;\\n  bool diff_par_violation = false;\\n\\n  if (layer->hasDefaultAntennaRule()) {\\n    const dbTechLayerAntennaRule* antenna_rule = layer->getDefaultAntennaRule();\\n    const double PAR_ratio = antenna_rule->getPAR();\\n\\n    dbTechLayerAntennaRule::pwl_pair diffPAR = antenna_rule->getDiffPAR();\\n    const double diffPAR_PWL_ratio = getPwlFactor(diffPAR, diff_area, 0);\\n    if (PAR_ratio != 0) {\\n      if (par > PAR_ratio) {\\n        par_violation = true;\\n        violated = true;\\n      }\\n    } else {\\n      if (diffPAR_PWL_ratio != 0) {\\n        if (diff_par > diffPAR_PWL_ratio) {\\n          diff_par_violation = true;\\n          violated = true;\\n        }\\n      }\\n    }\\n\\n    if (report) {\\n      if (PAR_ratio != 0) {\\n        if (par_violation || verbose) {\\n          std::string par_report = fmt::format(\\n              \"      Partial area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Gate area) {}\",\\n              par,\\n              PAR_ratio,\\n              par_violation ? \"(VIOLATED)\" : \"\");', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='if (report_file.is_open()) {\\n            report_file << par_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", par_report);\\n        }\\n      } else {\\n        if (diff_par_violation || verbose) {\\n          std::string par_report = fmt::format(\\n              \"      Partial area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Gate area) {}\",\\n              par,\\n              diffPAR_PWL_ratio,\\n              diff_par_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << par_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", par_report);\\n        }\\n      }\\n    }\\n  }\\n\\n  return violated;\\n}\\n\\nbool AntennaChecker::checkViaCar(const ARinfo& AntennaRatio,\\n                                 bool report,\\n                                 bool verbose,\\n                                 std::ofstream& report_file)\\n{\\n  dbTechLayer* layer = getViaLayer(\\n      findVia(AntennaRatio.par_info.wire_root,\\n              AntennaRatio.par_info.wire_root->layer()->getRoutingLevel()));\\n  const double car = AntennaRatio.CAR;\\n  const double diff_area = AntennaRatio.par_info.iterm_diff_area;\\n\\n  bool violated = false;\\n\\n  bool car_violation = false;\\n  bool diff_car_violation = false;\\n\\n  if (layer->hasDefaultAntennaRule()) {\\n    const dbTechLayerAntennaRule* antenna_rule = layer->getDefaultAntennaRule();\\n    const double CAR_ratio = antenna_rule->getCAR();\\n\\n    dbTechLayerAntennaRule::pwl_pair diffCAR = antenna_rule->getDiffCAR();\\n    const double diffCAR_PWL_ratio = getPwlFactor(diffCAR, diff_area, 0);\\n\\n    if (CAR_ratio != 0) {\\n      if (car > CAR_ratio) {\\n        car_violation = true;\\n        violated = true;\\n      }\\n    } else {\\n      if (diffCAR_PWL_ratio != 0) {\\n        if (car > diffCAR_PWL_ratio) {\\n          diff_car_violation = true;\\n          violated = true;\\n        }\\n      }\\n    }\\n\\n    if (report) {\\n      if (CAR_ratio != 0) {\\n        if (car_violation || verbose) {\\n          std::string car_report = fmt::format(\\n              \"      Cumulative area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Cumulative area) {}\",\\n              car,\\n              CAR_ratio,\\n              car_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << car_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", car_report);\\n        }\\n      } else {\\n        if (diff_car_violation || verbose) {\\n          std::string car_report = fmt::format(\\n              \"      Cumulative area ratio: {:7.2f}\\\\n      Required ratio: \"\\n              \"{:7.2f} \"\\n              \"(Cumulative area) {}\",\\n              car,\\n              diffCAR_PWL_ratio,\\n              diff_car_violation ? \"(VIOLATED)\" : \"\");\\n\\n          if (report_file.is_open()) {\\n            report_file << car_report << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", car_report);\\n        }\\n      }\\n    }\\n  }\\n  return violated;\\n}\\n\\nvector<dbWireGraph::Node*> AntennaChecker::findWireRoots(dbWire* wire)\\n{\\n  vector<dbWireGraph::Node*> wire_roots;\\n  vector<dbWireGraph::Node*> gate_iterms;\\n  findWireRoots(wire, wire_roots, gate_iterms);\\n  return wire_roots;\\n}\\n\\nvoid AntennaChecker::findWireRoots(dbWire* wire,\\n                                   // Return values.\\n                                   vector<dbWireGraph::Node*>& wire_roots,\\n                                   vector<dbWireGraph::Node*>& gate_iterms)\\n{\\n  dbWireGraph graph;\\n  graph.decode(wire);\\n  dbWireGraph::node_iterator node_itr;\\n  for (node_itr = graph.begin_nodes(); node_itr != graph.end_nodes();\\n       ++node_itr) {\\n    dbWireGraph::Node* node = *node_itr;\\n\\n    auto wire_root_info\\n        = findSegmentRoot(node, node->layer()->getRoutingLevel());\\n    dbWireGraph::Node* wire_root = wire_root_info;', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='auto wire_root_info\\n        = findSegmentRoot(node, node->layer()->getRoutingLevel());\\n    dbWireGraph::Node* wire_root = wire_root_info;\\n\\n    if (wire_root) {\\n      bool found_root = false;\\n      for (dbWireGraph::Node* root : wire_roots) {\\n        if (found_root) {\\n          break;\\n        }\\n        if (root == wire_root) {\\n          found_root = true;\\n        }\\n      }\\n      if (!found_root) {\\n        wire_roots.push_back(wire_root_info);\\n      }\\n    }\\n    if (node->object() && node->object()->getObjectType() == dbITermObj) {\\n      dbITerm* iterm = dbITerm::getITerm(block_, node->object()->getId());\\n      dbMTerm* mterm = iterm->getMTerm();\\n      if (mterm->getIoType() == dbIoType::INPUT && gateArea(mterm) > 0.0) {\\n        gate_iterms.push_back(node);\\n      }\\n    }\\n  }\\n}\\n\\nvoid AntennaChecker::checkNet(dbNet* net,\\n                              bool report_if_no_violation,\\n                              bool verbose,\\n                              std::ofstream& report_file,\\n                              // Return values.\\n                              int& net_violation_count,\\n                              int& pin_violation_count)\\n{\\n  dbWire* wire = net->getWire();\\n  if (wire) {\\n    vector<dbWireGraph::Node*> wire_roots;\\n    vector<dbWireGraph::Node*> gate_nodes;\\n    findWireRoots(wire, wire_roots, gate_nodes);\\n\\n    vector<PARinfo> PARtable = buildWireParTable(wire_roots);\\n    vector<PARinfo> VIA_PARtable = buildViaParTable(wire_roots);\\n    vector<ARinfo> CARtable\\n        = buildWireCarTable(PARtable, VIA_PARtable, gate_nodes);\\n    vector<ARinfo> VIA_CARtable\\n        = buildViaCarTable(PARtable, VIA_PARtable, gate_nodes);\\n\\n    bool violation = false;\\n    unordered_set<dbWireGraph::Node*> violated_gates;\\n    for (dbWireGraph::Node* gate : gate_nodes) {\\n      checkGate(gate,\\n                CARtable,\\n                VIA_CARtable,\\n                false,\\n                verbose,\\n                report_file,\\n                violation,\\n                violated_gates);\\n    }\\n\\n    if (violation) {\\n      net_violation_count++;\\n      pin_violation_count += violated_gates.size();\\n    }\\n\\n    // Repeat with reporting.\\n    if (violation || report_if_no_violation) {\\n      std::string net_name = fmt::format(\"Net: {}\", net->getConstName());\\n\\n      if (report_file.is_open()) {\\n        report_file << net_name << \"\\\\n\";\\n      }\\n      logger_->report(\"{}\", net_name);\\n\\n      for (dbWireGraph::Node* gate : gate_nodes) {\\n        checkGate(gate,\\n                  CARtable,\\n                  VIA_CARtable,\\n                  true,\\n                  verbose,\\n                  report_file,\\n                  violation,\\n                  violated_gates);\\n      }\\n      logger_->report(\"\");\\n    }\\n  }\\n}\\n\\nvoid AntennaChecker::checkGate(\\n    dbWireGraph::Node* gate,\\n    vector<ARinfo>& CARtable,\\n    vector<ARinfo>& VIA_CARtable,\\n    bool report,\\n    bool verbose,\\n    std::ofstream& report_file,\\n    // Return values.\\n    bool& violation,\\n    unordered_set<dbWireGraph::Node*>& violated_gates)\\n{\\n  bool first_pin_violation = true;\\n  for (const auto& ar : CARtable) {\\n    if (ar.GateNode == gate) {\\n      auto wire_PAR_violation = checkWirePar(ar, false, verbose, report_file);\\n\\n      auto wire_CAR_violation = checkWireCar(\\n          ar, wire_PAR_violation.second, false, verbose, report_file);\\n      bool wire_violation\\n          = wire_PAR_violation.first || wire_CAR_violation.first;\\n      violation |= wire_violation;\\n      if (wire_violation) {\\n        violated_gates.insert(gate);\\n      }\\n\\n      if (report) {\\n        if (wire_violation || verbose) {\\n          if (first_pin_violation) {\\n            dbITerm* iterm = dbITerm::getITerm(block_, gate->object()->getId());\\n            dbMTerm* mterm = iterm->getMTerm();', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='std::string mterm_info\\n                = fmt::format(\"  Pin: {}/{} ({})\",\\n                              iterm->getInst()->getConstName(),\\n                              mterm->getConstName(),\\n                              mterm->getMaster()->getConstName());\\n\\n            if (report_file.is_open()) {\\n              report_file << mterm_info << \"\\\\n\";\\n            }\\n            logger_->report(\"{}\", mterm_info);\\n          }\\n\\n          std::string layer_name = fmt::format(\\n              \"    Layer: {}\", ar.par_info.wire_root->layer()->getConstName());\\n\\n          if (report_file.is_open()) {\\n            report_file << layer_name << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", layer_name);\\n          first_pin_violation = false;\\n        }\\n        checkWirePar(ar, true, verbose, report_file);\\n        checkWireCar(ar, wire_PAR_violation.second, true, verbose, report_file);\\n        if (wire_violation || verbose) {\\n          if (report_file.is_open()) {\\n            report_file << \"\\\\n\";\\n          }\\n\\n          logger_->report(\"\");\\n        }\\n      }\\n    }\\n  }\\n  for (const auto& via_ar : VIA_CARtable) {\\n    if (via_ar.GateNode == gate) {\\n      bool VIA_PAR_violation = checkViaPar(via_ar, false, verbose, report_file);\\n      bool VIA_CAR_violation = checkViaCar(via_ar, false, verbose, report_file);\\n      bool via_violation = VIA_PAR_violation || VIA_CAR_violation;\\n      violation |= via_violation;\\n      if (via_violation) {\\n        violated_gates.insert(gate);\\n      }\\n\\n      if (report) {\\n        if (via_violation || verbose) {\\n          dbWireGraph::Edge* via\\n              = findVia(via_ar.par_info.wire_root,\\n                        via_ar.par_info.wire_root->layer()->getRoutingLevel());\\n\\n          std::string via_name\\n              = fmt::format(\"    Via: {}\", getViaName(via).c_str());\\n          if (report_file.is_open()) {\\n            report_file << via_name << \"\\\\n\";\\n          }\\n          logger_->report(\"{}\", via_name);\\n        }\\n        checkViaPar(via_ar, true, verbose, report_file);\\n        checkViaCar(via_ar, true, verbose, report_file);\\n        if (via_violation || verbose) {\\n          if (report_file.is_open()) {\\n            report_file << \"\\\\n\";\\n          }\\n\\n          logger_->report(\"\");\\n        }\\n      }\\n    }\\n  }\\n}\\n\\nint AntennaChecker::checkAntennas(dbNet* net, bool verbose)\\n{\\n  initAntennaRules();\\n\\n  std::ofstream report_file;\\n  if (!report_file_name_.empty()) {\\n    report_file.open(report_file_name_, std::ofstream::out);\\n  }\\n\\n  bool grt_routes = global_route_source_->haveRoutes();\\n  bool drt_routes = haveRoutedNets();\\n  bool use_grt_routes = (grt_routes && !drt_routes);\\n  if (!grt_routes && !drt_routes) {\\n    logger_->error(ANT,\\n                   8,\\n                   \"No detailed or global routing found. Run global_route or \"\\n                   \"detailed_route first.\");\\n  }\\n\\n  if (use_grt_routes) {\\n    global_route_source_->makeNetWires();\\n  } else {\\n    // detailed routes\\n    odb::orderWires(logger_, block_);\\n  }\\n\\n  int net_violation_count = 0;\\n  int pin_violation_count = 0;\\n\\n  if (net) {\\n    if (!net->isSpecial()) {\\n      checkNet(net,\\n               true,\\n               verbose,\\n               report_file,\\n               net_violation_count,\\n               pin_violation_count);\\n    } else {\\n      logger_->error(\\n          ANT, 14, \"Skipped net {} because it is special.\", net->getName());\\n    }\\n  } else {\\n    for (dbNet* net : block_->getNets()) {\\n      if (!net->isSpecial()) {\\n        checkNet(net,\\n                 false,\\n                 verbose,\\n                 report_file,\\n                 net_violation_count,\\n                 pin_violation_count);\\n      }\\n    }\\n  }\\n\\n  logger_->info(ANT, 2, \"Found {} net violations.\", net_violation_count);\\n  logger_->metric(\"antenna__violating__nets\", net_violation_count);\\n  logger_->info(ANT, 1, \"Found {} pin violations.\", pin_violation_count);\\n  logger_->metric(\"antenna__violating__pins\", pin_violation_count);', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='if (!report_file_name_.empty()) {\\n    report_file.close();\\n  }\\n\\n  if (use_grt_routes) {\\n    global_route_source_->destroyNetWires();\\n  }\\n\\n  net_violation_count_ = net_violation_count;\\n  return net_violation_count;\\n}\\n\\nint AntennaChecker::antennaViolationCount() const\\n{\\n  return net_violation_count_;\\n}\\n\\nbool AntennaChecker::haveRoutedNets()\\n{\\n  for (dbNet* net : block_->getNets()) {\\n    if (!net->isSpecial() && net->getWireType() == dbWireType::ROUTED\\n        && net->getWire()) {\\n      return true;\\n    }\\n  }\\n  return false;\\n}\\n\\nvoid AntennaChecker::findWireRootIterms(dbWireGraph::Node* node,\\n                                        int wire_level,\\n                                        vector<dbITerm*>& gates)\\n{\\n  double iterm_gate_area = 0.0;\\n  double iterm_diff_area = 0.0;\\n  std::set<dbITerm*> iv;\\n  std::set<dbWireGraph::Node*> nv;\\n\\n  findWireBelowIterms(\\n      node, iterm_gate_area, iterm_diff_area, wire_level, iv, nv);\\n  gates.assign(iv.begin(), iv.end());\\n}\\n\\nvector<std::pair<double, vector<dbITerm*>>> AntennaChecker::parMaxWireLength(\\n    dbNet* net,\\n    int layer)\\n{\\n  vector<std::pair<double, vector<dbITerm*>>> par_wires;\\n  if (net->isSpecial()) {\\n    return par_wires;\\n  }\\n  dbWire* wire = net->getWire();\\n  if (wire != nullptr) {\\n    dbWireGraph graph;\\n    graph.decode(wire);\\n\\n    std::set<dbWireGraph::Node*> level_nodes;\\n    vector<dbWireGraph::Node*> wire_roots = findWireRoots(wire);\\n    for (dbWireGraph::Node* wire_root : wire_roots) {\\n      odb::dbTechLayer* tech_layer = wire_root->layer();\\n      if (level_nodes.find(wire_root) == level_nodes.end()\\n          && tech_layer->getRoutingLevel() == layer) {\\n        double max_length = 0;\\n        std::set<dbWireGraph::Node*> nv;\\n        std::pair<double, double> areas = calculateWireArea(\\n            wire_root, tech_layer->getRoutingLevel(), nv, level_nodes);\\n        const double wire_area = areas.first;\\n        double iterm_gate_area = 0.0;\\n        double iterm_diff_area = 0.0;\\n        std::set<dbITerm*> iv;\\n        nv.clear();\\n        findWireBelowIterms(wire_root,\\n                            iterm_gate_area,\\n                            iterm_diff_area,\\n                            tech_layer->getRoutingLevel(),\\n                            iv,\\n                            nv);\\n        const double wire_width = dbuToMicrons(tech_layer->getWidth());\\n        const AntennaModel& am = layer_info_[tech_layer];\\n\\n        if (iterm_gate_area != 0 && tech_layer->hasDefaultAntennaRule()) {\\n          const dbTechLayerAntennaRule* antenna_rule\\n              = tech_layer->getDefaultAntennaRule();\\n          dbTechLayerAntennaRule::pwl_pair diff_metal_reduce_factor_pwl\\n              = antenna_rule->getAreaDiffReduce();\\n          double diff_metal_reduce_factor = getPwlFactor(\\n              diff_metal_reduce_factor_pwl, iterm_diff_area, 1.0);', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='const double PAR_ratio = antenna_rule->getPAR();\\n          if (PAR_ratio != 0) {\\n            if (iterm_diff_area != 0) {\\n              max_length = (PAR_ratio * iterm_gate_area\\n                            - am.diff_metal_factor * wire_area)\\n                           / wire_width;\\n            } else {\\n              max_length\\n                  = (PAR_ratio * iterm_gate_area - am.metal_factor * wire_area)\\n                    / wire_width;\\n            }\\n          } else {\\n            dbTechLayerAntennaRule::pwl_pair diffPAR\\n                = antenna_rule->getDiffPAR();\\n            const double diffPAR_ratio\\n                = getPwlFactor(diffPAR, iterm_diff_area, 0.0);\\n            if (iterm_diff_area != 0) {\\n              max_length = (diffPAR_ratio\\n                                * (iterm_gate_area\\n                                   + am.plus_diff_factor * iterm_diff_area)\\n                            - (am.diff_metal_factor * wire_area\\n                                   * diff_metal_reduce_factor\\n                               - am.minus_diff_factor * iterm_diff_area))\\n                           / wire_width;\\n            } else {\\n              max_length\\n                  = (diffPAR_ratio\\n                         * (iterm_gate_area\\n                            + am.plus_diff_factor * iterm_diff_area)\\n                     - (am.metal_factor * wire_area * diff_metal_reduce_factor\\n                        - am.minus_diff_factor * iterm_diff_area))\\n                    / wire_width;\\n            }\\n          }\\n          if (max_length != 0) {\\n            vector<dbITerm*> gates;\\n            findWireRootIterms(\\n                wire_root, wire_root->layer()->getRoutingLevel(), gates);\\n            std::pair<double, vector<dbITerm*>> par_wire\\n                = std::make_pair(max_length, gates);\\n            par_wires.push_back(par_wire);\\n          }\\n        }\\n      }\\n    }\\n  }\\n  return par_wires;\\n}\\n\\nbool AntennaChecker::checkViolation(const PARinfo& par_info, dbTechLayer* layer)\\n{\\n  const double par = par_info.PAR;\\n  const double psr = par_info.PSR;\\n  const double diff_par = par_info.diff_PAR;\\n  const double diff_psr = par_info.diff_PSR;\\n  const double diff_area = par_info.iterm_diff_area;\\n\\n  if (layer->hasDefaultAntennaRule()) {\\n    const dbTechLayerAntennaRule* antenna_rule = layer->getDefaultAntennaRule();\\n    double PAR_ratio = antenna_rule->getPAR();\\n    PAR_ratio *= (1.0 - ratio_margin_ / 100.0);\\n    if (PAR_ratio != 0) {\\n      if (par > PAR_ratio) {\\n        return true;\\n      }\\n    } else {\\n      dbTechLayerAntennaRule::pwl_pair diffPAR = antenna_rule->getDiffPAR();\\n      double diffPAR_ratio = getPwlFactor(diffPAR, diff_area, 0.0);\\n      diffPAR_ratio *= (1.0 - ratio_margin_ / 100.0);\\n\\n      if (diffPAR_ratio != 0 && diff_par > diffPAR_ratio) {\\n        return true;\\n      }\\n    }\\n\\n    double PSR_ratio = antenna_rule->getPSR();\\n    PSR_ratio *= (1.0 - ratio_margin_ / 100.0);\\n    if (PSR_ratio != 0) {\\n      if (psr > PSR_ratio) {\\n        return true;\\n      }\\n    } else {\\n      dbTechLayerAntennaRule::pwl_pair diffPSR = antenna_rule->getDiffPSR();\\n      double diffPSR_ratio = getPwlFactor(diffPSR, diff_area, 0.0);\\n      diffPSR_ratio *= (1.0 - ratio_margin_ / 100.0);\\n\\n      if (diffPSR_ratio != 0 && diff_psr > diffPSR_ratio) {\\n        return true;\\n      }\\n    }\\n  }\\n\\n  return false;\\n}\\n\\nvector<Violation> AntennaChecker::getAntennaViolations(dbNet* net,\\n                                                       dbMTerm* diode_mterm,\\n                                                       float ratio_margin)\\n{\\n  ratio_margin_ = ratio_margin;\\n  double diode_diff_area = 0.0;\\n  if (diode_mterm) {\\n    diode_diff_area = diffArea(diode_mterm);\\n  }\\n\\n  vector<Violation> antenna_violations;\\n  if (net->isSpecial()) {\\n    return antenna_violations;\\n  }\\n  dbWire* wire = net->getWire();\\n  dbWireGraph graph;\\n  if (wire) {\\n    auto wire_roots = findWireRoots(wire);', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='vector<PARinfo> PARtable = buildWireParTable(wire_roots);\\n    for (PARinfo& par_info : PARtable) {\\n      dbTechLayer* layer = par_info.wire_root->layer();\\n      bool wire_PAR_violation = checkViolation(par_info, layer);\\n\\n      if (wire_PAR_violation) {\\n        vector<dbITerm*> gates;\\n        findWireRootIterms(par_info.wire_root, layer->getRoutingLevel(), gates);\\n        int diode_count_per_gate = 0;\\n        if (diode_mterm && antennaRatioDiffDependent(layer)) {\\n          while (wire_PAR_violation) {\\n            par_info.iterm_diff_area += diode_diff_area * gates.size();\\n            diode_count_per_gate++;\\n            calculateParInfo(par_info);\\n            wire_PAR_violation = checkViolation(par_info, layer);\\n            if (diode_count_per_gate > max_diode_count_per_gate) {\\n              logger_->warn(ANT,\\n                            9,\\n                            \"Net {} requires more than {} diodes per gate to \"\\n                            \"repair violations.\",\\n                            net->getConstName(),\\n                            max_diode_count_per_gate);\\n              break;\\n            }\\n          }\\n        }\\n        Violation antenna_violation\\n            = {layer->getRoutingLevel(), gates, diode_count_per_gate};\\n        antenna_violations.push_back(antenna_violation);\\n      }\\n    }\\n  }\\n  return antenna_violations;\\n}\\n\\nbool AntennaChecker::antennaRatioDiffDependent(dbTechLayer* layer)\\n{\\n  if (layer->hasDefaultAntennaRule()) {\\n    const dbTechLayerAntennaRule* antenna_rule = layer->getDefaultAntennaRule();\\n    dbTechLayerAntennaRule::pwl_pair diffPAR = antenna_rule->getDiffPAR();\\n    dbTechLayerAntennaRule::pwl_pair diffPSR = antenna_rule->getDiffPSR();\\n    return !diffPAR.indices.empty() || !diffPSR.indices.empty();\\n  }\\n  return false;\\n}\\n\\ndouble AntennaChecker::diffArea(dbMTerm* mterm)\\n{\\n  double max_diff_area = 0.0;\\n  vector<std::pair<double, dbTechLayer*>> diff_areas;\\n  mterm->getDiffArea(diff_areas);\\n  for (const auto& [area, layer] : diff_areas) {\\n    max_diff_area = std::max(max_diff_area, area);\\n  }\\n  return max_diff_area;\\n}\\n\\nvector<std::pair<double, vector<dbITerm*>>>\\nAntennaChecker::getViolatedWireLength(dbNet* net, int routing_level)\\n{\\n  vector<std::pair<double, vector<dbITerm*>>> violated_wires;\\n  if (net->isSpecial() || net->getWire() == nullptr) {\\n    return violated_wires;\\n  }\\n  dbWire* wire = net->getWire();\\n\\n  dbWireGraph graph;\\n  std::set<dbWireGraph::Node*> level_nodes;\\n  for (dbWireGraph::Node* wire_root : findWireRoots(wire)) {\\n    odb::dbTechLayer* tech_layer = wire_root->layer();\\n    if (level_nodes.find(wire_root) == level_nodes.end()\\n        && tech_layer->getRoutingLevel() == routing_level) {\\n      std::set<dbWireGraph::Node*> nv;\\n      auto areas = calculateWireArea(\\n          wire_root, tech_layer->getRoutingLevel(), nv, level_nodes);\\n      double wire_area = areas.first;\\n      double iterm_gate_area = 0.0;\\n      double iterm_diff_area = 0.0;\\n\\n      std::set<dbITerm*> iv;\\n      nv.clear();\\n      findWireBelowIterms(wire_root,\\n                          iterm_gate_area,\\n                          iterm_diff_area,\\n                          tech_layer->getRoutingLevel(),\\n                          iv,\\n                          nv);\\n      if (iterm_gate_area == 0) {\\n        continue;\\n      }\\n\\n      double wire_width = dbuToMicrons(tech_layer->getWidth());\\n\\n      AntennaModel& am = layer_info_[tech_layer];\\n      double metal_factor = am.metal_factor;\\n      double diff_metal_factor = am.diff_metal_factor;\\n\\n      double minus_diff_factor = am.minus_diff_factor;\\n      double plus_diff_factor = am.plus_diff_factor;\\n\\n      if (wire_root->layer()->hasDefaultAntennaRule()) {\\n        const dbTechLayerAntennaRule* antenna_rule\\n            = tech_layer->getDefaultAntennaRule();\\n        double diff_metal_reduce_factor = getPwlFactor(\\n            antenna_rule->getAreaDiffReduce(), iterm_diff_area, 1.0);\\n\\n        double par = 0;\\n        double diff_par = 0;', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='double par = 0;\\n        double diff_par = 0;\\n\\n        if (iterm_diff_area != 0) {\\n          par = (diff_metal_factor * wire_area) / iterm_gate_area;\\n          diff_par = (diff_metal_factor * wire_area * diff_metal_reduce_factor\\n                      - minus_diff_factor * iterm_diff_area)\\n                     / (iterm_gate_area + plus_diff_factor * iterm_diff_area);\\n        } else {\\n          par = (metal_factor * wire_area) / iterm_gate_area;\\n          diff_par = (metal_factor * wire_area * diff_metal_reduce_factor)\\n                     / iterm_gate_area;\\n        }\\n\\n        double cut_length = 0;\\n        const double PAR_ratio = antenna_rule->getPAR();\\n        if (PAR_ratio != 0) {\\n          if (par > PAR_ratio) {\\n            if (iterm_diff_area != 0) {\\n              cut_length = ((par - PAR_ratio) * iterm_gate_area\\n                            - diff_metal_factor * wire_area)\\n                           / wire_width;\\n            } else {\\n              cut_length = ((par - PAR_ratio) * iterm_gate_area\\n                            - metal_factor * wire_area)\\n                           / wire_width;\\n            }\\n          }\\n\\n        } else {\\n          dbTechLayerAntennaRule::pwl_pair diffPAR = antenna_rule->getDiffPAR();\\n          const double diffPAR_ratio\\n              = getPwlFactor(diffPAR, iterm_diff_area, 0.0);\\n          if (iterm_diff_area != 0) {\\n            cut_length\\n                = ((diff_par - diffPAR_ratio)\\n                       * (iterm_gate_area + plus_diff_factor * iterm_diff_area)\\n                   - (diff_metal_factor * wire_area * diff_metal_reduce_factor\\n                      - minus_diff_factor * iterm_diff_area))\\n                  / wire_width;\\n          } else {\\n            cut_length\\n                = ((diff_par - diffPAR_ratio)\\n                       * (iterm_gate_area + plus_diff_factor * iterm_diff_area)\\n                   - (metal_factor * wire_area * diff_metal_reduce_factor\\n                      - minus_diff_factor * iterm_diff_area))\\n                  / wire_width;\\n          }\\n        }\\n\\n        if (cut_length != 0) {\\n          vector<dbITerm*> gates;\\n          findWireRootIterms(wire_root, routing_level, gates);\\n          std::pair<double, vector<dbITerm*>> violated_wire\\n              = std::make_pair(cut_length, gates);\\n          violated_wires.push_back(violated_wire);\\n        }\\n      }\\n    }\\n  }\\n  return violated_wires;\\n}\\n\\nvoid AntennaChecker::findMaxWireLength()\\n{\\n  dbNet* max_wire_net = nullptr;\\n  double max_wire_length = 0.0;\\n\\n  for (dbNet* net : block_->getNets()) {\\n    dbWire* wire = net->getWire();\\n    if (wire && !net->isSpecial()) {\\n      dbWireGraph graph;\\n      graph.decode(wire);\\n\\n      double wire_length = 0;\\n      dbWireGraph::edge_iterator edge_itr;\\n      for (edge_itr = graph.begin_edges(); edge_itr != graph.end_edges();\\n           ++edge_itr) {\\n        dbWireGraph::Edge* edge = *edge_itr;\\n        int x1, y1, x2, y2;\\n        edge->source()->xy(x1, y1);\\n        edge->target()->xy(x2, y2);\\n        if (edge->type() == dbWireGraph::Edge::Type::SEGMENT\\n            || edge->type() == dbWireGraph::Edge::Type::SHORT) {\\n          wire_length += dbuToMicrons((abs(x2 - x1) + abs(y2 - y1)));\\n        }\\n      }\\n\\n      if (wire_length > max_wire_length) {\\n        max_wire_length = wire_length;\\n        max_wire_net = net;\\n      }\\n    }\\n  }\\n  if (max_wire_net) {\\n    logger_->report(\\n        \"net {} length {}\", max_wire_net->getConstName(), max_wire_length);\\n  }\\n}\\n\\nvoid AntennaChecker::setReportFileName(const char* file_name)\\n{\\n  report_file_name_ = file_name;\\n}\\n\\n}  // namespace ant', metadata={'source': 'src/ant/src/AntennaChecker.cc', 'file_path': 'src/ant/src/AntennaChecker.cc', 'file_name': 'AntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, MICL, DD-Lab, University of Michigan\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n%{\\n\\n#include \"ant/AntennaChecker.hh\"\\n#include \"ord/OpenRoad.hh\"\\n\\nant::AntennaChecker *\\ngetAntennaChecker()\\n{\\n  return ord::OpenRoad::openRoad()->getAntennaChecker();\\n}\\n\\nnamespace ord {\\n// Defined in OpenRoad.i\\nodb::dbDatabase *getDb();\\n}\\n\\n%}\\n\\n%include \"../../Exception.i\"\\n\\n%inline %{\\n\\nnamespace ant {\\n\\nint\\ncheck_antennas(const char *net_name, bool verbose)\\n{\\n  auto app = ord::OpenRoad::openRoad();\\n  auto block = app->getDb()->getChip()->getBlock();\\n  dbNet* net = nullptr;\\n  if (strlen(net_name) > 0) {\\n    net = block->findNet(net_name);\\n    if (!net) {\\n      auto logger = app->getLogger();\\n      logger->error(utl::ANT, 12, \"Net {} not found.\", net_name);\\n    }\\n  }\\n  return getAntennaChecker()->checkAntennas(net, verbose);\\n}\\n\\nint\\nantenna_violation_count()\\n{\\n  return getAntennaChecker()->antennaViolationCount();\\n}\\n\\n// check a net for antenna violations\\nbool\\ncheck_net_violation(char* net_name)\\n{ \\n  odb::dbNet* net = ord::getDb()->getChip()->getBlock()->findNet(net_name);\\n  if (net) {\\n    auto vios = getAntennaChecker()->getAntennaViolations(net, nullptr, 0);\\n    return !vios.empty();\\n  }\\n  else\\n    return false;\\n}\\n\\nvoid\\nset_report_file_name(char* file_name)\\n{\\n  getAntennaChecker()->setReportFileName(file_name);\\n}\\n\\n} // namespace\\n\\n%} // inline', metadata={'source': 'src/ant/src/AntennaChecker.i', 'file_path': 'src/ant/src/AntennaChecker.i', 'file_name': 'AntennaChecker.i', 'file_type': '.i'}),\n",
       " Document(page_content='# BSD 3-Clause License\\n#\\n# Copyright (c) 2020, MICL, DD-Lab, University of Michigan\\n# All rights reserved.\\n#\\n# Redistribution and use in source and binary forms, with or without\\n# modification, are permitted provided that the following conditions are met:\\n#\\n# * Redistributions of source code must retain the above copyright notice, this\\n#   list of conditions and the following disclaimer.\\n#\\n# * Redistributions in binary form must reproduce the above copyright notice,\\n#   this list of conditions and the following disclaimer in the documentation\\n#   and/or other materials provided with the distribution.\\n#\\n# * Neither the name of the copyright holder nor the names of its\\n#   contributors may be used to endorse or promote products derived from\\n#   this software without specific prior written permission.\\n#\\n# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n# POSSIBILITY OF SUCH DAMAGE.\\n\\nsta::define_cmd_args \"check_antennas\" { [-verbose]\\\\\\n                                          [-net net]}\\n\\nproc check_antennas { args } {\\n  sta::parse_key_args \"check_antennas\" args \\\\\\n    keys {-report_file -net} \\\\\\n    flags {-verbose -report_violating_nets}\\n\\n  sta::check_argc_eq0 \"check_antennas\" $args\\n\\n  # set report_file \"\"\\n  if { [info exists keys(-report_file)] } {\\n    set report_file $keys(-report_file)\\n    ant::set_report_file_name $report_file\\n  }\\n\\n  set verbose [info exists flags(-verbose)]\\n\\n  set net_name \"\"\\n  if { [info exists keys(-net)] } {\\n    set net_name $keys(-net)\\n  }\\n\\n  if { [info exists keys(-report_filename)] } {\\n    utl::warn ANT 10 \"-report_filename is deprecated.\"\\n  }\\n  if { [info exists flags(-report_violating_nets)] } {\\n    utl::warn ANT 11 \"-report_violating_nets is deprecated.\"\\n  }\\n  return [ant::check_antennas $net_name $verbose]\\n}', metadata={'source': 'src/ant/src/AntennaChecker.tcl', 'file_path': 'src/ant/src/AntennaChecker.tcl', 'file_name': 'AntennaChecker.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, MICL, DD-Lab, University of Michigan\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#include \"ant/MakeAntennaChecker.hh\"\\n\\n#include \"ant/AntennaChecker.hh\"\\n#include \"grt/GlobalRouter.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/StaMain.hh\"\\n\\nnamespace sta {\\n// Tcl files encoded into strings.\\nextern const char* ant_tcl_inits[];\\n}  // namespace sta\\n\\nextern \"C\" {\\nextern int Ant_Init(Tcl_Interp* interp);\\n}\\n\\nnamespace ord {\\n\\nant::AntennaChecker* makeAntennaChecker()\\n{\\n  return new ant::AntennaChecker;\\n}\\n\\nvoid deleteAntennaChecker(ant::AntennaChecker* antenna_checker)\\n{\\n  delete antenna_checker;\\n}\\n\\nvoid initAntennaChecker(OpenRoad* openroad)\\n{\\n  Tcl_Interp* tcl_interp = openroad->tclInterp();\\n\\n  Ant_Init(tcl_interp);\\n  sta::evalTclInit(tcl_interp, sta::ant_tcl_inits);\\n  openroad->getAntennaChecker()->init(\\n      openroad->getDb(), openroad->getGlobalRouter(), openroad->getLogger());\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/ant/src/MakeAntennaChecker.cc', 'file_path': 'src/ant/src/MakeAntennaChecker.cc', 'file_name': 'MakeAntennaChecker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='# A minimal LEF file that has been modified to include particular\\n# antenna values for testing\\nfrom openroad import Design, Tech\\nimport ant\\n\\ntech = Tech()\\ntech.readLef(\"ant_check.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"ant_check.def\")\\nack = design.getAntennaChecker()\\n\\nack.checkAntennas(verbose=True)\\n\\ncount = ack.antennaViolationCount()\\nprint(f\"violation count = {count}\", flush=True)\\n\\nnet_name = \"net50\"\\nnet = design.getBlock().findNet(net_name)\\nviol = len(ack.getAntennaViolations(net, None, 0)) > 0\\n\\nprint(f\"Net {net_name} violations: {int(viol)}\")', metadata={'source': 'src/ant/test/ant_check.py', 'file_path': 'src/ant/test/ant_check.py', 'file_name': 'ant_check.py', 'file_type': '.py'}),\n",
       " Document(page_content='# A minimal LEF file that has been modified to include particular antenna values for testing\\nread_lef ant_check.lef\\nread_def ant_check.def\\n\\ncheck_antennas -verbose\\nputs \"violation count = [ant::antenna_violation_count]\"\\n\\n# check if net50 has a violation\\nset net \"net50\"\\nputs \"Net $net violations: [ant::check_net_violation $net]\"', metadata={'source': 'src/ant/test/ant_check.tcl', 'file_path': 'src/ant/test/ant_check.tcl', 'file_name': 'ant_check.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import helpers\\n# A minimal LEF file that has been modified to include particular\\n# antenna values for testing\\nfrom openroad import Design, Tech\\nimport ant\\n\\ntech = Tech()\\ntech.readLef(\"ant_check.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"ant_check.def\")\\nack = design.getAntennaChecker()\\n\\n# set report file\\nreportFile = helpers.make_result_file(\"ant_report.rpt\")\\nack.setReportFileName(reportFile)\\n\\nack.checkAntennas(verbose=False)\\n\\ndiff = helpers.diff_files(\"ant_report.rptok\", reportFile)', metadata={'source': 'src/ant/test/ant_report.py', 'file_path': 'src/ant/test/ant_report.py', 'file_name': 'ant_report.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# A minimal LEF file that has been modified to include particular antenna values for testing\\nread_lef ant_check.lef\\nread_def ant_check.def\\n\\n# set report file\\nset report_file [make_result_file ant_report.rpt]\\n\\ncheck_antennas -report_file $report_file\\n\\ndiff_file ant_report.rptok $report_file', metadata={'source': 'src/ant/test/ant_report.tcl', 'file_path': 'src/ant/test/ant_report.tcl', 'file_name': 'ant_report.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport ant\\n\\ntech = Tech()\\ntech.readLef(\"merged_spacing.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"sw130_random.def\")\\nack = design.getAntennaChecker()\\n\\nack.checkAntennas()\\ncount = ack.antennaViolationCount()\\nprint(f\"violation count = {count}\", flush=True)\\n\\n# note that the tcl function check_net_violations is a boolean but\\n# the tcl reg test treats it as an int. So we print an int here\\n# so we can have the same log file\\n\\nnet_name = \"net50\"\\nnet = design.getBlock().findNet(net_name)\\nviol = len(ack.getAntennaViolations(net, None, 0)) > 0\\n\\nprint(f\"Net {net_name} violations: {int(viol)}\")', metadata={'source': 'src/ant/test/check_api1.py', 'file_path': 'src/ant/test/check_api1.py', 'file_name': 'check_api1.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# check_antennas tcl api commands\\nread_lef merged_spacing.lef\\nread_def sw130_random.def\\n\\ncheck_antennas\\nputs \"violation count = [ant::antenna_violation_count]\"\\n\\n# check if net50 has a violation\\nset net \"net50\"\\nputs \"Net $net violations: [ant::check_net_violation $net]\"', metadata={'source': 'src/ant/test/check_api1.tcl', 'file_path': 'src/ant/test/check_api1.tcl', 'file_name': 'check_api1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\n\\ntech = Tech()\\ntech.readLef(\"merged_spacing.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"sw130_random.def\")\\nack = design.getAntennaChecker()\\n\\nack.checkAntennas()\\nack.checkAntennas(verbose=True)\\nnet = design.getBlock().findNet(\"net50\")\\nack.checkAntennas(net)\\n\\n# Checking for an invalid net name doesn\\'t make sense in the python api\\n# which works with dbNet* not names.  These are here just to match\\n# the tcl output for the test.\\nprint(\"[ERROR ANT-0012] Net xxx not found.\")\\nprint(\"ANT-0012\")\\n\\nexit(0)', metadata={'source': 'src/ant/test/check_drt1.py', 'file_path': 'src/ant/test/check_drt1.py', 'file_name': 'check_drt1.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# check_antennas detail routes\\nread_lef merged_spacing.lef\\nread_def sw130_random.def\\n\\ncheck_antennas\\ncheck_antennas -verbose\\n\\ncheck_antennas -net net50\\ncatch { check_antennas -verbose -net xxx } msg\\nputs $msg', metadata={'source': 'src/ant/test/check_drt1.tcl', 'file_path': 'src/ant/test/check_drt1.tcl', 'file_name': 'check_drt1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# repair_antennas global route\\nread_liberty \"sky130hs/sky130hs_tt.lib\"\\nread_lef \"sky130hs/sky130hs.tlef\"\\nread_lef \"sky130hs/sky130hs_std_cell.lef\"\\nread_def \"gcd_sky130.def\"\\n\\nset_global_routing_layer_adjustment met2-met5 0.15\\nset_routing_layers -signal met1-met5\\nglobal_route\\n\\ncheck_antennas', metadata={'source': 'src/ant/test/check_grt1.tcl', 'file_path': 'src/ant/test/check_grt1.tcl', 'file_name': 'check_grt1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# antenna checker tcl functions\\nsource \"helpers.tcl\"\\nread_lef merged_spacing.lef\\nread_def sw130_random.def', metadata={'source': 'src/ant/test/checker_api.tcl', 'file_path': 'src/ant/test/checker_api.tcl', 'file_name': 'checker_api.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import odb\\nimport os\\nimport utl\\n\\ndef make_rect(design, xl, yl, xh, yh):\\n    xl = design.micronToDBU(xl)\\n    yl = design.micronToDBU(yl)\\n    xh = design.micronToDBU(xh)\\n    yh = design.micronToDBU(yh)\\n    return odb.Rect(xl, yl, xh, yh)\\n\\ndef make_result_file(filename):\\n    result_dir = os.path.join(os.getcwd(), \\'results\\')\\n    if not os.path.exists(result_dir):\\n        os.mkdir(result_dir)\\n\\n    root_ext = os.path.splitext(filename)\\n    filename = \"{}-py{}\".format(*root_ext)\\n    return os.path.join(result_dir, filename)\\n\\ndef diff_files(file1, file2):\\n    with open(file1, \\'r\\') as f:\\n        lines1 = f.readlines()\\n\\n    with open(file2, \\'r\\') as f:\\n        lines2 = f.readlines()\\n\\n    num_lines1 = len(lines1)\\n    num_lines2 = len(lines2)\\n    for i in range(min(num_lines1, num_lines2)):\\n        if lines1[i] != lines2[i]:\\n            utl.report(f\"Differences found at line {i+1}.\")\\n            utl.report(lines1[i][:-1])\\n            utl.report(lines2[i][:-1])\\n            return 1\\n\\n    if num_lines1 != num_lines2:\\n        utl.report(f\"Number of lines differs {num_lines1} vs {num_lines2}.\")\\n        return 1\\n\\n    utl.report(\"No differences found.\")\\n    return 0\\n\\n# Output voltage file is specified as ...\\nutl.suppress_message(utl.PSM, 2)\\n# Output current file specified ...\\nutl.suppress_message(utl.PSM, 3)\\n# Error file is specified as ...\\nutl.suppress_message(utl.PSM, 83)\\n# Output spice file is specified as\\nutl.suppress_message(utl.PSM, 5)\\n# SPICE file is written at\\nutl.suppress_message(utl.PSM, 6)\\n# Reading DEF file\\nutl.suppress_message(utl.ODB, 127)\\n# Finished DEF file\\nutl.suppress_message(utl.ODB, 134)\\n\\n# suppress PPL info messages\\nutl.suppress_message(utl.PPL, 41)\\nutl.suppress_message(utl.PPL, 48)\\nutl.suppress_message(utl.PPL, 49)\\nutl.suppress_message(utl.PPL, 60)\\n\\n# suppress tap info messages\\nutl.suppress_message(utl.TAP, 100)\\nutl.suppress_message(utl.TAP, 101)\\n\\n\\n# suppress par messages with runtime\\nutl.suppress_message(utl.PAR, 1)\\nutl.suppress_message(utl.PAR, 30)\\nutl.suppress_message(utl.PAR, 109)\\nutl.suppress_message(utl.PAR, 110)', metadata={'source': 'src/ant/test/helpers.py', 'file_path': 'src/ant/test/helpers.py', 'file_name': 'helpers.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/ant/test/helpers.tcl', 'file_path': 'src/ant/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/ant/test/helpers.tcl', 'file_path': 'src/ant/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\n\\ntech = Tech()\\ntech.readLiberty(\"sky130hs/sky130hs_tt.lib\")\\ntech.readLef(\"sky130hs/sky130hs.tlef\")\\ntech.readLef(\"sky130hs/sky130hs_std_cell.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"gcd_sky130.def\")\\n\\n# TODO: grt not yet wrapped and we need that here\\n# groute = design.getGlobalRouter()\\n\\n# Need Python translation of the 2 following tcl cmds\\n# set_routing_layers -signal met1-met5\\n# global_route\\n\\n# ack = design.getAntennaChecker()\\n# ack.check_antennas(\"\", False)', metadata={'source': 'src/ant/test/no-check_grt1.py', 'file_path': 'src/ant/test/no-check_grt1.py', 'file_name': 'no-check_grt1.py', 'file_type': '.py'}),\n",
       " Document(page_content='record_tests {\\n  check_api1\\n  check_drt1\\n  check_grt1\\n  ant_check\\n  ant_report\\n}', metadata={'source': 'src/ant/test/regression_tests.tcl', 'file_path': 'src/ant/test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"Clock.h\"\\n\\n#include <algorithm>\\n#include <fstream>\\n#include <iomanip>\\n#include <iostream>\\n#include <limits>\\n#include <sstream>\\n\\n#include \"utl/Logger.h\"\\n\\nnamespace cts {\\n\\nvoid Clock::report(utl::Logger* logger) const\\n{\\n  logger->report(\" ************************************\");\\n  logger->report(\" *         Clock net report         *\");\\n  logger->report(\" ************************************\");\\n  logger->report(\" Net name: {}\", netName_);\\n  logger->report(\" Clock pin: {} ({}, {})\", clockPin_, clockPinX_, clockPinY_);\\n  logger->report(\" Number of sinks: \", sinks_.size());\\n  logger->report(\" ***********************************\");\\n\\n  logger->report(\"\\\\tPin name \\\\tPos\");\\n  forEachSink([&](const ClockInst& sink) {\\n    logger->report(\\n        \"\\\\t {} \\\\t ({}, {})\", sink.getName(), sink.getX(), sink.getY());\\n  });\\n}\\n\\nBox<int> Clock::computeSinkRegion()\\n{\\n  const double percentile = 0.01;\\n\\n  std::vector<int> allPositionsX;\\n  std::vector<int> allPositionsY;\\n  forEachSink([&](const ClockInst& sink) {\\n    allPositionsX.push_back(sink.getX());\\n    allPositionsY.push_back(sink.getY());\\n  });\\n\\n  std::sort(allPositionsX.begin(), allPositionsX.end());\\n  std::sort(allPositionsY.begin(), allPositionsY.end());\\n\\n  const unsigned numSinks = allPositionsX.size();\\n  const unsigned numOutliers = percentile * numSinks;\\n  const int xMin = allPositionsX[numOutliers];\\n  const int xMax = allPositionsX[numSinks - numOutliers - 1];\\n  const int yMin = allPositionsY[numOutliers];\\n  const int yMax = allPositionsY[numSinks - numOutliers - 1];\\n\\n  return Box<int>(xMin, yMin, xMax, yMax);\\n}\\n\\nBox<double> Clock::computeSinkRegionClustered(\\n    std::vector<std::pair<float, float>> sinks)\\n{\\n  auto xMin = std::numeric_limits<float>::max();\\n  auto xMax = std::numeric_limits<float>::lowest();\\n  auto yMin = std::numeric_limits<float>::max();\\n  auto yMax = std::numeric_limits<float>::lowest();\\n\\n  for (const auto& [sinkX, sinkY] : sinks) {\\n    xMin = std::min(xMin, sinkX);\\n    xMax = std::max(xMax, sinkX);\\n    yMin = std::min(yMin, sinkY);\\n    yMax = std::max(yMax, sinkY);\\n  }\\n\\n  return Box<double>(xMin, yMin, xMax, yMax);\\n}', metadata={'source': 'src/cts/src/Clock.cpp', 'file_path': 'src/cts/src/Clock.cpp', 'file_name': 'Clock.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='return Box<double>(xMin, yMin, xMax, yMax);\\n}\\n\\nBox<double> Clock::computeNormalizedSinkRegion(double factor)\\n{\\n  return computeSinkRegion().normalize(factor);\\n}\\n\\nvoid Clock::forEachSink(const std::function<void(const ClockInst&)>& func) const\\n{\\n  for (const ClockInst& sink : sinks_) {\\n    func(sink);\\n  }\\n}\\n\\nvoid Clock::forEachSink(const std::function<void(ClockInst&)>& func)\\n{\\n  for (ClockInst& sink : sinks_) {\\n    func(sink);\\n  }\\n}\\n\\nvoid Clock::forEachClockBuffer(\\n    const std::function<void(const ClockInst&)>& func) const\\n{\\n  for (const ClockInst& clockBuffer : clockBuffers_) {\\n    func(clockBuffer);\\n  }\\n}\\n\\nvoid Clock::forEachClockBuffer(const std::function<void(ClockInst&)>& func)\\n{\\n  for (ClockInst& clockBuffer : clockBuffers_) {\\n    func(clockBuffer);\\n  }\\n}\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/Clock.cpp', 'file_path': 'src/cts/src/Clock.cpp', 'file_name': 'Clock.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <cassert>\\n#include <cstdint>\\n#include <deque>\\n#include <functional>\\n#include <unordered_map>\\n#include <vector>\\n\\n#include \"Util.h\"\\n#include \"db.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}  // namespace utl\\n\\nnamespace cts {\\n\\nenum InstType : uint8_t\\n{\\n  CLOCK_BUFFER,\\n  CLOCK_SINK\\n};\\n\\nclass ClockInst\\n{\\n public:\\n  ClockInst(const std::string& name,\\n            const std::string& master,\\n            InstType type,\\n            int x,\\n            int y,\\n            odb::dbITerm* pinObj = nullptr,\\n            float inputCap = 0.0)\\n      : name_(name),\\n        master_(master),\\n        type_(type),\\n        location_(x, y),\\n        inputPinObj_(pinObj),\\n        inputCap_(inputCap)\\n  {\\n  }\\n\\n  std::string getName() const { return name_; }\\n  std::string getMaster() const { return master_; }\\n  int getX() const { return location_.getX(); }\\n  int getY() const { return location_.getY(); }\\n  Point<int> getLocation() const { return location_; }\\n\\n  void setInstObj(odb::dbInst* inst) { instObj_ = inst; }\\n  odb::dbInst* getDbInst() const { return instObj_; }\\n  void setInputPinObj(odb::dbITerm* pin) { inputPinObj_ = pin; }\\n  odb::dbITerm* getDbInputPin() const { return inputPinObj_; }\\n  void setInputCap(float cap) { inputCap_ = cap; }\\n  float getInputCap() const { return inputCap_; }\\n\\n  bool isClockBuffer() const { return type_ == CLOCK_BUFFER; }\\n\\n private:\\n  std::string name_;\\n  std::string master_;\\n  InstType type_;\\n  Point<int> location_;\\n  odb::dbInst* instObj_ = nullptr;\\n  odb::dbITerm* inputPinObj_ = nullptr;\\n  float inputCap_;\\n};\\n\\n//-----------------------------------------------------------------------------\\n\\nclass Clock\\n{\\n public:\\n  class SubNet\\n  {\\n   private:\\n    std::string name_;\\n    std::deque<ClockInst*> instances_;\\n    std::unordered_map<ClockInst*, unsigned> mapInstToIdx_;\\n    bool leafLevel_;\\n\\n   public:\\n    explicit SubNet(const std::string& name) : name_(name), leafLevel_(false) {}\\n\\n    void setLeafLevel(bool isLeaf) { leafLevel_ = isLeaf; }\\n    bool isLeafLevel() const { return leafLevel_; }\\n\\n    void addInst(ClockInst& inst)\\n    {\\n      instances_.push_back(&inst);\\n      mapInstToIdx_[&inst] = instances_.size() - 1;\\n    }', metadata={'source': 'src/cts/src/Clock.h', 'file_path': 'src/cts/src/Clock.h', 'file_name': 'Clock.h', 'file_type': '.h'}),\n",
       " Document(page_content='void addInst(ClockInst& inst)\\n    {\\n      instances_.push_back(&inst);\\n      mapInstToIdx_[&inst] = instances_.size() - 1;\\n    }\\n\\n    unsigned findIndex(ClockInst* inst) const { return mapInstToIdx_.at(inst); }\\n\\n    void replaceSink(ClockInst* curSink, ClockInst* newSink)\\n    {\\n      const unsigned idx = findIndex(curSink);\\n      instances_[idx] = newSink;\\n      mapInstToIdx_.erase(curSink);\\n      mapInstToIdx_[newSink] = idx;\\n    }\\n\\n    void removeSinks(std::set<ClockInst*> sinksToRemove)\\n    {\\n      ClockInst* driver = getDriver();\\n      std::vector<ClockInst*> instsToPreserve;\\n      forEachSink([&](ClockInst* inst) {\\n        if (sinksToRemove.find(inst) == sinksToRemove.end()) {\\n          instsToPreserve.emplace_back(inst);\\n        }\\n      });\\n      instances_.clear();\\n      mapInstToIdx_.clear();\\n      addInst(*driver);\\n      for (auto inst : instsToPreserve) {\\n        addInst(*inst);\\n      }\\n    }\\n\\n    std::string getName() const { return name_; }\\n    int getNumSinks() const { return instances_.size() - 1; }\\n\\n    ClockInst* getDriver() const\\n    {\\n      assert(instances_.size() > 0);\\n      return instances_[0];\\n    }\\n\\n    void forEachSink(const std::function<void(ClockInst*)>& func) const\\n    {\\n      if (instances_.size() < 2) {\\n        return;\\n      }\\n      for (unsigned inst = 1; inst < instances_.size(); ++inst) {\\n        func(instances_[inst]);\\n      }\\n    }\\n  };\\n\\n  Clock(const std::string& netName,\\n        const std::string& clockPin,\\n        const std::string& sdcClockName,\\n        int clockPinX,\\n        int clockPinY)\\n      : netName_(netName),\\n        clockPin_(clockPin),\\n        sdcClockName_(sdcClockName),\\n        clockPinX_(clockPinX),\\n        clockPinY_(clockPinY){};\\n\\n  ClockInst& addClockBuffer(const std::string& name,\\n                            const std::string& master,\\n                            int x,\\n                            int y)\\n  {\\n    clockBuffers_.emplace_back(\\n        name + \"_\" + getName(), master, CLOCK_BUFFER, x, y);\\n    mapNameToInst_[name + \"_\" + getName()] = &clockBuffers_.back();\\n    return clockBuffers_.back();\\n  }\\n\\n  ClockInst* findClockByName(const std::string& name)\\n  {\\n    if (mapNameToInst_.find(name) == mapNameToInst_.end()) {\\n      return nullptr;\\n    }\\n\\n    return mapNameToInst_.at(name);\\n  }\\n\\n  SubNet& addSubNet(const std::string& name)\\n  {\\n    subNets_.emplace_back(name + \"_\" + getName());\\n    return subNets_.back();\\n  }\\n\\n  void addSink(const std::string& name, int x, int y)\\n  {\\n    sinks_.emplace_back(name, \"\", CLOCK_SINK, x, y);\\n  }\\n\\n  void addSink(const std::string& name,\\n               int x,\\n               int y,\\n               odb::dbITerm* pinObj,\\n               float inputCap)\\n  {\\n    sinks_.emplace_back(name, \"\", CLOCK_SINK, x, y, pinObj, inputCap);\\n  }\\n\\n  std::string getName() const { return netName_; }\\n  unsigned getNumSinks() const { return sinks_.size(); }\\n\\n  Box<int> computeSinkRegion();\\n  Box<double> computeSinkRegionClustered(\\n      std::vector<std::pair<float, float>> sinks);\\n  Box<double> computeNormalizedSinkRegion(double factor);\\n\\n  void report(utl::Logger* logger) const;\\n\\n  void forEachSink(const std::function<void(const ClockInst&)>& func) const;\\n  void forEachSink(const std::function<void(ClockInst&)>& func);\\n  void forEachClockBuffer(\\n      const std::function<void(const ClockInst&)>& func) const;\\n  void forEachClockBuffer(const std::function<void(ClockInst&)>& func);\\n  void forEachSubNet(const std::function<void(const SubNet&)>& func) const\\n  {\\n    for (const SubNet& subNet : subNets_) {\\n      func(subNet);\\n    }\\n  }\\n\\n  void forEachSubNet(const std::function<void(SubNet&)>& func)\\n  {\\n    unsigned size = subNets_.size();\\n    // We want to use ranged for loops in here beacause\\n    // the user may add new items to subNets_.\\n    // C++11 \"for each\" loops will crash due to invalid\\n    // iterators.\\n    for (unsigned idx = 0; idx < size; ++idx) {\\n      func(subNets_[idx]);\\n    }\\n  }', metadata={'source': 'src/cts/src/Clock.h', 'file_path': 'src/cts/src/Clock.h', 'file_name': 'Clock.h', 'file_type': '.h'}),\n",
       " Document(page_content='void setMaxLevel(unsigned level) { numLevels_ = level; }\\n  unsigned getMaxLevel() const { return numLevels_; }\\n\\n  void setNetObj(odb::dbNet* net) { netObj_ = net; }\\n  odb::dbNet* getNetObj() { return netObj_; }\\n\\n  void setDriverPin(odb::dbObject* pin) { driverPin_ = pin; }\\n  odb::dbObject* getDriverPin() const { return driverPin_; }\\n\\n private:\\n  std::string netName_;\\n  std::string clockPin_;\\n  std::string sdcClockName_;\\n  int clockPinX_;\\n  int clockPinY_;\\n\\n  std::deque<ClockInst> sinks_;\\n  std::deque<ClockInst> clockBuffers_;\\n  std::deque<SubNet> subNets_;\\n  std::unordered_map<std::string, ClockInst*> mapNameToInst_;\\n\\n  odb::dbNet* netObj_ = nullptr;\\n  odb::dbObject* driverPin_ = nullptr;\\n\\n  unsigned numLevels_ = 0;\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/Clock.h', 'file_path': 'src/cts/src/Clock.h', 'file_name': 'Clock.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"Clustering.h\"\\n\\n#include <lemon/list_graph.h>\\n#include <lemon/maps.h>\\n#include <lemon/network_simplex.h>\\n#include <sys/timeb.h>\\n\\n#include <algorithm>\\n#include <array>\\n#include <cfloat>\\n#include <cstdio>\\n#include <cstdlib>\\n#include <ctime>\\n#include <fstream>\\n#include <iostream>\\n#include <list>\\n#include <map>\\n#include <stack>\\n#include <string>\\n#include <vector>\\n\\n#include \"utl/Logger.h\"\\n\\nnamespace cts::CKMeans {\\n\\nusing lemon::INVALID;\\nusing lemon::ListDigraph;\\nusing lemon::NetworkSimplex;\\nusing utl::CTS;\\n\\nstruct Sink\\n{\\n  Sink(const float x, const float y, const unsigned idx)\\n      : x(x), y(y), cluster_idx(-1), sink_idx(idx){};\\n\\n  // location\\n  const float x, y;\\n  int cluster_idx;\\n  const unsigned sink_idx;  // index in sinks_\\n};\\n\\nClustering::Clustering(const std::vector<std::pair<float, float>>& sinks,\\n                       const float xBranch,\\n                       const float yBranch,\\n                       Logger* logger)\\n    : logger_(logger), branching_point_(xBranch, yBranch)\\n{\\n  sinks_.reserve(sinks.size());\\n  for (size_t i = 0; i < sinks.size(); ++i) {\\n    sinks_.emplace_back(sinks[i].first, sinks[i].second, i);\\n  }\\n  srand(56);\\n}\\n\\nClustering::~Clustering() = default;\\n\\n/*** Capacitated K means **************************************************/\\nvoid Clustering::iterKmeans(const unsigned iter,\\n                            const unsigned n,\\n                            const unsigned cap,\\n                            const unsigned max,\\n                            const unsigned power,\\n                            std::vector<std::pair<float, float>>& means)\\n{\\n  const unsigned midIdx = means.size() / 2 - 1;\\n  segment_length_ = std::abs(means[midIdx].first - means[midIdx + 1].first)\\n                    + std::abs(means[midIdx].second - means[midIdx + 1].second);\\n\\n  std::vector<int> solution(sinks_.size());\\n  float max_silh = -1;\\n  auto tmp_means = means;\\n  for (unsigned i = 0; i < iter; ++i) {\\n    const float silh = Kmeans(n, cap, max, power, tmp_means);\\n    if (silh > max_silh) {\\n      max_silh = silh;\\n      for (size_t j = 0; j < sinks_.size(); ++j) {\\n        solution[j] = sinks_[j].cluster_idx;\\n      }\\n      means = tmp_means;\\n    }\\n  }', metadata={'source': 'src/cts/src/Clustering.cpp', 'file_path': 'src/cts/src/Clustering.cpp', 'file_name': 'Clustering.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (size_t i = 0; i < sinks_.size(); ++i) {\\n    sinks_[i].cluster_idx = solution[i];\\n  }\\n\\n  fixSegmentLengths(means);\\n}\\n\\nvoid Clustering::fixSegmentLengths(std::vector<std::pair<float, float>>& means)\\n{\\n  // First, fix the middle positions\\n  const unsigned midIdx = means.size() / 2 - 1;\\n\\n  fixSegment(branching_point_, segment_length_ / 2.0, means[midIdx]);\\n  fixSegment(branching_point_, segment_length_ / 2.0, means[midIdx + 1]);\\n\\n  // Fix lower branch\\n  for (unsigned i = midIdx; i > 0; --i) {\\n    fixSegment(means[i], segment_length_, means[i - 1]);\\n  }\\n\\n  // Fix upper branch\\n  for (size_t i = midIdx + 1; i < means.size() - 1; ++i) {\\n    fixSegment(means[i], segment_length_, means[i + 1]);\\n  }\\n}\\n\\nvoid Clustering::fixSegment(const std::pair<float, float>& fixedPoint,\\n                            const float targetDist,\\n                            std::pair<float, float>& movablePoint)\\n{\\n  const float actualDist = calcDist(fixedPoint, movablePoint);\\n  const float ratio = targetDist / actualDist;\\n\\n  const float dx = (movablePoint.first - fixedPoint.first) * ratio;\\n  const float dy = (movablePoint.second - fixedPoint.second) * ratio;\\n\\n  movablePoint.first = fixedPoint.first + dx;\\n  movablePoint.second = fixedPoint.second + dy;\\n}\\n\\nfloat Clustering::Kmeans(const unsigned n,\\n                         const unsigned cap,\\n                         const unsigned max,\\n                         const unsigned power,\\n                         std::vector<std::pair<float, float>>& means)\\n{\\n  // initialize matching indexes for sinks\\n  for (auto& sink : sinks_) {\\n    sink.cluster_idx = -1;\\n  }\\n\\n  std::vector<std::vector<Sink*>> clusters;\\n  bool stop = false;\\n  // Kmeans optimization\\n  unsigned iter = 1;\\n  while (!stop) {\\n    fixSegmentLengths(means);\\n\\n    // sink to cluster matching based on min-cost flow\\n    minCostFlow(means, cap, 5200, power);\\n\\n    // collect results\\n    clusters.clear();\\n    clusters.resize(n);\\n    for (Sink& sink : sinks_) {\\n      int position = 0;\\n      if (sink.cluster_idx >= 0 && sink.cluster_idx < n) {\\n        position = sink.cluster_idx;\\n      } else {\\n        // Added to check wrong assignment\\n\\n        float minimumDist;\\n        int minimumDistClusterIndex = -1;\\n\\n        // Initialize minimumDist and minimumDistClusterIndex with a cluster\\n        // with size < cap\\n        for (size_t j = 0; j < means.size(); ++j) {\\n          if (clusters[j].size() < cap) {\\n            minimumDist = calcDist(\\n                std::make_pair(means[j].first, means[j].second), &sink);\\n            minimumDistClusterIndex = j;\\n            break;\\n          }\\n        }\\n\\n        if (minimumDistClusterIndex == -1) {\\n          // No cluster with size < cap\\n          minimumDistClusterIndex = 0;\\n        } else {\\n          // Nearest Cluster with size < cap\\n          for (size_t j = 0; j < means.size(); ++j) {\\n            if (clusters[j].size() < cap) {\\n              const float currentDist = calcDist(\\n                  std::make_pair(means[j].first, means[j].second), &sink);\\n              if (currentDist < minimumDist) {\\n                minimumDist = currentDist;\\n                minimumDistClusterIndex = j;\\n              }\\n            }\\n          }\\n        }\\n\\n        position = minimumDistClusterIndex;\\n      }\\n      clusters[position].push_back(&sink);\\n    }\\n\\n    float delta = 0;\\n\\n    // use weighted center\\n    for (unsigned i = 0; i < n; ++i) {\\n      float sum_x = 0, sum_y = 0;\\n      for (const auto& cluster : clusters[i]) {\\n        sum_x += cluster->x;\\n        sum_y += cluster->y;\\n      }\\n      const float pre_x = means[i].first;\\n      const float pre_y = means[i].second;\\n\\n      if (!clusters[i].empty()) {\\n        means[i] = std::make_pair(sum_x / clusters[i].size(),\\n                                  sum_y / clusters[i].size());\\n        delta += std::abs(pre_x - means[i].first)\\n                 + std::abs(pre_y - means[i].second);\\n      }\\n    }\\n\\n    clusters_ = clusters;\\n\\n    if (iter > max || delta < 0.5) {\\n      stop = true;\\n    }', metadata={'source': 'src/cts/src/Clustering.cpp', 'file_path': 'src/cts/src/Clustering.cpp', 'file_name': 'Clustering.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='clusters_ = clusters;\\n\\n    if (iter > max || delta < 0.5) {\\n      stop = true;\\n    }\\n\\n    ++iter;\\n  }\\n\\n  return calcSilh(means);\\n}\\n\\nfloat Clustering::calcSilh(\\n    const std::vector<std::pair<float, float>>& means) const\\n{\\n  float sum_silh = 0;\\n  for (const Sink& sink : sinks_) {\\n    float in_d = 0, out_d = FLT_MAX;\\n    for (size_t j = 0; j < means.size(); ++j) {\\n      const float x = means[j].first;\\n      const float y = means[j].second;\\n      if (sink.cluster_idx == j) {\\n        // within the cluster\\n        in_d = calcDist({x, y}, &sink);\\n      } else {\\n        // outside of the cluster\\n        const float d = calcDist({x, y}, &sink);\\n        out_d = std::min(d, out_d);\\n      }\\n    }\\n    const float temp = std::max(out_d, in_d);\\n    if (temp == 0) {\\n      if (out_d == 0) {\\n        sum_silh += -1;\\n      }\\n      if (in_d == 0) {\\n        sum_silh += 1;\\n      }\\n    } else {\\n      sum_silh += (out_d - in_d) / temp;\\n    }\\n  }\\n  return sum_silh / sinks_.size();\\n}\\n\\n/*** Min-Cost Flow ********************************************************/\\nvoid Clustering::minCostFlow(const std::vector<std::pair<float, float>>& means,\\n                             const unsigned cap,\\n                             const float dist,\\n                             const unsigned power)\\n{\\n  // Builds src -> [sink nodes] -> [cluster nodes] - > target\\n  ListDigraph graph;\\n\\n  // source and target\\n  ListDigraph::Node src = graph.addNode();\\n  ListDigraph::Node target = graph.addNode();\\n\\n  // collection of nodes in the flow\\n  std::vector<ListDigraph::Node> sink_nodes, cluster_nodes;\\n\\n  // add nodes / edges to graph\\n  // nodes for sinks\\n  for (size_t i = 0; i < sinks_.size(); ++i) {\\n    sink_nodes.push_back(graph.addNode());\\n  }\\n  // nodes for clusters\\n  for (size_t i = 0; i < means.size(); ++i) {\\n    cluster_nodes.push_back(graph.addNode());\\n  }\\n\\n  // collection of edges in the flow\\n  std::vector<ListDigraph::Arc> src_sink_edges, sink_cluster_edges,\\n      cluster_sink_edges;\\n\\n  // edges between source and sinks\\n  for (auto& sink : sink_nodes) {\\n    src_sink_edges.push_back(graph.addArc(src, sink));\\n  }\\n  // edges between sinks and clusters\\n  std::vector<float> costs;\\n  for (size_t i = 0; i < sinks_.size(); ++i) {\\n    for (size_t j = 0; j < means.size(); ++j) {\\n      float d = calcDist(means[j], &sinks_[i]);\\n      if (d <= dist) {\\n        d = std::pow(d, power);\\n        if (d < std::numeric_limits<int>::max()) {\\n          ListDigraph::Arc e = graph.addArc(sink_nodes[i], cluster_nodes[j]);\\n          sink_cluster_edges.push_back(e);\\n          costs.push_back(d);\\n        }\\n      }\\n    }\\n  }\\n  // edges between clusters and target\\n  for (auto& cluster : cluster_nodes) {\\n    cluster_sink_edges.push_back(graph.addArc(cluster, target));\\n  }\\n\\n  debugPrint(logger_,\\n             CTS,\\n             \"tritoncts\",\\n             1,\\n             \"Graph has {} nodes and {} edges\",\\n             countNodes(graph),\\n             countArcs(graph));\\n\\n  // formulate min-cost flow\\n  ListDigraph::ArcMap<int> edge_cost(graph), edge_capacity(graph);\\n  for (auto& edge : src_sink_edges) {\\n    edge_capacity[edge] = 1;\\n  }\\n  for (size_t i = 0; i < sink_cluster_edges.size(); ++i) {\\n    edge_capacity[sink_cluster_edges[i]] = 1;\\n    edge_cost[sink_cluster_edges[i]] = costs[i];\\n  }\\n\\n  const int remaining = sinks_.size() % means.size();\\n\\n  for (size_t i = 0; i < cluster_sink_edges.size(); ++i) {\\n    if (i < remaining) {\\n      edge_capacity[cluster_sink_edges[i]] = cap + 1;\\n    } else {\\n      edge_capacity[cluster_sink_edges[i]] = cap;\\n    }\\n  }\\n\\n  for (ListDigraph::ArcIt it(graph); it != INVALID; ++it) {\\n    debugPrint(logger_,\\n               CTS,\\n               \"tritoncts\",\\n               2,\\n               \"{}-{}\",\\n               graph.id(graph.source(it)),\\n               graph.id(graph.target(it)));\\n    debugPrint(logger_, CTS, \"tritoncts\", 2, \" cost = \", edge_cost[it]);\\n    debugPrint(logger_, CTS, \"tritoncts\", 2, \" cap = \", edge_capacity[it]);\\n  }', metadata={'source': 'src/cts/src/Clustering.cpp', 'file_path': 'src/cts/src/Clustering.cpp', 'file_name': 'Clustering.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='NetworkSimplex<ListDigraph, int, int> flow(graph);\\n  flow.costMap(edge_cost);\\n  flow.upperMap(edge_capacity);\\n  flow.stSupply(src, target, means.size() * cap + remaining);\\n  flow.run();\\n  ListDigraph::ArcMap<int> solution(graph);\\n  flow.flowMap(solution);\\n\\n  ListDigraph::NodeMap<std::pair<int, int>> node_map(graph);\\n  for (size_t i = 0; i < sink_nodes.size(); ++i) {\\n    node_map[sink_nodes[i]] = {i, -1};\\n  }\\n\\n  for (size_t i = 0; i < cluster_nodes.size(); ++i) {\\n    node_map[cluster_nodes[i]] = {-1, i};\\n  }\\n\\n  node_map[src] = {-2, -2};\\n  node_map[target] = {-2, -2};\\n\\n  for (ListDigraph::ArcIt it(graph); it != INVALID; ++it) {\\n    if (solution[it] == 0) {\\n      continue;\\n    }\\n    if (node_map[graph.source(it)].second == -1\\n        && node_map[graph.target(it)].first == -1) {\\n      debugPrint(logger_,\\n                 CTS,\\n                 \"tritoncts\",\\n                 3,\\n                 \"Flow from: sink_{}  to cluster_{} flow = {}\",\\n                 node_map[graph.source(it)].first,\\n                 node_map[graph.target(it)].second,\\n                 solution[it]);\\n\\n      sinks_[node_map[graph.source(it)].first].cluster_idx\\n          = node_map[graph.target(it)].second;\\n    }\\n  }\\n}\\n\\nvoid Clustering::getClusters(\\n    std::vector<std::vector<unsigned>>& newClusters) const\\n{\\n  newClusters.clear();\\n  newClusters.resize(clusters_.size());\\n  for (size_t i = 0; i < clusters_.size(); ++i) {\\n    newClusters[i].resize(clusters_[i].size());\\n    for (unsigned j = 0; j < clusters_[i].size(); ++j) {\\n      newClusters[i][j] = clusters_[i][j]->sink_idx;\\n    }\\n  }\\n}\\n\\n/* static */\\nfloat Clustering::calcDist(const std::pair<float, float>& loc, const Sink* sink)\\n{\\n  return calcDist(loc, {sink->x, sink->y});\\n}\\n\\n/* static */\\nfloat Clustering::calcDist(const std::pair<float, float>& loc1,\\n                           const std::pair<float, float>& loc2)\\n{\\n  return std::abs(loc1.first - loc2.first)\\n         + std::abs(loc1.second - loc2.second);\\n}\\n\\n}  // namespace cts::CKMeans', metadata={'source': 'src/cts/src/Clustering.cpp', 'file_path': 'src/cts/src/Clustering.cpp', 'file_name': 'Clustering.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include <cmath>\\n#include <string>\\n#include <vector>\\n\\nnamespace utl {\\nclass Logger;\\n}  // namespace utl\\n\\nnamespace cts::CKMeans {\\n\\nusing utl::Logger;\\n\\nstruct Sink;\\n\\nclass Clustering\\n{\\n public:\\n  Clustering(const std::vector<std::pair<float, float>>& sinks,\\n             float xBranch,\\n             float yBranch,\\n             Logger* logger);\\n  ~Clustering();\\n\\n  void iterKmeans(unsigned iter,\\n                  unsigned n,\\n                  unsigned cap,\\n                  unsigned max,\\n                  unsigned power,\\n                  std::vector<std::pair<float, float>>& means);\\n\\n  void getClusters(std::vector<std::vector<unsigned>>& newClusters) const;\\n\\n private:\\n  float Kmeans(unsigned n,\\n               unsigned cap,\\n               unsigned max,\\n               unsigned power,\\n               std::vector<std::pair<float, float>>& means);\\n  float calcSilh(const std::vector<std::pair<float, float>>& means) const;\\n  void minCostFlow(const std::vector<std::pair<float, float>>& means,\\n                   unsigned cap,\\n                   float dist,\\n                   unsigned power);\\n  void fixSegmentLengths(std::vector<std::pair<float, float>>& means);\\n  void fixSegment(const std::pair<float, float>& fixedPoint,\\n                  float targetDist,\\n                  std::pair<float, float>& movablePoint);\\n\\n  static float calcDist(const std::pair<float, float>& loc, const Sink* sink);\\n  static float calcDist(const std::pair<float, float>& loc1,\\n                        const std::pair<float, float>& loc2);\\n\\n  Logger* logger_;\\n  std::vector<Sink> sinks_;\\n  std::vector<std::vector<Sink*>> clusters_;\\n\\n  float segment_length_ = 0.0;\\n  std::pair<float, float> branching_point_;\\n};\\n\\n}  // namespace cts::CKMeans', metadata={'source': 'src/cts/src/Clustering.h', 'file_path': 'src/cts/src/Clustering.h', 'file_name': 'Clustering.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"CtsGraphics.h\"\\n\\n#include <algorithm>\\n#include <cstdio>\\n#include <limits>\\n\\n#include \"utl/Logger.h\"\\n\\nnamespace cts {\\n\\nvoid CtsGraphics::initializeWithClock(HTreeBuilder* h_tree_builder,\\n                                      Clock& clock)\\n{\\n  clock_ = &clock;\\n  h_tree_builder_ = h_tree_builder;\\n  sink_clustering_ = nullptr;\\n  gui::Gui::get()->registerRenderer(this);\\n  if (guiActive()) {\\n    clockPlot(true);\\n  }\\n}\\n\\nvoid CtsGraphics::initializeWithPoints(SinkClustering* SinkClustering,\\n                                       const std::vector<Point<double>>& points)\\n{\\n  clock_ = nullptr;\\n  h_tree_builder_ = nullptr;\\n  sink_clustering_ = SinkClustering;\\n  points_ = points;\\n  gui::Gui::get()->registerRenderer(this);\\n  if (guiActive()) {\\n    clockPlot(true);\\n  }\\n}\\n\\nvoid CtsGraphics::drawCluster(gui::Painter& painter)\\n{\\n  std::vector<gui::Painter::Color> colors{gui::Painter::red,\\n                                          gui::Painter::yellow,\\n                                          gui::Painter::green,\\n                                          gui::Painter::dark_red,\\n                                          gui::Painter::magenta,\\n                                          gui::Painter::dark_yellow,\\n                                          gui::Painter::blue,\\n                                          gui::Painter::dark_gray,\\n                                          gui::Painter::dark_green,\\n                                          gui::Painter::cyan};\\n\\n  unsigned clusterCounter = 0;\\n  bool first = true;\\n  odb::Point last;\\n  for (const std::vector<unsigned>& clusters :\\n       sink_clustering_->sinkClusteringSolution()) {\\n    const unsigned color = clusterCounter % colors.size();\\n\\n    std::vector<Point<double>> clusterNodes;\\n    bool first_in_cluster = true;\\n    for (unsigned idx : clusters) {\\n      const Point<double>& point = points_.at(idx);\\n      clusterNodes.emplace_back(point);\\n\\n      int unit = sink_clustering_->getScaleFactor();\\n      int xreal = lround(unit * point.getX());\\n      int yreal = lround(unit * point.getY());', metadata={'source': 'src/cts/src/CtsGraphics.cpp', 'file_path': 'src/cts/src/CtsGraphics.cpp', 'file_name': 'CtsGraphics.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int unit = sink_clustering_->getScaleFactor();\\n      int xreal = lround(unit * point.getX());\\n      int yreal = lround(unit * point.getY());\\n\\n      if (first) {\\n        first = false;\\n        first_in_cluster = false;\\n      } else {\\n        if (first_in_cluster) {\\n          first_in_cluster = false;\\n          painter.setPen(gui::Painter::white, /* cosmetic */ true);\\n        } else {\\n          painter.setPen(colors[color], /* cosmetic */ true);\\n        }\\n        painter.drawLine(last, {xreal, yreal});\\n      }\\n      last = {xreal, yreal};\\n\\n      painter.setPenAndBrush(colors[color]);\\n      painter.setPenWidth(2500);\\n      painter.drawCircle(xreal, yreal, 500);\\n    }\\n    clusterCounter++;\\n  }\\n}\\n\\nvoid CtsGraphics::drawHTree(gui::Painter& painter)\\n{\\n  auto color = gui::Painter::red;\\n  color.a = 180;\\n  painter.setPen(color, /* cosmetic */ true);\\n\\n  clock_->forEachSink([&](const ClockInst& sink) {\\n    int xreal = sink.getX();\\n    int yreal = sink.getY();\\n    painter.drawCircle(xreal, yreal, 500);\\n  });\\n\\n  Point<double> topLevelBufferLoc\\n      = h_tree_builder_->getSinkRegion().computeCenter();\\n  h_tree_builder_->getTopologyVector().front().forEachBranchingPoint(\\n      [&](unsigned idx, Point<double> branchPoint) {\\n        const int unit = h_tree_builder_->getWireSegmentUnit();\\n        const int x1 = lround(unit * topLevelBufferLoc.getX());\\n        const int y1 = lround(unit * topLevelBufferLoc.getY());\\n        const int x2 = lround(unit * branchPoint.getX());\\n        const int y2 = lround(unit * branchPoint.getY());\\n        painter.drawLine(x1, y1, x2, y2);\\n      });\\n\\n  for (int levelIdx = 1; levelIdx < h_tree_builder_->getTopologyVector().size();\\n       ++levelIdx) {\\n    h_tree_builder_->getTopologyVector()[levelIdx].forEachBranchingPoint(\\n        [&](unsigned idx, Point<double> branchPoint) {\\n          unsigned parentIdx = h_tree_builder_->getTopologyVector()[levelIdx]\\n                                   .getBranchingPointParentIdx(idx);\\n          Point<double> parentPoint\\n              = h_tree_builder_->getTopologyVector()[levelIdx - 1]\\n                    .getBranchingPoint(parentIdx);\\n          auto color = gui::Painter::yellow;\\n          if (levelIdx % 2 == 0) {\\n            color = gui::Painter::red;\\n          }\\n          color.a = 180;\\n          painter.setPen(color, /* cosmetic */ true);\\n\\n          const int unit = h_tree_builder_->getWireSegmentUnit();\\n          const int x1 = lround(unit * parentPoint.getX());\\n          const int y1 = lround(unit * parentPoint.getY());\\n          const int x2 = lround(unit * branchPoint.getX());\\n          const int y2 = lround(unit * branchPoint.getY());\\n          painter.drawLine(x1, y1, x2, y2);\\n        });\\n  }\\n}\\n\\nvoid CtsGraphics::drawObjects(gui::Painter& painter)\\n{\\n  if (clock_) {\\n    drawHTree(painter);\\n  }\\n\\n  if (sink_clustering_) {\\n    drawCluster(painter);\\n  }\\n}\\n\\nvoid CtsGraphics::clockPlot(bool pause)\\n{\\n  gui::Gui::get()->redraw();\\n  if (pause) {\\n    gui::Gui::get()->pause();\\n  }\\n}\\n\\nvoid CtsGraphics::status(const std::string& message)\\n{\\n  gui::Gui::get()->status(message);\\n}\\n\\n/* static */\\nbool CtsGraphics::guiActive()\\n{\\n  return gui::Gui::enabled();\\n}\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/CtsGraphics.cpp', 'file_path': 'src/cts/src/CtsGraphics.cpp', 'file_name': 'CtsGraphics.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <memory>\\n\\n#include \"Clock.h\"\\n#include \"CtsObserver.h\"\\n#include \"HTreeBuilder.h\"\\n#include \"SinkClustering.h\"\\n#include \"gui/gui.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace cts {\\n\\nclass HTreeBuilder;\\nclass SinkClustering;\\n\\n// This class draws debugging graphics on the layout\\nclass CtsGraphics : public gui::Renderer, public CtsObserver\\n{\\n public:\\n  void initializeWithClock(HTreeBuilder* h_tree_builder, Clock& clock) override;\\n\\n  void initializeWithPoints(SinkClustering* SinkClustering,\\n                            const std::vector<Point<double>>& points) override;\\n\\n  // Draw the graphics; optionally pausing afterwards\\n  void clockPlot(bool pause) override;\\n\\n  // Show a message in the status bar\\n  void status(const std::string& message) override;\\n\\n  // From Renderer API\\n  void drawObjects(gui::Painter& painter) override;\\n\\n  // Is the GUI being displayed (true) or are we in batch mode (false)\\n  static bool guiActive();\\n\\n private:\\n  void drawHTree(gui::Painter& painter);\\n  void drawCluster(gui::Painter& painter);\\n\\n  Clock* clock_;\\n  HTreeBuilder* h_tree_builder_;\\n  SinkClustering* sink_clustering_;\\n  std::vector<Point<double>> points_;  // used for sink_clustering\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/CtsGraphics.h', 'file_path': 'src/cts/src/CtsGraphics.h', 'file_name': 'CtsGraphics.h', 'file_type': '.h'}),\n",
       " Document(page_content='// Copyright 2023 Google LLC\\n//\\n// Use of this source code is governed by a BSD-style\\n// license that can be found in the LICENSE file or at\\n// https://developers.google.com/open-source/licenses/bsd\\n\\n#pragma once\\n\\n#include \"Clock.h\"\\n\\nnamespace cts {\\n\\nclass HTreeBuilder;\\nclass SinkClustering;\\n\\nclass CtsObserver\\n{\\n public:\\n  virtual ~CtsObserver() = default;\\n\\n  virtual void initializeWithClock(HTreeBuilder* h_tree_builder, Clock& clock)\\n      = 0;\\n  virtual void initializeWithPoints(SinkClustering* sink_clustering,\\n                                    const std::vector<Point<double>>& points)\\n      = 0;\\n  virtual void clockPlot(bool pause) = 0;\\n  virtual void status(const std::string& message) = 0;\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/CtsObserver.h', 'file_path': 'src/cts/src/CtsObserver.h', 'file_name': 'CtsObserver.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <cstdint>\\n#include <iostream>\\n#include <optional>\\n#include <sstream>\\n#include <string>\\n#include <vector>\\n\\n#include \"CtsObserver.h\"\\n#include \"Util.h\"\\n#include \"db.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace stt {\\nclass SteinerTreeBuilder;\\n}\\nnamespace cts {\\n\\nclass CtsOptions\\n{\\n public:\\n  CtsOptions(utl::Logger* logger, stt::SteinerTreeBuilder* sttBuildder)\\n      : logger_(logger), sttBuilder_(sttBuildder)\\n  {\\n  }\\n\\n  void setClockNets(const std::string& clockNets) { clockNets_ = clockNets; }\\n  std::string getClockNets() const { return clockNets_; }\\n  void setRootBuffer(const std::string& buffer) { rootBuffer_ = buffer; }\\n  std::string getRootBuffer() const { return rootBuffer_; }\\n  void setBufferList(const std::vector<std::string>& buffers)\\n  {\\n    bufferList_ = buffers;\\n  }\\n  std::vector<std::string> getBufferList() const { return bufferList_; }\\n  void setDbUnits(int units) { dbUnits_ = units; }\\n  int getDbUnits() const { return dbUnits_; }\\n  void setWireSegmentUnit(unsigned wireSegmentUnit)\\n  {\\n    wireSegmentUnit_ = wireSegmentUnit;\\n  }\\n  unsigned getWireSegmentUnit() const { return wireSegmentUnit_; }\\n  void setPlotSolution(bool plot) { plotSolution_ = plot; }\\n  bool getPlotSolution() const { return plotSolution_; }\\n\\n  void setObserver(std::unique_ptr<CtsObserver> observer)\\n  {\\n    observer_ = std::move(observer);\\n  }\\n  CtsObserver* getObserver() const { return observer_.get(); }', metadata={'source': 'src/cts/src/CtsOptions.h', 'file_path': 'src/cts/src/CtsOptions.h', 'file_name': 'CtsOptions.h', 'file_type': '.h'}),\n",
       " Document(page_content='void setObserver(std::unique_ptr<CtsObserver> observer)\\n  {\\n    observer_ = std::move(observer);\\n  }\\n  CtsObserver* getObserver() const { return observer_.get(); }\\n\\n  void setSinkClustering(bool enable) { sinkClusteringEnable_ = enable; }\\n  bool getSinkClustering() const { return sinkClusteringEnable_; }\\n  void setSinkClusteringUseMaxCap(bool useMaxCap)\\n  {\\n    sinkClusteringUseMaxCap_ = useMaxCap;\\n  }\\n  bool getSinkClusteringUseMaxCap() const { return sinkClusteringUseMaxCap_; }\\n  void setNumMaxLeafSinks(unsigned numSinks) { numMaxLeafSinks_ = numSinks; }\\n  unsigned getNumMaxLeafSinks() const { return numMaxLeafSinks_; }\\n  void setMaxSlew(unsigned slew) { maxSlew_ = slew; }\\n  unsigned getMaxSlew() const { return maxSlew_; }\\n  void setMaxCharSlew(double slew) { maxCharSlew_ = slew; }\\n  double getMaxCharSlew() const { return maxCharSlew_; }\\n  void setMaxCharCap(double cap) { maxCharCap_ = cap; }\\n  double getMaxCharCap() const { return maxCharCap_; }\\n  void setCharWirelengthIterations(unsigned wirelengthIterations)\\n  {\\n    charWirelengthIterations_ = wirelengthIterations;\\n  }\\n  unsigned getCharWirelengthIterations() const\\n  {\\n    return charWirelengthIterations_;\\n  }\\n  void setCapSteps(int steps) { capSteps_ = steps; }\\n  int getCapSteps() const { return capSteps_; }\\n  void setSlewSteps(int steps) { slewSteps_ = steps; }\\n  int getSlewSteps() const { return slewSteps_; }\\n  void setClockTreeMaxDepth(unsigned depth) { clockTreeMaxDepth_ = depth; }\\n  unsigned getClockTreeMaxDepth() const { return clockTreeMaxDepth_; }\\n  void setEnableFakeLutEntries(bool enable) { enableFakeLutEntries_ = enable; }\\n  unsigned isFakeLutEntriesEnabled() const { return enableFakeLutEntries_; }\\n  void setForceBuffersOnLeafLevel(bool force)\\n  {\\n    forceBuffersOnLeafLevel_ = force;\\n  }\\n  bool forceBuffersOnLeafLevel() const { return forceBuffersOnLeafLevel_; }\\n  void setBufDistRatio(double ratio) { bufDistRatio_ = ratio; }\\n  double getBufDistRatio() { return bufDistRatio_; }\\n  void setClockNetsObjs(const std::vector<odb::dbNet*>& nets)\\n  {\\n    clockNetsObjs_ = nets;\\n  }\\n  std::vector<odb::dbNet*> getClockNetsObjs() const { return clockNetsObjs_; }\\n  void setMetricsFile(const std::string& metricFile)\\n  {\\n    metricFile_ = metricFile;\\n  }\\n  std::string getMetricsFile() const { return metricFile_; }\\n  void setNumClockRoots(unsigned roots) { clockRoots_ = roots; }\\n  int getNumClockRoots() const { return clockRoots_; }\\n  void setNumClockSubnets(int nets) { clockSubnets_ = nets; }\\n  int getNumClockSubnets() const { return clockSubnets_; }\\n  void setNumBuffersInserted(int buffers) { buffersInserted_ = buffers; }\\n  int getNumBuffersInserted() const { return buffersInserted_; }\\n  void setNumSinks(int sinks) { sinks_ = sinks; }\\n  int getNumSinks() const { return sinks_; }\\n  void setTreeBuffer(const std::string& buffer) { treeBuffer_ = buffer; }\\n  std::string getTreeBuffer() const { return treeBuffer_; }\\n  unsigned getClusteringPower() const { return clusteringPower_; }\\n  void setClusteringPower(unsigned power) { clusteringPower_ = power; }\\n  double getClusteringCapacity() const { return clusteringCapacity_; }\\n  void setClusteringCapacity(double capacity)\\n  {\\n    clusteringCapacity_ = capacity;\\n  }\\n\\n  // BufferDistance is in DBU\\n  int32_t getBufferDistance() const\\n  {\\n    if (bufDistance_) {\\n      return *bufDistance_;\\n    }\\n\\n    if (dbUnits_ == -1) {\\n      logger_->error(\\n          utl::CTS, 542, \"Must provide a dbUnit conversion though setDbUnits.\");\\n    }\\n\\n    return 100 /*um*/ * dbUnits_;\\n  }\\n  void setBufferDistance(int32_t distance_dbu) { bufDistance_ = distance_dbu; }\\n\\n  // VertexBufferDistance is in DBU\\n  int32_t getVertexBufferDistance() const\\n  {\\n    if (vertexBufDistance_) {\\n      return *vertexBufDistance_;\\n    }\\n\\n    if (dbUnits_ == -1) {\\n      logger_->error(\\n          utl::CTS, 543, \"Must provide a dbUnit conversion though setDbUnits.\");\\n    }', metadata={'source': 'src/cts/src/CtsOptions.h', 'file_path': 'src/cts/src/CtsOptions.h', 'file_name': 'CtsOptions.h', 'file_type': '.h'}),\n",
       " Document(page_content='if (dbUnits_ == -1) {\\n      logger_->error(\\n          utl::CTS, 543, \"Must provide a dbUnit conversion though setDbUnits.\");\\n    }\\n\\n    return 240 /*um*/ * dbUnits_;\\n  }\\n  void setVertexBufferDistance(int32_t distance_dbu)\\n  {\\n    vertexBufDistance_ = distance_dbu;\\n  }\\n  bool isVertexBuffersEnabled() const { return vertexBuffersEnable_; }\\n  void setVertexBuffersEnabled(bool enable) { vertexBuffersEnable_ = enable; }\\n  bool isSimpleSegmentEnabled() const { return simpleSegmentsEnable_; }\\n  void setSimpleSegmentsEnabled(bool enable) { simpleSegmentsEnable_ = enable; }\\n  double getMaxDiameter() const { return maxDiameter_; }\\n  void setMaxDiameter(double distance)\\n  {\\n    maxDiameter_ = distance;\\n    sinkClusteringUseMaxCap_ = false;\\n  }\\n  unsigned getSizeSinkClustering() const { return sinkClustersSize_; }\\n  void setSizeSinkClustering(unsigned size)\\n  {\\n    sinkClustersSize_ = size;\\n    sinkClusteringUseMaxCap_ = false;\\n  }\\n  unsigned getSinkClusteringLevels() const { return sinkClusteringLevels_; }\\n  void setSinkClusteringLevels(unsigned levels)\\n  {\\n    sinkClusteringLevels_ = levels;\\n  }\\n  unsigned getNumStaticLayers() const { return numStaticLayers_; }\\n  void setBalanceLevels(bool balance) { balanceLevels_ = balance; }\\n  bool getBalanceLevels() const { return balanceLevels_; }\\n  void setNumStaticLayers(unsigned num) { numStaticLayers_ = num; }\\n  void setSinkBuffer(const std::string& buffer) { sinkBuffer_ = buffer; }\\n  void setSinkBufferInputCap(double cap) { sinkBufferInputCap_ = cap; }\\n  double getSinkBufferInputCap() const { return sinkBufferInputCap_; }\\n  std::string getSinkBuffer() const { return sinkBuffer_; }\\n  utl::Logger* getLogger() const { return logger_; }\\n  stt::SteinerTreeBuilder* getSttBuilder() const { return sttBuilder_; }\\n  void setObstructionAware(bool obs) { obsAware_ = obs; }\\n  bool getObstructionAware() const { return obsAware_; }\\n\\n private:\\n  std::string clockNets_ = \"\";\\n  std::string rootBuffer_ = \"\";\\n  std::string sinkBuffer_ = \"\";\\n  std::string treeBuffer_ = \"\";\\n  std::string metricFile_ = \"\";\\n  int dbUnits_ = -1;\\n  unsigned wireSegmentUnit_ = 0;\\n  bool plotSolution_ = false;\\n  bool sinkClusteringEnable_ = true;\\n  bool sinkClusteringUseMaxCap_ = true;\\n  bool simpleSegmentsEnable_ = false;\\n  bool vertexBuffersEnable_ = false;\\n  std::unique_ptr<CtsObserver> observer_;\\n  std::optional<int> vertexBufDistance_;\\n  std::optional<int> bufDistance_;\\n  double clusteringCapacity_ = 0.6;\\n  unsigned clusteringPower_ = 4;\\n  unsigned numMaxLeafSinks_ = 15;\\n  unsigned maxSlew_ = 4;\\n  double maxCharSlew_ = 0;\\n  double maxCharCap_ = 0;\\n  double sinkBufferInputCap_ = 0;\\n  int capSteps_ = 34;\\n  int slewSteps_ = 12;\\n  unsigned charWirelengthIterations_ = 4;\\n  unsigned clockTreeMaxDepth_ = 100;\\n  bool enableFakeLutEntries_ = true;\\n  bool forceBuffersOnLeafLevel_ = true;\\n  double bufDistRatio_ = 0.1;\\n  int clockRoots_ = 0;\\n  int clockSubnets_ = 0;\\n  int buffersInserted_ = 0;\\n  int sinks_ = 0;\\n  double maxDiameter_ = 50;\\n  unsigned sinkClustersSize_ = 20;\\n  bool balanceLevels_ = false;\\n  unsigned sinkClusteringLevels_ = 0;\\n  unsigned numStaticLayers_ = 0;\\n  std::vector<std::string> bufferList_;\\n  std::vector<odb::dbNet*> clockNetsObjs_;\\n  utl::Logger* logger_ = nullptr;\\n  stt::SteinerTreeBuilder* sttBuilder_ = nullptr;\\n  bool obsAware_ = false;\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/CtsOptions.h', 'file_path': 'src/cts/src/CtsOptions.h', 'file_name': 'CtsOptions.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"HTreeBuilder.h\"\\n\\n#include <fstream>\\n#include <iomanip>\\n#include <iostream>\\n#include <map>\\n#include <memory>\\n\\n#include \"Clustering.h\"\\n#include \"SinkClustering.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace cts {\\n\\nusing utl::CTS;\\n\\nvoid HTreeBuilder::preSinkClustering(\\n    const std::vector<std::pair<float, float>>& sinks,\\n    const std::vector<const ClockInst*>& sinkInsts,\\n    const float maxDiameter,\\n    const unsigned clusterSize,\\n    const bool secondLevel)\\n{\\n  const std::vector<std::pair<float, float>>& points = sinks;\\n  if (!secondLevel) {\\n    clock_.forEachSink([&](ClockInst& inst) {\\n      const Point<double> normLocation((float) inst.getX() / wireSegmentUnit_,\\n                                       (float) inst.getY() / wireSegmentUnit_);\\n      mapLocationToSink_[normLocation] = &inst;\\n    });\\n  }\\n\\n  if (sinks.size() <= min_clustering_sinks_\\n      || !(options_->getSinkClustering())) {\\n    topLevelSinksClustered_ = sinks;\\n    return;\\n  }\\n\\n  SinkClustering matching(options_, techChar_);\\n  const unsigned numPoints = points.size();\\n\\n  for (int pointIdx = 0; pointIdx < numPoints; ++pointIdx) {\\n    const std::pair<float, float>& point = points[pointIdx];\\n    matching.addPoint(point.first, point.second);\\n    if (sinkInsts[pointIdx]->getInputCap() == 0) {\\n      // Comes here in second level since first level buf cap is not set\\n      matching.addCap(options_->getSinkBufferInputCap());\\n    } else {\\n      matching.addCap(sinkInsts[pointIdx]->getInputCap());\\n    }\\n  }\\n  matching.run(clusterSize, maxDiameter, wireSegmentUnit_);\\n\\n  unsigned clusterCount = 0;', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='unsigned clusterCount = 0;\\n\\n  std::vector<std::pair<float, float>> newSinkLocations;\\n  for (const std::vector<unsigned>& cluster :\\n       matching.sinkClusteringSolution()) {\\n    if (cluster.size() == 1) {\\n      const std::pair<float, float>& point = points[cluster[0]];\\n      newSinkLocations.emplace_back(point);\\n    }\\n    if (cluster.size() > 1) {\\n      std::vector<ClockInst*> clusterClockInsts;  // sink clock insts\\n      float xSum = 0;\\n      float ySum = 0;\\n      for (auto point_idx : cluster) {\\n        const std::pair<double, double>& point = points[point_idx];\\n        const Point<double> mapPoint(point.first, point.second);\\n        xSum += point.first;\\n        ySum += point.second;\\n        if (mapLocationToSink_.find(mapPoint) == mapLocationToSink_.end()) {\\n          logger_->error(CTS, 79, \"Sink not found.\");\\n        }\\n        clusterClockInsts.push_back(mapLocationToSink_[mapPoint]);\\n        // clock inst needs to be added to the new subnet\\n      }\\n      const unsigned pointCounter = cluster.size();\\n      const float normCenterX\\n          = (xSum / (float) pointCounter);  // geometric center of cluster\\n      const float normCenterY = (ySum / (float) pointCounter);\\n      Point<double> center((double) normCenterX, (double) normCenterY);\\n      Point<double> legalCenter\\n          = legalizeOneBuffer(center, options_->getSinkBuffer());\\n      const char* baseName = secondLevel ? \"clkbuf_leaf2_\" : \"clkbuf_leaf_\";\\n      ClockInst& rootBuffer\\n          = clock_.addClockBuffer(baseName + std::to_string(clusterCount),\\n                                  options_->getSinkBuffer(),\\n                                  legalCenter.getX() * wireSegmentUnit_,\\n                                  legalCenter.getY() * wireSegmentUnit_);\\n      if (center != legalCenter) {\\n        // clang-format off\\n\\tdebugPrint(logger_, CTS, \"legalizer\", 2,\\n\\t\\t   \"preSinkClustering legalizeOneBuffer {}: {} => {}\",\\n\\t\\t   baseName + std::to_string(clusterCount),\\n\\t\\t   center, legalCenter);\\n        // clang-format on\\n      }\\n\\n      if (!secondLevel) {\\n        addFirstLevelSinkDriver(&rootBuffer);\\n      } else {\\n        addSecondLevelSinkDriver(&rootBuffer);\\n      }\\n\\n      baseName = secondLevel ? \"clknet_leaf2_\" : \"clknet_leaf_\";\\n      Clock::SubNet& clockSubNet\\n          = clock_.addSubNet(baseName + std::to_string(clusterCount));\\n      // Subnet that connects the new -sink- buffer to each specific sink\\n      clockSubNet.addInst(rootBuffer);\\n      for (ClockInst* clockInstObj : clusterClockInsts) {\\n        clockSubNet.addInst(*clockInstObj);\\n      }\\n      if (!secondLevel) {\\n        clockSubNet.setLeafLevel(true);\\n      }\\n      const Point<double> newSinkPos(normCenterX, normCenterY);\\n      const std::pair<float, float> point(normCenterX, normCenterY);\\n      newSinkLocations.emplace_back(point);\\n      mapLocationToSink_[newSinkPos] = &rootBuffer;\\n    }\\n    clusterCount++;\\n  }\\n  topLevelSinksClustered_ = newSinkLocations;\\n  if (clusterCount) {\\n    treeBufLevels_++;\\n  }\\n\\n  logger_->info(CTS,\\n                19,\\n                \" Total number of sinks after clustering: {}.\",\\n                topLevelSinksClustered_.size());\\n}\\n\\nvoid HTreeBuilder::initSinkRegion()\\n{\\n  const unsigned wireSegmentUnitInDbu = techChar_->getLengthUnit();\\n  const int dbUnits = options_->getDbUnits();\\n  wireSegmentUnit_ = wireSegmentUnitInDbu;\\n\\n  logger_->info(CTS,\\n                20,\\n                \" Wire segment unit: {}  dbu ({} um).\",\\n                wireSegmentUnit_,\\n                wireSegmentUnitInDbu / dbUnits);', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='logger_->info(CTS,\\n                20,\\n                \" Wire segment unit: {}  dbu ({} um).\",\\n                wireSegmentUnit_,\\n                wireSegmentUnitInDbu / dbUnits);\\n\\n  if (options_->isSimpleSegmentEnabled()) {\\n    const int remainingLength\\n        = options_->getBufferDistance() / (wireSegmentUnitInDbu * 2);\\n    logger_->info(CTS,\\n                  21,\\n                  \" Distance between buffers: {} units ({} um).\",\\n                  remainingLength,\\n                  static_cast<int>(options_->getBufferDistance() / dbUnits));\\n    if (options_->isVertexBuffersEnabled()) {\\n      const int vertexBufferLength\\n          = options_->getVertexBufferDistance() / (wireSegmentUnitInDbu * 2);\\n      logger_->info(\\n          CTS,\\n          22,\\n          \" Branch length for Vertex Buffer: {} units ({} um).\",\\n          vertexBufferLength,\\n          static_cast<int>(options_->getVertexBufferDistance() / dbUnits));\\n    }\\n  }\\n\\n  std::vector<std::pair<float, float>> topLevelSinks;\\n  std::vector<const ClockInst*> sinkInsts;\\n  initTopLevelSinks(topLevelSinks, sinkInsts);\\n\\n  const float maxDiameter\\n      = (options_->getMaxDiameter() * dbUnits) / wireSegmentUnit_;\\n\\n  preSinkClustering(\\n      topLevelSinks, sinkInsts, maxDiameter, options_->getSizeSinkClustering());\\n  if (topLevelSinks.size() <= min_clustering_sinks_\\n      || !(options_->getSinkClustering())) {\\n    Box<int> sinkRegionDbu = clock_.computeSinkRegion();\\n    logger_->info(CTS, 23, \" Original sink region: {}.\", sinkRegionDbu);\\n\\n    sinkRegion_ = sinkRegionDbu.normalize(1.0 / wireSegmentUnit_);\\n  } else {\\n    if (topLevelSinksClustered_.size() > 400\\n        && options_->getSinkClusteringLevels() > 0) {\\n      std::vector<std::pair<float, float>> secondLevelLocs;\\n      std::vector<const ClockInst*> secondLevelInsts;\\n      initSecondLevelSinks(secondLevelLocs, secondLevelInsts);\\n      preSinkClustering(secondLevelLocs,\\n                        secondLevelInsts,\\n                        maxDiameter * 4,\\n                        std::ceil(std::sqrt(options_->getSizeSinkClustering())),\\n                        true);\\n    }\\n    sinkRegion_ = clock_.computeSinkRegionClustered(topLevelSinksClustered_);\\n  }\\n  logger_->info(CTS, 24, \" Normalized sink region: {}.\", sinkRegion_);\\n  logger_->info(CTS, 25, \"    Width:  {:.4f}.\", sinkRegion_.getWidth());\\n  logger_->info(CTS, 26, \"    Height: {:.4f}.\", sinkRegion_.getHeight());\\n}\\n\\nvoid plotBlockage(std::ofstream& file, odb::dbDatabase* db_, int scalingFactor)\\n{\\n  unsigned i = 0;\\n  for (odb::dbBlockage* blockage : db_->getChip()->getBlock()->getBlockages()) {\\n    odb::dbBox* bbox = blockage->getBBox();\\n    int x = bbox->xMin() / scalingFactor;\\n    int y = bbox->yMin() / scalingFactor;\\n    int w = bbox->xMax() / scalingFactor - bbox->xMin() / scalingFactor;\\n    int h = bbox->yMax() / scalingFactor - bbox->yMin() / scalingFactor;\\n    file << i++ << \" \" << x << \" \" << y << \" \" << w << \" \" << h\\n         << \" block  scalingFactor=\";\\n    file << scalingFactor << \" \" << blockage->getId() << std::endl;\\n  }\\n}\\n\\n// distance from  legal_loc to original point and all the downstream sinks\\ndouble weightedDistance(const Point<double>& legal_loc,\\n                        const Point<double>& original_loc,\\n                        const std::vector<Point<double>>& sinks)\\n{\\n  double dist = 0;\\n  for (const Point<double>& sink : sinks) {\\n    dist += legal_loc.computeDist(sink);\\n    dist += legal_loc.computeDist(original_loc);\\n  }\\n  return dist;\\n}', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='Point<double> selectBestNewLocation(\\n    const Point<double>& original_loc,\\n    const std::vector<Point<double>>& legal_locations,\\n    const std::vector<Point<double>>& sinks)\\n{\\n  Point<double> ans = legal_locations.front();\\n  double minDist = weightedDistance(ans, original_loc, sinks);\\n  for (const Point<double>& x : legal_locations) {\\n    double d = weightedDistance(x, original_loc, sinks);\\n    if (d < minDist) {  // choose one of legal_locations that is closest to\\n                        // original_loc\\n      minDist = d;\\n      ans = x;\\n    }\\n  }\\n  return ans;\\n}\\n\\nvoid plotSinks(std::ofstream& file, const std::vector<Point<double>>& sinks)\\n{\\n  unsigned cnt = 0;\\n  for (const Point<double>& pt : sinks) {\\n    double x = pt.getX();\\n    double y = pt.getY();\\n    double w = 1;\\n    double h = 1;\\n    auto name = \"sink_\";\\n    file << cnt++ << \" \" << x << \" \" << y << \" \" << w << \" \" << h;\\n    file << \" \" << name << \" \" << std::endl;\\n  }\\n}\\n\\nunsigned HTreeBuilder::findSibling(LevelTopology& topology,\\n                                   unsigned i,\\n                                   unsigned par)\\n{\\n  for (unsigned idx = 0; idx < topology.getBranchingPointSize(); ++idx) {\\n    unsigned k = topology.getBranchingPointParentIdx(idx);\\n    if (idx != i && k == par) {\\n      return idx;\\n    }\\n  }\\n  return i;\\n}\\n\\nvoid scalePosition(Point<double>& loc,\\n                   const Point<double>& parLoc,\\n                   double leng,\\n                   double scale)\\n{\\n  double px = parLoc.getX();\\n  double py = parLoc.getY();\\n  double ax = loc.getX();\\n  double ay = loc.getY();\\n\\n  double d = loc.computeDist(parLoc);\\n  double x, y;\\n  if (d > 0) {  // yy8\\n    double delta = d * scale;\\n    double dx = ax - px;\\n    double dy = ay - py;\\n    dx += (dx > 0) ? delta : -delta;\\n    dy += (dy > 0) ? -delta : delta;\\n    double scale = leng / d;\\n    x = px + dx * scale;\\n    y = py + dy * scale;\\n  } else {\\n    x = px + leng / 2;\\n    y = py + leng / 2;\\n  }\\n  loc.setX(x);\\n  loc.setY(y);\\n}\\n\\nvoid setSiblingPosition(const Point<double>& a,\\n                        Point<double>& b,\\n                        const Point<double>& parLoc)\\n{\\n  double px = parLoc.getX();\\n  double py = parLoc.getY();\\n  double ax = a.getX();\\n  double ay = a.getY();\\n  double bx = 2 * px - ax;\\n  double by = 2 * py - ay;\\n  b.setX(bx);\\n  b.setY(by);\\n}\\n\\n// Balance the two branches on the very top level\\nvoid adjustToplevelTopology(Point<double>& a,\\n                            Point<double>& b,\\n                            const Point<double>& parLoc)\\n{\\n  double da = a.computeDist(parLoc);\\n  double db = b.computeDist(parLoc);\\n  if (da < db) {\\n    setSiblingPosition(a, b, parLoc);\\n  } else {\\n    setSiblingPosition(b, a, parLoc);\\n  }\\n}\\n\\nbool HTreeBuilder::moveAlongBlockageBoundary(const Point<double>& parentPoint,\\n                                             Point<double>& branchPoint,\\n                                             double x1,\\n                                             double y1,\\n                                             double x2,\\n                                             double y2)\\n{\\n  double px = parentPoint.getX();\\n  double py = parentPoint.getY();\\n  double bx = branchPoint.getX();\\n  double by = branchPoint.getY();\\n\\n  double dx = px - bx;\\n  double dy = py - by;', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='double dx = px - bx;\\n  double dy = py - by;\\n\\n  std::vector<Point<double>> points;\\n  if (dx == 0 || dy == 0) {  // vertical or horizontal\\n    points.emplace_back(bx, y1);\\n    points.emplace_back(bx, y2);\\n    points.emplace_back(x1, by);\\n    points.emplace_back(x2, by);\\n  } else {\\n    double m = dy / dx;\\n    points.emplace_back(x1, m * (x1 - bx) + by);  // y = m*(x-bx) + by\\n    points.emplace_back(x2, m * (x2 - bx) + by);\\n    points.emplace_back((y1 - by) / m + bx, y1);  // x = (y-by)/m + bx\\n    points.emplace_back((y2 - by) / m + bx, y2);\\n  }\\n  double d1 = parentPoint.computeDist(branchPoint);\\n  for (Point<double> u : points) {\\n    double d2 = u.computeDist(parentPoint) + u.computeDist(branchPoint);\\n    // TODO: only 2 out of 4 points remain on blockage boundary\\n    // Compute points such that they remain at the same distance to parentPoint\\n    // and intersect the blockage boundary.  Magic number 100000 should be\\n    // removed by making selection based on proximity to the original\\n    // branchPoint\\n    if (abs(d1 - d2) < d1 / 100000) {\\n      branchPoint.setX(u.getX());\\n      branchPoint.setY(u.getY());\\n      // clang-format off\\n      debugPrint(logger_, CTS, \"legalizer\", 1,\\n                 \"moveAlongBlockageBoundary: legalPoint {} is {} blockage ({:0.3f} {:0.3f}) ({:0.3f} {:0.3f})\",\\n\\t\\t u, isInsideBbox(u.getX(), u.getY(), x1, y1, x2, y2) ?\\n\\t\\t \"inside\" : \"outside\", x1, y1, x2, y2);\\n      // clang-format on\\n      return true;\\n    }\\n  }\\n\\n  return false;\\n}\\n\\nvoid findLegalPlacement(\\n    const Point<double>& pt,\\n    unsigned leng,\\n    double x1,\\n    double y1,\\n    double x2,\\n    double y2,\\n    std::vector<Point<double>>& points  // candidate new locations\\n)\\n{\\n  double px = pt.getX();\\n  double py = pt.getY();\\n  std::vector<Point<double>> temp;\\n  for (int i = 0; i < 2; ++i) {\\n    double x = (i == 0) ? x1 : x2;\\n    double y = (i == 0) ? y1 : y2;\\n    double dx = leng - abs(px - x);\\n    double dy = leng - abs(py - y);\\n    if (x >= px - leng && x <= px + leng) {\\n      temp.emplace_back(x, py + dx);\\n      temp.emplace_back(x, py - dx);\\n    }\\n    if (y >= py - leng && y <= py + leng) {\\n      temp.emplace_back(px + dy, y);\\n      temp.emplace_back(px - dy, y);\\n    }\\n  }\\n  for (Point<double>& tt : temp) {\\n    double x = tt.getX();\\n    double y = tt.getY();\\n    if (x >= x1 && x <= x2 && y >= y1 && y <= y2) {\\n      points.emplace_back(x, y);\\n    }\\n  }\\n  if (points.empty()) {\\n    points.emplace_back(px - leng, py);\\n    points.emplace_back(px + leng, py);\\n    points.emplace_back(px, py + leng);\\n    points.emplace_back(px, py - leng);\\n\\n    const double leng2 = leng / 2.0;\\n    points.emplace_back(px - leng2, py + leng2);\\n    points.emplace_back(px + leng2, py + leng2);\\n    points.emplace_back(px - leng2, py - leng2);\\n    points.emplace_back(px + leng2, py - leng2);\\n  }\\n}\\n\\nvoid HTreeBuilder::legalizeDummy()\\n{\\n  Point<double> topLevelBufferLoc = sinkRegion_.computeCenter();\\n  for (int levelIdx = 0; levelIdx < topologyForEachLevel_.size(); ++levelIdx) {\\n    LevelTopology& topology = topologyForEachLevel_[levelIdx];\\n\\n    for (unsigned idx = 0; idx < topology.getBranchingPointSize(); ++idx) {\\n      Point<double>& branchPoint = topology.getBranchingPoint(idx);\\n      unsigned parentIdx = topology.getBranchingPointParentIdx(idx);\\n\\n      Point<double> parentPoint\\n          = (levelIdx == 0)\\n                ? topLevelBufferLoc\\n                : topologyForEachLevel_[levelIdx - 1].getBranchingPoint(\\n                    parentIdx);\\n\\n      const std::vector<Point<double>>& sinks\\n          = topology.getBranchSinksLocations(idx);\\n\\n      double leng = topology.getLength();\\n      Point<double>& sibLoc = findSiblingLoc(topology, idx, parentIdx);\\n\\n      double d1 = branchPoint.computeDist(sibLoc);\\n      double d2 = branchPoint.computeDist(parentPoint);\\n      bool overlap = d1 == 0 || d2 == 0;\\n      bool dummy = sinks.empty();  // dummy buffers drive no sinks', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// not important, can be removed later?\\n      if (dummy) {\\n        setSiblingPosition(sibLoc, branchPoint, parentPoint);\\n        scalePosition(branchPoint, parentPoint, leng, 0.1);\\n      } else if (overlap) {\\n        scalePosition(branchPoint, parentPoint, leng, 0.1);\\n      } else {\\n        continue;\\n      }\\n\\n      double x1, y1, x2, y2;\\n      int scalingFactor = wireSegmentUnit_;\\n      if (findBlockage(branchPoint, scalingFactor, x1, y1, x2, y2)) {\\n        Point<double> legalBranchPoint(branchPoint);\\n        std::vector<Point<double>> legal_locations;\\n        findLegalPlacement(parentPoint, leng, x1, y1, x2, y2, legal_locations);\\n        legalBranchPoint\\n            = selectBestNewLocation(branchPoint, legal_locations, sinks);\\n\\n        double d = legalBranchPoint.computeDist(parentPoint);\\n        // clang-format off\\n        debugPrint(logger_, CTS, \"legalizer\", 1,\\n            \"legalizeDummy level index {}: {}->{} d={:0.3f}, leng={:0.3f}, ratio={:0.3f}\",\\n            levelIdx, branchPoint, legalBranchPoint, d, leng, d / leng);\\n        // clang-format on\\n        branchPoint.setX(legalBranchPoint.getX());\\n        branchPoint.setY(legalBranchPoint.getY());\\n      }\\n    }\\n  }\\n}\\n\\nvoid HTreeBuilder::legalize()\\n{\\n  Point<double> topLevelBufferLoc = sinkRegion_.computeCenter();\\n  for (int levelIdx = 0; levelIdx < topologyForEachLevel_.size(); ++levelIdx) {\\n    LevelTopology& topology = topologyForEachLevel_[levelIdx];\\n\\n    for (unsigned idx = 0; idx < topology.getBranchingPointSize(); ++idx) {\\n      // idx is the buffer id at level levelIdx\\n      Point<double>& branchPoint = topology.getBranchingPoint(idx);\\n      unsigned parentIdx = topology.getBranchingPointParentIdx(idx);\\n\\n      Point<double> parentPoint\\n          = (levelIdx == 0)\\n                ? topLevelBufferLoc\\n                : topologyForEachLevel_[levelIdx - 1].getBranchingPoint(\\n                    parentIdx);\\n\\n      const std::vector<Point<double>>& sinks\\n          = topology.getBranchSinksLocations(idx);\\n\\n      double leng = topology.getLength();\\n\\n      int scalingFactor = wireSegmentUnit_;\\n      double x1, y1, x2, y2;\\n      if (findBlockage(branchPoint, scalingFactor, x1, y1, x2, y2)) {\\n        Point<double> legalBranchPoint(branchPoint);\\n        if (levelIdx == 0) {\\n          (void) moveAlongBlockageBoundary(\\n              parentPoint, legalBranchPoint, x1, y1, x2, y2);\\n          // clang-format off\\n          debugPrint(logger_, CTS, \"legalizer\", 1,\\n                     \"  moveAlongBlockageBoundary for level 0 buffer:{} => {}\",\\n                     branchPoint, legalBranchPoint);\\n          // clang-format on\\n        } else {\\n          if (levelIdx == 1) {\\n            leng = branchPoint.computeDist(parentPoint);\\n            topology.setLength(leng);\\n          }\\n          std::vector<Point<double>> points;\\n          // find all the possible locations off the blockage\\n          findLegalPlacement(parentPoint, leng, x1, y1, x2, y2, points);\\n          // choose the best new location\\n          legalBranchPoint = selectBestNewLocation(branchPoint, points, sinks);\\n          // clang-format off\\n          debugPrint(logger_, CTS, \"legalizer\", 1,\\n\\t\\t     \"selectBestNewLocation point {} is {} blockage ({:0.3f} {:0.3f}) ({:0.3f} {:0.3f})\",\\n\\t\\t     legalBranchPoint,\\n\\t\\t     isInsideBbox(legalBranchPoint.getX(),\\n\\t\\t\\t\\t  legalBranchPoint.getY(),\\n\\t\\t\\t\\t  x1, y1, x2, y2)? \"inside\" : \"outside\", \\n\\t\\t     x1, y1, x2, y2);\\n          debugPrint(logger_, CTS, \"legalizer\", 1,\\n                     \"  selectBestNewLocation for level 1 buffer: {} => {}\",\\n                     branchPoint, legalBranchPoint);\\n          // clang-format on\\n        }\\n        // update branchPoint\\n        branchPoint.setX(legalBranchPoint.getX());\\n        branchPoint.setY(legalBranchPoint.getY());\\n      }\\n    }\\n  }\\n\\n  // \"further\" optimize the location of the \"dummy\" buffers that drive\\n  // no sinks (still needed?)\\n  legalizeDummy();\\n}', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// \"further\" optimize the location of the \"dummy\" buffers that drive\\n  // no sinks (still needed?)\\n  legalizeDummy();\\n}\\n\\nvoid HTreeBuilder::run()\\n{\\n  logger_->info(\\n      CTS, 27, \"Generating H-Tree topology for net {}.\", clock_.getName());\\n  logger_->info(CTS, 28, \" Total number of sinks: {}.\", clock_.getNumSinks());\\n  if (options_->getSinkClustering()) {\\n    if (options_->getSinkClusteringUseMaxCap()) {\\n      logger_->info(\\n          CTS, 90, \" Sinks will be clustered based on buffer max cap.\");\\n    } else {\\n      logger_->info(CTS,\\n                    29,\\n                    \" Sinks will be clustered in groups of up to {} and with \"\\n                    \"maximum cluster diameter of {:.1f} um.\",\\n                    options_->getSizeSinkClustering(),\\n                    options_->getMaxDiameter());\\n    }\\n  }\\n  logger_->info(\\n      CTS, 30, \" Number of static layers: {}.\", options_->getNumStaticLayers());\\n\\n  clockTreeMaxDepth_ = options_->getClockTreeMaxDepth();\\n  minInputCap_ = techChar_->getActualMinInputCap();\\n  numMaxLeafSinks_ = options_->getNumMaxLeafSinks();\\n  minLengthSinkRegion_ = techChar_->getMinSegmentLength() * 2;\\n\\n  initSinkRegion();\\n\\n  for (int level = 1; level <= clockTreeMaxDepth_; ++level) {\\n    const unsigned numSinksPerSubRegion\\n        = computeNumberOfSinksPerSubRegion(level);\\n    double regionWidth, regionHeight;\\n    computeSubRegionSize(level, regionWidth, regionHeight);\\n\\n    if (isSubRegionTooSmall(regionWidth, regionHeight)) {\\n      if (options_->isFakeLutEntriesEnabled()) {\\n        const unsigned minIndex = 1;\\n        techChar_->createFakeEntries(minLengthSinkRegion_, minIndex);\\n        minLengthSinkRegion_ = 1;\\n      } else {\\n        logger_->info(\\n            CTS,\\n            31,\\n            \" Stop criterion found. Min length of sink region is ({}).\",\\n            minLengthSinkRegion_);\\n        break;\\n      }\\n    }\\n\\n    computeLevelTopology(level, regionWidth, regionHeight);\\n\\n    if (isNumberOfSinksTooSmall(numSinksPerSubRegion)) {\\n      logger_->info(CTS,\\n                    32,\\n                    \" Stop criterion found. Max number of sinks is {}.\",\\n                    numMaxLeafSinks_);\\n      break;\\n    }\\n  }\\n\\n  if (topologyForEachLevel_.empty()) {\\n    createSingleBufferClockNet();\\n    treeBufLevels_++;\\n    return;\\n  }\\n\\n  clock_.setMaxLevel(topologyForEachLevel_.size());\\n\\n  if (options_->getPlotSolution()\\n      || logger_->debugCheck(utl::CTS, \"HTree\", 2)) {\\n    plotSolution();\\n  }\\n\\n  if (CtsObserver* observer = options_->getObserver()) {\\n    observer->initializeWithClock(this, clock_);\\n  }\\n\\n  if (options_->getObstructionAware()) {\\n    legalize();\\n  }\\n  createClockSubNets();\\n  // clang-format off\\n  debugPrint(logger_, CTS, \"legalizer\", 3, \"Htree file {} has been generated\",\\n             plotHTree());\\n  debugPrint(logger_, CTS, \"legalizer\", 3,\\n\\t     \"Run \\'obsAwareCts.py cts.clk.buffer\\' to produce cts.clk.buffer.png\");\\n  // clang-format on\\n}\\n\\nstd::string HTreeBuilder::plotHTree()\\n{\\n  auto name = std::string(\"cts.\") + clock_.getName() + \".buffer\";\\n  std::ofstream file(name);\\n\\n  plotBlockage(file, db_, wireSegmentUnit_);\\n\\n  Point<double> topLevelBufferLoc = sinkRegion_.computeCenter();\\n\\n  for (int levelIdx = 0; levelIdx < topologyForEachLevel_.size(); ++levelIdx) {\\n    LevelTopology& topology = topologyForEachLevel_[levelIdx];\\n\\n    topology.forEachBranchingPoint(\\n        [&](unsigned idx, Point<double> branchPoint) {\\n          unsigned parentIdx = topology.getBranchingPointParentIdx(idx);\\n\\n          Point<double> parentPoint\\n              = (levelIdx == 0)\\n                    ? topLevelBufferLoc\\n                    : topologyForEachLevel_[levelIdx - 1].getBranchingPoint(\\n                        parentIdx);\\n\\n          const std::vector<Point<double>>& sinks\\n              = topology.getBranchSinksLocations(idx);\\n\\n          plotSinks(file, sinks);', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='const std::vector<Point<double>>& sinks\\n              = topology.getBranchSinksLocations(idx);\\n\\n          plotSinks(file, sinks);\\n\\n          double x1 = parentPoint.getX();\\n          double y1 = parentPoint.getY();\\n          double x2 = branchPoint.getX();\\n          double y2 = branchPoint.getY();\\n          std::string name = \"buffer\";\\n          file << levelIdx << \" \" << x1 << \" \" << y1 << \" \" << x2 << \" \" << y2;\\n          file << \" \" << name << std::endl;\\n        });\\n  }\\n\\n  LevelTopology& leafTopology = topologyForEachLevel_.back();\\n  unsigned numSinks = 0;\\n  leafTopology.forEachBranchingPoint(\\n      [&](unsigned idx, Point<double> branchPoint) {\\n        double px = branchPoint.getX();\\n        double py = branchPoint.getY();\\n\\n        const std::vector<Point<double>>& sinkLocs\\n            = leafTopology.getBranchSinksLocations(idx);\\n\\n        for (const Point<double>& loc : sinkLocs) {\\n          auto name2 = mapLocationToSink_[loc]->getName();\\n\\n          file << numSinks << \" \" << loc.getX() << \" \" << loc.getY();\\n          file << \" \" << px << \" \" << py << \" leafbuffer \" << name2;\\n          file << \" z=\" << wireSegmentUnit_ << std::endl;\\n          ++numSinks;\\n        }\\n      });\\n  file.close();\\n  return name;\\n}\\n\\nunsigned HTreeBuilder::computeNumberOfSinksPerSubRegion(\\n    const unsigned level) const\\n{\\n  unsigned totalNumSinks = 0;\\n  if (clock_.getNumSinks() > min_clustering_sinks_\\n      && options_->getSinkClustering()) {\\n    totalNumSinks = topLevelSinksClustered_.size();\\n  } else {\\n    totalNumSinks = clock_.getNumSinks();\\n  }\\n  const unsigned numRoots = std::pow(2, level);\\n  const double numSinksPerRoot = (double) totalNumSinks / numRoots;\\n  return std::ceil(numSinksPerRoot);\\n}\\n\\nvoid HTreeBuilder::computeSubRegionSize(const unsigned level,\\n                                        double& width,\\n                                        double& height) const\\n{\\n  unsigned gridSizeX = 0;\\n  unsigned gridSizeY = 0;\\n  if (isVertical(1)) {\\n    gridSizeY = computeGridSizeX(level);\\n    gridSizeX = computeGridSizeY(level);\\n  } else {\\n    gridSizeX = computeGridSizeX(level);\\n    gridSizeY = computeGridSizeY(level);\\n  }\\n  width = sinkRegion_.getWidth() / gridSizeX;\\n  height = sinkRegion_.getHeight() / gridSizeY;\\n}\\n\\nvoid HTreeBuilder::computeLevelTopology(const unsigned level,\\n                                        const double width,\\n                                        const double height)\\n{\\n  const unsigned numSinksPerSubRegion = computeNumberOfSinksPerSubRegion(level);\\n  logger_->report(\" Level {}\", level);\\n  logger_->report(\"    Direction: {}\",\\n                  (isVertical(level)) ? (\"Vertical\") : (\"Horizontal\"));\\n  logger_->report(\"    Sinks per sub-region: {}\", numSinksPerSubRegion);\\n  logger_->report(\"    Sub-region size: {:.4f} X {:.4f}\", width, height);\\n\\n  const unsigned minLength = minLengthSinkRegion_;\\n  const unsigned clampedMinLength = std::max(minLength, 1u);\\n\\n  unsigned segmentLength\\n      = std::round(width / (double) clampedMinLength) * minLength / 2;\\n\\n  if (isVertical(level)) {\\n    segmentLength\\n        = std::round(height / (double) clampedMinLength) * minLength / 2;\\n  }\\n  segmentLength = std::max<unsigned>(segmentLength, 1);\\n\\n  LevelTopology topology(segmentLength);\\n\\n  logger_->info(CTS, 34, \"    Segment length (rounded): {}.\", segmentLength);\\n\\n  const int vertexBufferLength\\n      = options_->getVertexBufferDistance() / (techChar_->getLengthUnit() * 2);\\n  int remainingLength\\n      = options_->getBufferDistance() / (techChar_->getLengthUnit());\\n  unsigned inputCap = minInputCap_;\\n  unsigned inputSlew = 1;\\n  if (level > 1) {\\n    const LevelTopology& previousLevel = topologyForEachLevel_[level - 2];\\n    inputCap = previousLevel.getOutputCap();\\n    inputSlew = previousLevel.getOutputSlew();\\n    remainingLength = previousLevel.getRemainingLength();\\n  }', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='const unsigned SLEW_THRESHOLD = options_->getMaxSlew();\\n  const unsigned INIT_TOLERANCE = 1;\\n  unsigned length = 0;\\n  for (int charSegLength = techChar_->getMaxSegmentLength(); charSegLength >= 1;\\n       --charSegLength) {\\n    const unsigned numWires = (segmentLength - length) / charSegLength;\\n\\n    if (numWires >= 1) {\\n      for (int wireCount = 0; wireCount < numWires; ++wireCount) {\\n        unsigned outCap = 0, outSlew = 0;\\n        unsigned key = 0;\\n        if (options_->isSimpleSegmentEnabled()) {\\n          remainingLength -= charSegLength;\\n\\n          if (segmentLength >= vertexBufferLength && (wireCount + 1 >= numWires)\\n              && options_->isVertexBuffersEnabled()) {\\n            remainingLength = 0;\\n            key = computeMinDelaySegment(charSegLength,\\n                                         inputSlew,\\n                                         inputCap,\\n                                         SLEW_THRESHOLD,\\n                                         INIT_TOLERANCE,\\n                                         outSlew,\\n                                         outCap,\\n                                         true,\\n                                         remainingLength);\\n            remainingLength\\n                += options_->getBufferDistance() / (techChar_->getLengthUnit());\\n          } else {\\n            if (remainingLength <= 0) {\\n              key = computeMinDelaySegment(charSegLength,\\n                                           inputSlew,\\n                                           inputCap,\\n                                           SLEW_THRESHOLD,\\n                                           INIT_TOLERANCE,\\n                                           outSlew,\\n                                           outCap,\\n                                           true,\\n                                           remainingLength);\\n              remainingLength += options_->getBufferDistance()\\n                                 / (techChar_->getLengthUnit());\\n            } else {\\n              key = computeMinDelaySegment(charSegLength,\\n                                           inputSlew,\\n                                           inputCap,\\n                                           SLEW_THRESHOLD,\\n                                           INIT_TOLERANCE,\\n                                           outSlew,\\n                                           outCap,\\n                                           false,\\n                                           remainingLength);\\n            }\\n          }\\n        } else {\\n          key = computeMinDelaySegment(charSegLength,\\n                                       inputSlew,\\n                                       inputCap,\\n                                       SLEW_THRESHOLD,\\n                                       INIT_TOLERANCE,\\n                                       outSlew,\\n                                       outCap);\\n        }\\n\\n        if (key == std::numeric_limits<unsigned>::max()) {\\n          // No tech char entry found.\\n          continue;\\n        }\\n\\n        length += charSegLength;\\n        techChar_->reportSegment(key);\\n\\n        inputCap = std::max(outCap, minInputCap_);\\n        inputSlew = outSlew;\\n        topology.addWireSegment(key);\\n        topology.setRemainingLength(remainingLength);\\n      }\\n\\n      if (length == segmentLength) {\\n        break;\\n      }\\n    }\\n  }\\n\\n  topology.setOutputSlew(inputSlew);\\n  topology.setOutputCap(inputCap);\\n\\n  computeBranchingPoints(level, topology);\\n  topologyForEachLevel_.push_back(topology);\\n}\\n\\nunsigned HTreeBuilder::computeMinDelaySegment(const unsigned length) const\\n{\\n  unsigned minKey = std::numeric_limits<unsigned>::max();\\n  unsigned minDelay = std::numeric_limits<unsigned>::max();', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='unsigned HTreeBuilder::computeMinDelaySegment(const unsigned length) const\\n{\\n  unsigned minKey = std::numeric_limits<unsigned>::max();\\n  unsigned minDelay = std::numeric_limits<unsigned>::max();\\n\\n  techChar_->forEachWireSegment(\\n      length, 1, 1, [&](unsigned key, const WireSegment& seg) {\\n        if (!seg.isBuffered()) {\\n          return;\\n        }\\n        if (seg.getDelay() < minDelay) {\\n          minKey = key;\\n          minDelay = seg.getDelay();\\n        }\\n      });\\n\\n  return minKey;\\n}\\n\\nunsigned HTreeBuilder::computeMinDelaySegment(const unsigned length,\\n                                              const unsigned inputSlew,\\n                                              const unsigned inputCap,\\n                                              const unsigned slewThreshold,\\n                                              const unsigned tolerance,\\n                                              unsigned& outputSlew,\\n                                              unsigned& outputCap) const\\n{\\n  unsigned minKey = std::numeric_limits<unsigned>::max();\\n  unsigned minDelay = std::numeric_limits<unsigned>::max();\\n  unsigned minBufKey = std::numeric_limits<unsigned>::max();\\n  unsigned minBufDelay = std::numeric_limits<unsigned>::max();\\n\\n  for (int load = 1; load <= techChar_->getMaxCapacitance(); ++load) {\\n    for (int outSlew = 1; outSlew <= techChar_->getMaxSlew(); ++outSlew) {\\n      techChar_->forEachWireSegment(\\n          length, load, outSlew, [&](unsigned key, const WireSegment& seg) {\\n            if (std::abs((int) seg.getInputCap() - (int) inputCap) > tolerance\\n                || std::abs((int) seg.getInputSlew() - (int) inputSlew)\\n                       > tolerance) {\\n              return;\\n            }\\n\\n            if (seg.getDelay() < minDelay) {\\n              minDelay = seg.getDelay();\\n              minKey = key;\\n            }\\n\\n            if (seg.isBuffered() && seg.getDelay() < minBufDelay) {\\n              minBufDelay = seg.getDelay();\\n              minBufKey = key;\\n            }\\n          });\\n    }\\n  }\\n\\n  const unsigned MAX_TOLERANCE = 10;\\n  if (inputSlew >= slewThreshold) {\\n    if (minBufKey < std::numeric_limits<unsigned>::max()) {\\n      const WireSegment& bestBufSegment = techChar_->getWireSegment(minBufKey);\\n      outputSlew = bestBufSegment.getOutputSlew();\\n      outputCap = bestBufSegment.getLoad();\\n      return minBufKey;\\n    }\\n    if (tolerance < MAX_TOLERANCE) {\\n      // Increasing tolerance\\n      return computeMinDelaySegment(length,\\n                                    inputSlew,\\n                                    inputCap,\\n                                    slewThreshold,\\n                                    tolerance + 1,\\n                                    outputSlew,\\n                                    outputCap);\\n    }\\n  }\\n\\n  if (minKey == std::numeric_limits<unsigned>::max()) {\\n    if (tolerance >= MAX_TOLERANCE) {\\n      return minKey;\\n    }\\n    // Increasing tolerance\\n    return computeMinDelaySegment(length,\\n                                  inputSlew,\\n                                  inputCap,\\n                                  slewThreshold,\\n                                  tolerance + 1,\\n                                  outputSlew,\\n                                  outputCap);\\n  }\\n\\n  const WireSegment& bestSegment = techChar_->getWireSegment(minKey);\\n  outputSlew = std::max((unsigned) bestSegment.getOutputSlew(), inputSlew + 1);\\n  outputCap = bestSegment.getLoad();\\n\\n  return minKey;\\n}', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='return minKey;\\n}\\n\\nunsigned HTreeBuilder::computeMinDelaySegment(const unsigned length,\\n                                              const unsigned inputSlew,\\n                                              const unsigned inputCap,\\n                                              const unsigned slewThreshold,\\n                                              const unsigned tolerance,\\n                                              unsigned& outputSlew,\\n                                              unsigned& outputCap,\\n                                              const bool forceBuffer,\\n                                              const int expectedLength) const\\n{\\n  unsigned minKey = std::numeric_limits<unsigned>::max();\\n  unsigned minDelay = std::numeric_limits<unsigned>::max();\\n  unsigned minBufKey = std::numeric_limits<unsigned>::max();\\n  unsigned minBufDelay = std::numeric_limits<unsigned>::max();\\n  unsigned minBufKeyFallback = std::numeric_limits<unsigned>::max();\\n  unsigned minDelayFallback = std::numeric_limits<unsigned>::max();\\n\\n  for (int load = 1; load <= techChar_->getMaxCapacitance(); ++load) {\\n    for (int outSlew = 1; outSlew <= techChar_->getMaxSlew(); ++outSlew) {\\n      techChar_->forEachWireSegment(\\n          length, load, outSlew, [&](unsigned key, const WireSegment& seg) {\\n            // Same as the other functions, however, forces a segment\\n            // to have a buffer in a specific location.\\n            const unsigned normalLength = length;\\n            if (!seg.isBuffered() && seg.getDelay() < minDelay) {\\n              minDelay = seg.getDelay();\\n              minKey = key;\\n            }\\n            if (seg.isBuffered() && seg.getDelay() < minBufDelay\\n                && seg.getNumBuffers() == 1) {\\n              // If buffer is in the range of 10% of the expected location, save\\n              // its key.\\n              if (seg.getBufferLocation(0)\\n                      > ((((double) normalLength + (double) expectedLength)\\n                          / (double) normalLength)\\n                         * 0.9)\\n                  && seg.getBufferLocation(0)\\n                         < ((((double) normalLength + (double) expectedLength)\\n                             / (double) normalLength)\\n                            * 1.1)) {\\n                minBufDelay = seg.getDelay();\\n                minBufKey = key;\\n              }\\n              if (seg.getDelay() < minDelayFallback) {\\n                minDelayFallback = seg.getDelay();\\n                minBufKeyFallback = key;\\n              }\\n            }\\n          });\\n    }\\n  }\\n\\n  if (forceBuffer) {\\n    if (minBufKey != std::numeric_limits<unsigned>::max()) {\\n      return minBufKey;\\n    }\\n\\n    if (minBufKeyFallback != std::numeric_limits<unsigned>::max()) {\\n      return minBufKeyFallback;\\n    }\\n  }\\n\\n  return minKey;\\n}\\n\\nvoid HTreeBuilder::computeBranchingPoints(const unsigned level,\\n                                          LevelTopology& topology)\\n{\\n  if (level == 1) {\\n    const Point<double> clockRoot(sinkRegion_.computeCenter());\\n    Point<double> low(clockRoot);\\n    Point<double> high(clockRoot);\\n    if (isHorizontal(level)) {\\n      low.setX(low.getX() - topology.getLength());\\n      high.setX(high.getX() + topology.getLength());\\n    } else {\\n      low.setY(low.getY() - topology.getLength());\\n      high.setY(high.getY() + topology.getLength());\\n    }\\n    const unsigned branchPtIdx1\\n        = topology.addBranchingPoint(low, LevelTopology::NO_PARENT);\\n    const unsigned branchPtIdx2\\n        = topology.addBranchingPoint(high, LevelTopology::NO_PARENT);\\n\\n    refineBranchingPointsWithClustering(topology,\\n                                        level,\\n                                        branchPtIdx1,\\n                                        branchPtIdx2,\\n                                        clockRoot,\\n                                        topLevelSinksClustered_);\\n    return;\\n  }', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='LevelTopology& parentTopology = topologyForEachLevel_[level - 2];\\n  parentTopology.forEachBranchingPoint(\\n      [&](unsigned idx, Point<double> clockRoot) {\\n        Point<double> low(clockRoot);\\n        Point<double> high(clockRoot);\\n        if (isHorizontal(level)) {\\n          low.setX(low.getX() - topology.getLength());\\n          high.setX(high.getX() + topology.getLength());\\n        } else {\\n          low.setY(low.getY() - topology.getLength());\\n          high.setY(high.getY() + topology.getLength());\\n        }\\n        const unsigned branchPtIdx1 = topology.addBranchingPoint(low, idx);\\n        const unsigned branchPtIdx2 = topology.addBranchingPoint(high, idx);\\n\\n        std::vector<std::pair<float, float>> sinks;\\n        computeBranchSinks(parentTopology, idx, sinks);\\n        refineBranchingPointsWithClustering(\\n            topology, level, branchPtIdx1, branchPtIdx2, clockRoot, sinks);\\n      });\\n}\\n\\nvoid HTreeBuilder::initTopLevelSinks(\\n    std::vector<std::pair<float, float>>& sinkLocations,\\n    std::vector<const ClockInst*>& sinkInsts)\\n{\\n  sinkLocations.clear();\\n  clock_.forEachSink([&](const ClockInst& sink) {\\n    sinkLocations.emplace_back((float) sink.getX() / wireSegmentUnit_,\\n                               (float) sink.getY() / wireSegmentUnit_);\\n    sinkInsts.emplace_back(&sink);\\n  });\\n}\\n\\nvoid HTreeBuilder::initSecondLevelSinks(\\n    std::vector<std::pair<float, float>>& sinkLocations,\\n    std::vector<const ClockInst*>& sinkInsts)\\n{\\n  sinkLocations.clear();\\n  for (const auto& buf : topLevelSinksClustered_) {\\n    sinkLocations.emplace_back(buf.first, buf.second);\\n    const Point<double> bufPos(buf.first, buf.second);\\n    sinkInsts.emplace_back(mapLocationToSink_[bufPos]);\\n  }\\n}\\n\\nvoid HTreeBuilder::computeBranchSinks(\\n    const LevelTopology& topology,\\n    const unsigned branchIdx,\\n    std::vector<std::pair<float, float>>& sinkLocations) const\\n{\\n  sinkLocations.clear();\\n  for (const Point<double>& point :\\n       topology.getBranchSinksLocations(branchIdx)) {\\n    sinkLocations.emplace_back(point.getX(), point.getY());\\n  }\\n}\\n\\nvoid HTreeBuilder::refineBranchingPointsWithClustering(\\n    LevelTopology& topology,\\n    const unsigned level,\\n    const unsigned branchPtIdx1,\\n    const unsigned branchPtIdx2,\\n    const Point<double>& rootLocation,\\n    const std::vector<std::pair<float, float>>& sinks)\\n{\\n  CKMeans::Clustering clusteringEngine(\\n      sinks, rootLocation.getX(), rootLocation.getY(), logger_);\\n\\n  Point<double>& branchPt1 = topology.getBranchingPoint(branchPtIdx1);\\n  Point<double>& branchPt2 = topology.getBranchingPoint(branchPtIdx2);\\n#ifndef NDEBUG\\n  const double targetDist = branchPt2.computeDist(rootLocation);\\n#endif\\n\\n  std::vector<std::pair<float, float>> means;\\n  means.emplace_back(branchPt1.getX(), branchPt1.getY());\\n  means.emplace_back(branchPt2.getX(), branchPt2.getY());\\n\\n  const unsigned cap\\n      = (unsigned) (sinks.size() * options_->getClusteringCapacity());\\n  clusteringEngine.iterKmeans(\\n      1, means.size(), cap, 5, options_->getClusteringPower(), means);\\n\\n  if (((int) options_->getNumStaticLayers() - (int) level) < 0) {\\n    branchPt1 = Point<double>(means[0].first, means[0].second);\\n    branchPt2 = Point<double>(means[1].first, means[1].second);\\n  }', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (((int) options_->getNumStaticLayers() - (int) level) < 0) {\\n    branchPt1 = Point<double>(means[0].first, means[0].second);\\n    branchPt2 = Point<double>(means[1].first, means[1].second);\\n  }\\n\\n  std::vector<std::vector<unsigned>> clusters;\\n  clusteringEngine.getClusters(clusters);\\n  unsigned movedSinks = 0;\\n  const double errorFactor = 1.2;\\n  for (int clusterIdx = 0; clusterIdx < clusters.size(); ++clusterIdx) {\\n    for (int elementIdx = 0; elementIdx < clusters[clusterIdx].size();\\n         ++elementIdx) {\\n      const unsigned sinkIdx = clusters[clusterIdx][elementIdx];\\n      const Point<double> sinkLoc(sinks[sinkIdx].first, sinks[sinkIdx].second);\\n      const double dist = clusterIdx == 0 ? branchPt1.computeDist(sinkLoc)\\n                                          : branchPt2.computeDist(sinkLoc);\\n      const double distOther = clusterIdx == 0 ? branchPt2.computeDist(sinkLoc)\\n                                               : branchPt1.computeDist(sinkLoc);\\n      if (clusterIdx == 0) {\\n        topology.addSinkToBranch(branchPtIdx1, sinkLoc);\\n      } else {\\n        topology.addSinkToBranch(branchPtIdx2, sinkLoc);\\n      }\\n\\n      if (dist >= distOther * errorFactor) {\\n        movedSinks++;\\n      }\\n    }\\n  }\\n\\n  if (movedSinks > 0) {\\n    logger_->report(\" Out of {} sinks, {} sinks closer to other cluster.\",\\n                    sinks.size(),\\n                    movedSinks);\\n  }\\n\\n  assert(std::abs(branchPt1.computeDist(rootLocation) - targetDist) < 0.001\\n         && std::abs(branchPt2.computeDist(rootLocation) - targetDist) < 0.001);\\n}\\n\\nvoid HTreeBuilder::createClockSubNets()\\n{\\n  Point<double> center = sinkRegion_.computeCenter();\\n  Point<double> legalCenter\\n      = legalizeOneBuffer(center, options_->getRootBuffer());\\n  const int centerX = legalCenter.getX() * wireSegmentUnit_;\\n  const int centerY = legalCenter.getY() * wireSegmentUnit_;\\n\\n  ClockInst& rootBuffer = clock_.addClockBuffer(\\n      \"clkbuf_0\", options_->getRootBuffer(), centerX, centerY);\\n\\n  if (center != legalCenter) {\\n    // clang-format off\\n    debugPrint(logger_, CTS, \"legalizer\", 2,\\n\\t       \"createClockSubNets legalizeOneBuffer clkbuf_0: {} => {}\",\\n\\t       center, legalCenter);\\n    // clang-format on\\n  }\\n\\n  addTreeLevelBuffer(&rootBuffer);\\n  Clock::SubNet& rootClockSubNet = clock_.addSubNet(\"clknet_0\");\\n  rootClockSubNet.addInst(rootBuffer);\\n  treeBufLevels_++;\\n\\n  // First level...\\n  LevelTopology& topLevelTopology = topologyForEachLevel_[0];\\n  bool isFirstPoint = true;\\n  topLevelTopology.forEachBranchingPoint([&](unsigned idx,\\n                                             Point<double> branchPoint) {\\n    Point<double> legalBranchPoint\\n        = legalizeOneBuffer(branchPoint, options_->getRootBuffer());\\n    if (branchPoint != legalBranchPoint) {\\n      // clang-format off\\n      debugPrint(logger_, CTS, \"legalizer\", 2, \\n\\t\\t \"createClockSubNets first level legalizeOneBuffer before \"\\n\\t\\t \"SegmentBuilder::builder clk_buf_1_{}_ : {} => {}\",\\n\\t\\t std::to_string(idx), branchPoint, legalBranchPoint);\\n      // clang-format on\\n    }', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='SegmentBuilder builder(\"clkbuf_1_\" + std::to_string(idx) + \"_\",\\n                           \"clknet_1_\" + std::to_string(idx) + \"_\",\\n                           legalCenter,  // center may have moved, don\\'t use\\n                                         // sinkRegion_.computeCenter()\\n                           legalBranchPoint,\\n                           topLevelTopology.getWireSegments(),\\n                           clock_,\\n                           rootClockSubNet,\\n                           *techChar_,\\n                           wireSegmentUnit_,\\n                           this);\\n    if (!options_->getTreeBuffer().empty()) {\\n      builder.build(options_->getTreeBuffer());\\n    } else {\\n      builder.build();\\n    }\\n    if (topologyForEachLevel_.size() == 1) {\\n      builder.forceBufferInSegment(options_->getRootBuffer());\\n    }\\n    if (isFirstPoint) {\\n      treeBufLevels_ += builder.getNumBufferLevels();\\n      isFirstPoint = false;\\n    }\\n    topLevelTopology.setBranchDrivingSubNet(idx, *builder.getDrivingSubNet());\\n  });\\n\\n  // Others...\\n  for (int levelIdx = 1; levelIdx < topologyForEachLevel_.size(); ++levelIdx) {\\n    LevelTopology& topology = topologyForEachLevel_[levelIdx];\\n    isFirstPoint = true;\\n    topology.forEachBranchingPoint([&](unsigned idx,\\n                                       Point<double> branchPoint) {\\n      unsigned parentIdx = topology.getBranchingPointParentIdx(idx);\\n      LevelTopology& parentTopology = topologyForEachLevel_[levelIdx - 1];\\n      Point<double> parentPoint = parentTopology.getBranchingPoint(parentIdx);\\n\\n      Point<double> legalBranchPoint\\n          = legalizeOneBuffer(branchPoint, options_->getRootBuffer());\\n      if (branchPoint != legalBranchPoint) {\\n        // clang-format off\\n\\tdebugPrint(logger_, CTS, \"legalizer\", 2,\\n\\t\\t   \"createClockSubNets legalizeOneBuffer before \"\\n\\t\\t   \"SegmentBuilder::builder {}: {} => {}\"\\n\\t\\t   \"clkbuf_\"\\n\\t\\t   + std::to_string(levelIdx + 1) + \"_\" + std::to_string(idx)\\n\\t\\t   + \"_\", branchPoint, legalBranchPoint);\\n        // clang-format on\\n      }\\n      SegmentBuilder builder(\"clkbuf_\" + std::to_string(levelIdx + 1) + \"_\"\\n                                 + std::to_string(idx) + \"_\",\\n                             \"clknet_\" + std::to_string(levelIdx + 1) + \"_\"\\n                                 + std::to_string(idx) + \"_\",\\n                             parentPoint,\\n                             legalBranchPoint,\\n                             topology.getWireSegments(),\\n                             clock_,\\n                             *parentTopology.getBranchDrivingSubNet(parentIdx),\\n                             *techChar_,\\n                             wireSegmentUnit_,\\n                             this);\\n\\n      if (!options_->getTreeBuffer().empty()) {\\n        builder.build(options_->getTreeBuffer());\\n      } else {\\n        builder.build();\\n      }\\n      if (levelIdx == topologyForEachLevel_.size() - 1) {\\n        builder.forceBufferInSegment(options_->getRootBuffer());\\n      }\\n      if (isFirstPoint) {\\n        treeBufLevels_ += builder.getNumBufferLevels();\\n        isFirstPoint = false;\\n      }\\n      topology.setBranchDrivingSubNet(idx, *builder.getDrivingSubNet());\\n    });\\n  }\\n\\n  LevelTopology& leafTopology = topologyForEachLevel_.back();\\n  unsigned numSinks = 0;\\n  leafTopology.forEachBranchingPoint(\\n      [&](unsigned idx, Point<double> branchPoint) {\\n        Clock::SubNet* subNet = leafTopology.getBranchDrivingSubNet(idx);\\n        subNet->setLeafLevel(true);\\n\\n        const std::vector<Point<double>>& sinkLocs\\n            = leafTopology.getBranchSinksLocations(idx);\\n        for (const Point<double>& loc : sinkLocs) {\\n          if (mapLocationToSink_.find(loc) == mapLocationToSink_.end()) {\\n            logger_->error(CTS, 80, \"Sink not found.\");\\n          }\\n\\n          subNet->addInst(*mapLocationToSink_[loc]);\\n          ++numSinks;\\n        }\\n      });\\n\\n  logger_->info(CTS, 35, \" Number of sinks covered: {}.\", numSinks);\\n}', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='subNet->addInst(*mapLocationToSink_[loc]);\\n          ++numSinks;\\n        }\\n      });\\n\\n  logger_->info(CTS, 35, \" Number of sinks covered: {}.\", numSinks);\\n}\\n\\nvoid HTreeBuilder::createSingleBufferClockNet()\\n{\\n  logger_->report(\" Building single-buffer clock net.\");\\n\\n  Point<double> center = sinkRegion_.computeCenter();\\n  Point<double> legalCenter\\n      = legalizeOneBuffer(center, options_->getRootBuffer());\\n  const int centerX = legalCenter.getX() * wireSegmentUnit_;\\n  const int centerY = legalCenter.getY() * wireSegmentUnit_;\\n  ClockInst& rootBuffer = clock_.addClockBuffer(\\n      \"clkbuf_0\", options_->getRootBuffer(), centerX, centerY);\\n  if (center != legalCenter) {\\n    // clang-format off\\n    debugPrint(logger_, CTS, \"legalizer\", 2,\\n\\t       \"createSingleBufferClockNet legalizeOneBuffer clkbuf_0: {} => {}\",\\n\\t       center, legalCenter);\\n    // clang-format on\\n  }\\n  addTreeLevelBuffer(&rootBuffer);\\n  Clock::SubNet& clockSubNet = clock_.addSubNet(\"clknet_0\");\\n  clockSubNet.addInst(rootBuffer);\\n\\n  clock_.forEachSink([&](ClockInst& inst) { clockSubNet.addInst(inst); });\\n}\\n\\nvoid HTreeBuilder::plotSolution()\\n{\\n  static int cnt = 0;\\n  auto name = std::string(\"plot\") + std::to_string(cnt++) + \".py\";\\n  std::ofstream file(name);\\n  file << \"import numpy as np\\\\n\";\\n  file << \"import matplotlib.pyplot as plt\\\\n\";\\n  file << \"import matplotlib.path as mpath\\\\n\";\\n  file << \"import matplotlib.lines as mlines\\\\n\";\\n  file << \"import matplotlib.patches as mpatches\\\\n\";\\n  file << \"from matplotlib.collections import PatchCollection\\\\n\\\\n\";\\n\\n  clock_.forEachSink([&](const ClockInst& sink) {\\n    file << \"plt.scatter(\" << (double) sink.getX() / wireSegmentUnit_ << \", \"\\n         << (double) sink.getY() / wireSegmentUnit_ << \", s=1)\\\\n\";\\n  });\\n\\n  LevelTopology& topLevelTopology = topologyForEachLevel_.front();\\n  Point<double> topLevelBufferLoc = sinkRegion_.computeCenter();\\n  topLevelTopology.forEachBranchingPoint(\\n      [&](unsigned idx, Point<double> branchPoint) {\\n        if (topLevelBufferLoc.getX() < branchPoint.getX()) {\\n          file << \"plt.plot([\" << topLevelBufferLoc.getX() << \", \"\\n               << branchPoint.getX() << \"], [\" << topLevelBufferLoc.getY()\\n               << \", \" << branchPoint.getY() << \"], c = \\'r\\')\\\\n\";\\n        } else {\\n          file << \"plt.plot([\" << branchPoint.getX() << \", \"\\n               << topLevelBufferLoc.getX() << \"], [\" << branchPoint.getY()\\n               << \", \" << topLevelBufferLoc.getY() << \"], c = \\'r\\')\\\\n\";\\n        }\\n      });\\n\\n  for (int levelIdx = 1; levelIdx < topologyForEachLevel_.size(); ++levelIdx) {\\n    const LevelTopology& topology = topologyForEachLevel_[levelIdx];\\n    topology.forEachBranchingPoint([&](unsigned idx,\\n                                       Point<double> branchPoint) {\\n      unsigned parentIdx = topology.getBranchingPointParentIdx(idx);\\n      Point<double> parentPoint\\n          = topologyForEachLevel_[levelIdx - 1].getBranchingPoint(parentIdx);\\n      std::string color = \"orange\";\\n      if (levelIdx % 2 == 0) {\\n        color = \"red\";\\n      }\\n\\n      if (parentPoint.getX() < branchPoint.getX()) {\\n        file << \"plt.plot([\" << parentPoint.getX() << \", \" << branchPoint.getX()\\n             << \"], [\" << parentPoint.getY() << \", \" << branchPoint.getY()\\n             << \"], c = \\'\" << color << \"\\')\\\\n\";\\n      } else {\\n        file << \"plt.plot([\" << branchPoint.getX() << \", \" << parentPoint.getX()\\n             << \"], [\" << branchPoint.getY() << \", \" << parentPoint.getY()\\n             << \"], c = \\'\" << color << \"\\')\\\\n\";\\n      }\\n    });\\n  }\\n\\n  file << \"plt.show()\\\\n\";\\n  file.close();\\n}', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='file << \"plt.show()\\\\n\";\\n  file.close();\\n}\\n\\nSegmentBuilder::SegmentBuilder(const std::string& instPrefix,\\n                               const std::string& netPrefix,\\n                               const Point<double>& root,\\n                               const Point<double>& target,\\n                               const std::vector<unsigned>& techCharWires,\\n                               Clock& clock,\\n                               Clock::SubNet& drivingSubNet,\\n                               const TechChar& techChar,\\n                               const unsigned techCharDistUnit,\\n                               TreeBuilder* tree)\\n    : instPrefix_(instPrefix),\\n      netPrefix_(netPrefix),\\n      root_(root),\\n      target_(target),\\n      techCharWires_(techCharWires),\\n      techChar_(&techChar),\\n      techCharDistUnit_(techCharDistUnit),\\n      clock_(&clock),\\n      drivingSubNet_(&drivingSubNet),\\n      tree_(tree)\\n{\\n}\\n\\nvoid SegmentBuilder::build(const std::string& forceBuffer)\\n{\\n  const double lengthX = std::abs(root_.getX() - target_.getX());\\n  const bool isLowToHiX = root_.getX() < target_.getX();\\n  const bool isLowToHiY = root_.getY() < target_.getY();\\n\\n  double connectionLength = 0.0;\\n  for (unsigned techCharWireIdx : techCharWires_) {\\n    const WireSegment& wireSegment = techChar_->getWireSegment(techCharWireIdx);\\n    const unsigned wireSegLen = wireSegment.getLength();\\n    for (int buffer = 0; buffer < wireSegment.getNumBuffers(); ++buffer) {\\n      const double location\\n          = wireSegment.getBufferLocation(buffer) * wireSegLen;\\n      connectionLength += location;\\n\\n      double x = std::numeric_limits<double>::max();\\n      double y = std::numeric_limits<double>::max();\\n      if (connectionLength < lengthX) {\\n        y = root_.getY();\\n        x = (isLowToHiX) ? (root_.getX() + connectionLength)\\n                         : (root_.getX() - connectionLength);\\n      } else {\\n        x = target_.getX();\\n        y = (isLowToHiY) ? (root_.getY() + (connectionLength - lengthX))\\n                         : (root_.getY() - (connectionLength - lengthX));\\n      }\\n\\n      const std::string buffMaster = !forceBuffer.empty()\\n                                         ? forceBuffer\\n                                         : wireSegment.getBufferMaster(buffer);\\n      Point<double> bufferLoc(x, y);\\n      Point<double> legalBufferLoc\\n          = tree_->legalizeOneBuffer(bufferLoc, buffMaster);\\n      ClockInst& newBuffer = clock_->addClockBuffer(\\n          instPrefix_ + std::to_string(numBufferLevels_),\\n          buffMaster,\\n          legalBufferLoc.getX() * techCharDistUnit_,\\n          legalBufferLoc.getY() * techCharDistUnit_);\\n      if (bufferLoc != legalBufferLoc) {\\n        // clang-format off\\n\\tdebugPrint(getTree()->getLogger(), CTS, \"legalizer\", 2,\\n\\t\\t   \" SegmentBuilder::build legalizeOneBuffer {}: {} => {}\",\\n\\t\\t   instPrefix_ + std::to_string(numBufferLevels_),\\n\\t\\t   bufferLoc, legalBufferLoc);\\n        // clang-format on\\n      }\\n      tree_->addTreeLevelBuffer(&newBuffer);\\n\\n      drivingSubNet_->addInst(newBuffer);\\n      drivingSubNet_\\n          = &clock_->addSubNet(netPrefix_ + std::to_string(numBufferLevels_));\\n      drivingSubNet_->addInst(newBuffer);\\n\\n      ++numBufferLevels_;\\n    }\\n    connectionLength += wireSegLen;\\n  }\\n}\\n\\nvoid SegmentBuilder::forceBufferInSegment(const std::string& master)\\n{\\n  if (numBufferLevels_ != 0) {\\n    return;\\n  }\\n\\n  ClockInst& newBuffer\\n      = clock_->addClockBuffer(instPrefix_ + \"_f\",\\n                               master,\\n                               target_.getX() * techCharDistUnit_,\\n                               target_.getY() * techCharDistUnit_);\\n  tree_->addTreeLevelBuffer(&newBuffer);\\n\\n  drivingSubNet_->addInst(newBuffer);\\n  drivingSubNet_ = &clock_->addSubNet(netPrefix_ + \"_leaf\");\\n  drivingSubNet_->addInst(newBuffer);\\n  numBufferLevels_++;\\n}\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/HTreeBuilder.cpp', 'file_path': 'src/cts/src/HTreeBuilder.cpp', 'file_name': 'HTreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <cmath>\\n#include <limits>\\n\\n#include \"CtsObserver.h\"\\n#include \"CtsOptions.h\"\\n#include \"TreeBuilder.h\"\\n\\nnamespace cts {\\nclass Graphics;\\n\\nclass SegmentBuilder\\n{\\n public:\\n  SegmentBuilder(const std::string& instPrefix,\\n                 const std::string& netPrefix,\\n                 const Point<double>& root,\\n                 const Point<double>& target,\\n                 const std::vector<unsigned>& techCharWires,\\n                 Clock& clock,\\n                 Clock::SubNet& drivingSubNet,\\n                 const TechChar& techChar,\\n                 const unsigned techCharDistUnit,\\n                 TreeBuilder* tree);\\n\\n  void build(const std::string& forceBuffer = \"\");\\n  void forceBufferInSegment(const std::string& master);\\n\\n  Clock::SubNet* getDrivingSubNet() const { return drivingSubNet_; }\\n  unsigned getNumBufferLevels() const { return numBufferLevels_; }\\n  TreeBuilder* getTree() const { return tree_; }\\n\\n private:\\n  const std::string instPrefix_;\\n  const std::string netPrefix_;\\n  const Point<double> root_;\\n  const Point<double> target_;\\n  const std::vector<unsigned> techCharWires_;\\n  const TechChar* techChar_;\\n  const unsigned techCharDistUnit_;\\n  Clock* clock_;\\n  Clock::SubNet* drivingSubNet_;\\n  TreeBuilder* tree_;\\n  unsigned numBufferLevels_ = 0;\\n};\\n\\n//-----------------------------------------------------------------------------\\nclass HTreeBuilder : public TreeBuilder\\n{\\n  class LevelTopology\\n  {\\n   public:\\n    static constexpr unsigned NO_PARENT = std::numeric_limits<unsigned>::max();\\n\\n    explicit LevelTopology(double length) : length_(length){};\\n\\n    void addWireSegment(unsigned idx) { wireSegments_.push_back(idx); }\\n\\n    unsigned addBranchingPoint(const Point<double>& loc, unsigned parent)\\n    {\\n      branchPointLoc_.push_back(loc);\\n      parents_.push_back(parent);\\n      branchSinkLocs_.resize(branchPointLoc_.size());\\n      branchDrivingSubNet_.resize(branchPointLoc_.size(), nullptr);\\n      return branchPointLoc_.size() - 1;\\n    }\\n\\n    void addSinkToBranch(unsigned branchIdx, const Point<double>& sinkLoc)\\n    {\\n      branchSinkLocs_[branchIdx].push_back(sinkLoc);\\n    }\\n\\n    unsigned getBranchingPointSize() { return branchPointLoc_.size(); }', metadata={'source': 'src/cts/src/HTreeBuilder.h', 'file_path': 'src/cts/src/HTreeBuilder.h', 'file_name': 'HTreeBuilder.h', 'file_type': '.h'}),\n",
       " Document(page_content='unsigned getBranchingPointSize() { return branchPointLoc_.size(); }\\n\\n    Point<double>& getBranchingPoint(unsigned idx)\\n    {\\n      return branchPointLoc_[idx];\\n    }\\n\\n    unsigned getBranchingPointParentIdx(unsigned idx) const\\n    {\\n      return parents_[idx];\\n    }\\n\\n    double getLength() const { return length_; }\\n    void setLength(double x) { length_ = x; }\\n\\n    void forEachBranchingPoint(\\n        const std::function<void(unsigned, Point<double>)>& func) const\\n    {\\n      for (unsigned idx = 0; idx < branchPointLoc_.size(); ++idx) {\\n        func(idx, branchPointLoc_[idx]);\\n      }\\n    }\\n\\n    Clock::SubNet* getBranchDrivingSubNet(unsigned idx) const\\n    {\\n      return branchDrivingSubNet_[idx];\\n    }\\n\\n    void setBranchDrivingSubNet(unsigned idx, Clock::SubNet& subNet)\\n    {\\n      branchDrivingSubNet_[idx] = &subNet;\\n    }\\n\\n    const std::vector<unsigned>& getWireSegments() const\\n    {\\n      return wireSegments_;\\n    }\\n\\n    const std::vector<Point<double>>& getBranchSinksLocations(\\n        unsigned branchIdx) const\\n    {\\n      return branchSinkLocs_[branchIdx];\\n    }\\n\\n    void setOutputSlew(unsigned slew) { outputSlew_ = slew; }\\n    unsigned getOutputSlew() const { return outputSlew_; }\\n    void setOutputCap(unsigned cap) { outputCap_ = cap; }\\n    unsigned getOutputCap() const { return outputCap_; }\\n    void setRemainingLength(unsigned length) { remainingLength_ = length; }\\n    unsigned getRemainingLength() const { return remainingLength_; }\\n\\n   private:\\n    double length_;\\n    unsigned outputSlew_ = 0;\\n    unsigned outputCap_ = 0;\\n    unsigned remainingLength_ = 0;\\n    std::vector<unsigned> wireSegments_;\\n    std::vector<Point<double>> branchPointLoc_;\\n    std::vector<unsigned> parents_;\\n    std::vector<Clock::SubNet*> branchDrivingSubNet_;\\n    std::vector<std::vector<Point<double>>> branchSinkLocs_;\\n  };\\n\\n public:\\n  HTreeBuilder(CtsOptions* options,\\n               Clock& net,\\n               TreeBuilder* parent,\\n               utl::Logger* logger,\\n               odb::dbDatabase* db)\\n      : TreeBuilder(options, net, parent, logger, db)\\n  {\\n  }\\n\\n  void run() override;\\n  bool moveAlongBlockageBoundary(const Point<double>& parentPoint,\\n                                 Point<double>& branchPoint,\\n                                 double x1,\\n                                 double y1,\\n                                 double x2,\\n                                 double y2);\\n  void legalize();\\n  void legalizeDummy();\\n  void plotSolution();\\n  std::string plotHTree();\\n  unsigned findSibling(LevelTopology& topology, unsigned i, unsigned par);\\n  Point<double>& findSiblingLoc(LevelTopology& topology,\\n                                unsigned i,\\n                                unsigned par)\\n  {\\n    unsigned j = findSibling(topology, i, par);\\n    return topology.getBranchingPoint(j);\\n  }\\n\\n  std::vector<LevelTopology> getTopologyVector() const\\n  {\\n    return topologyForEachLevel_;\\n  }\\n\\n  Box<double> getSinkRegion() const { return sinkRegion_; }\\n\\n  int getWireSegmentUnit() const { return wireSegmentUnit_; }\\n\\n  unsigned computeMinDelaySegment(unsigned length,\\n                                  unsigned inputSlew,\\n                                  unsigned inputCap,\\n                                  unsigned slewThreshold,\\n                                  unsigned tolerance,\\n                                  unsigned& outputSlew,\\n                                  unsigned& outputCap) const;', metadata={'source': 'src/cts/src/HTreeBuilder.h', 'file_path': 'src/cts/src/HTreeBuilder.h', 'file_name': 'HTreeBuilder.h', 'file_type': '.h'}),\n",
       " Document(page_content='private:\\n  void initSinkRegion();\\n  void computeLevelTopology(unsigned level, double width, double height);\\n  unsigned computeNumberOfSinksPerSubRegion(unsigned level) const;\\n  void computeSubRegionSize(unsigned level,\\n                            double& width,\\n                            double& height) const;\\n  unsigned computeMinDelaySegment(unsigned length) const;\\n  unsigned computeMinDelaySegment(unsigned length,\\n                                  unsigned inputSlew,\\n                                  unsigned inputCap,\\n                                  unsigned slewThreshold,\\n                                  unsigned tolerance,\\n                                  unsigned& outputSlew,\\n                                  unsigned& outputCap,\\n                                  bool forceBuffer,\\n                                  int expectedLength) const;\\n  void reportWireSegment(unsigned key) const;\\n  void createClockSubNets();\\n  void createSingleBufferClockNet();\\n  void initTopLevelSinks(std::vector<std::pair<float, float>>& sinkLocations,\\n                         std::vector<const ClockInst*>& sinkInsts);\\n  void initSecondLevelSinks(std::vector<std::pair<float, float>>& sinkLocations,\\n                            std::vector<const ClockInst*>& sinkInsts);\\n  void computeBranchSinks(\\n      const LevelTopology& topology,\\n      unsigned branchIdx,\\n      std::vector<std::pair<float, float>>& sinkLocations) const;\\n\\n  bool isVertical(unsigned level) const\\n  {\\n    return level % 2 == (sinkRegion_.getHeight() >= sinkRegion_.getWidth());\\n  }\\n  bool isHorizontal(unsigned level) const { return !isVertical(level); }\\n\\n  unsigned computeGridSizeX(unsigned level) const\\n  {\\n    return std::pow(2, (level + 1) / 2);\\n  }\\n  unsigned computeGridSizeY(unsigned level) const\\n  {\\n    return std::pow(2, level / 2);\\n  }\\n\\n  void computeBranchingPoints(unsigned level, LevelTopology& topology);\\n  void refineBranchingPointsWithClustering(\\n      LevelTopology& topology,\\n      unsigned level,\\n      unsigned branchPtIdx1,\\n      unsigned branchPtIdx2,\\n      const Point<double>& rootLocation,\\n      const std::vector<std::pair<float, float>>& sinks);\\n  void preClusteringOpt(const std::vector<std::pair<float, float>>& sinks,\\n                        std::vector<std::pair<float, float>>& points,\\n                        std::vector<unsigned>& mapSinkToPoint);\\n  void preSinkClustering(const std::vector<std::pair<float, float>>& sinks,\\n                         const std::vector<const ClockInst*>& sinkInsts,\\n                         float maxDiameter,\\n                         unsigned clusterSize,\\n                         bool secondLevel = false);\\n  void assignSinksToBranches(\\n      LevelTopology& topology,\\n      unsigned branchPtIdx1,\\n      unsigned branchPtIdx2,\\n      const std::vector<std::pair<float, float>>& sinks,\\n      const std::vector<std::pair<float, float>>& points,\\n      const std::vector<unsigned>& mapSinkToPoint,\\n      const std::vector<std::vector<unsigned>>& clusters);\\n\\n  bool isSubRegionTooSmall(double width, double height) const\\n  {\\n    return width < minLengthSinkRegion_ || height < minLengthSinkRegion_;\\n  }\\n\\n  bool isNumberOfSinksTooSmall(unsigned numSinksPerSubRegion) const\\n  {\\n    return numSinksPerSubRegion < numMaxLeafSinks_;\\n  }\\n\\n private:\\n  Box<double> sinkRegion_;\\n  std::vector<LevelTopology> topologyForEachLevel_;\\n  std::map<Point<double>, ClockInst*> mapLocationToSink_;\\n  std::vector<std::pair<float, float>> topLevelSinksClustered_;\\n\\n  int wireSegmentUnit_ = 0;\\n  unsigned minInputCap_ = 0;\\n  unsigned numMaxLeafSinks_ = 0;\\n  unsigned minLengthSinkRegion_ = 0;\\n  unsigned clockTreeMaxDepth_ = 0;\\n  static constexpr int min_clustering_sinks_ = 200;\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/HTreeBuilder.h', 'file_path': 'src/cts/src/HTreeBuilder.h', 'file_name': 'HTreeBuilder.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"LevelBalancer.h\"\\n\\n#include \"Clock.h\"\\n#include \"CtsOptions.h\"\\n#include \"TreeBuilder.h\"\\n#include \"cts/TritonCTS.h\"\\n#include \"odb/db.h\"\\n\\nnamespace cts {\\n\\nusing utl::CTS;\\n\\nvoid LevelBalancer::run()\\n{\\n  debugPrint(logger_, CTS, \"levelizer\", 1, \"Computing Max Tree Depth\");\\n  const unsigned maxTreeDepth = computeMaxTreeDepth(root_);\\n  logger_->info(CTS, 93, \"Fixing tree levels for max depth {}\", maxTreeDepth);\\n  levelBufCount_ = 0;\\n  fixTreeLevels(root_, 0, maxTreeDepth);\\n}\\n\\nunsigned LevelBalancer::computeMaxTreeDepth(TreeBuilder* parent)\\n{\\n  unsigned maxDepth = 0;\\n  for (const auto& child : parent->getChildren()) {\\n    // also count itself - non sink inst\\n    const unsigned depth = computeMaxTreeDepth(child) + 1;\\n    odb::dbObject* driverPin = child->getClock().getDriverPin();\\n    if (driverPin && driverPin->getObjectType() == odb::dbITermObj) {\\n      odb::dbInst* drivingInst\\n          = (static_cast<odb::dbITerm*>(driverPin))->getInst();\\n      debugPrint(logger_,\\n                 CTS,\\n                 \"levelizer\",\\n                 1,\\n                 \"Downstream depth is {} from driver {}\",\\n                 depth,\\n                 child->getClock().getName());\\n      cgcLevelMap_[drivingInst] = std::make_pair(depth, child);\\n    }\\n    if (depth > maxDepth) {\\n      maxDepth = depth;\\n    }\\n  }\\n  return parent->getTreeBufLevels() + maxDepth;\\n}\\n\\nvoid LevelBalancer::addBufferLevels(TreeBuilder* builder,\\n                                    const std::vector<ClockInst*> cluster,\\n                                    Clock::SubNet* driverNet,\\n                                    const unsigned bufLevels,\\n                                    const std::string& nameSuffix)\\n{\\n  Clock::SubNet* prevLevelSubNet = driverNet;\\n\\n  // Compute driver, receiver locations\\n  double totalX = 0, totalY = 0;\\n  for (ClockInst* clockInstObj : cluster) {\\n    totalX += clockInstObj->getX();\\n    totalY += clockInstObj->getY();\\n  }\\n  const double centroidX = totalX / cluster.size();\\n  const double centroidY = totalY / cluster.size();\\n  const int driverX = prevLevelSubNet->getDriver()->getX();\\n  const int driverY = prevLevelSubNet->getDriver()->getY();', metadata={'source': 'src/cts/src/LevelBalancer.cpp', 'file_path': 'src/cts/src/LevelBalancer.cpp', 'file_name': 'LevelBalancer.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (unsigned level = 0; level < bufLevels; level++) {\\n    // Add buffer\\n    double x\\n        = (driverX\\n           + (centroidX - driverX) * (double) (level + 1) / (bufLevels + 1))\\n          / wireSegmentUnit_;\\n    double y\\n        = (driverY\\n           + (centroidY - driverY) * (double) (level + 1) / (bufLevels + 1))\\n          / wireSegmentUnit_;\\n    Point<double> bufferLoc(x, y);\\n    Point<double> legalBufferLoc\\n        = builder->legalizeOneBuffer(bufferLoc, options_->getSinkBuffer());\\n    ClockInst& levelBuffer = builder->getClock().addClockBuffer(\\n        \"clkbuf_level_\" + std::to_string(level) + \"_\" + nameSuffix\\n            + std::to_string(levelBufCount_),\\n        options_->getSinkBuffer(),\\n        legalBufferLoc.getX() * wireSegmentUnit_,\\n        legalBufferLoc.getY() * wireSegmentUnit_);\\n    builder->addTreeLevelBuffer(&levelBuffer);\\n\\n    // Add Net\\n    Clock::SubNet* levelSubNet = &(builder->getClock().addSubNet(\\n        \"clknet_level_\" + std::to_string(level) + \"_\" + nameSuffix\\n        + std::to_string(levelBufCount_)));\\n    levelBufCount_++;\\n    // Connect to driving and driven nets\\n    prevLevelSubNet->addInst(levelBuffer);\\n    levelSubNet->addInst(levelBuffer);\\n    prevLevelSubNet->setLeafLevel(false);\\n    prevLevelSubNet = levelSubNet;\\n  }\\n  // Add sinks to leaf buffer\\n  for (ClockInst* clockInstObj : cluster) {\\n    prevLevelSubNet->addInst(*clockInstObj);\\n  }\\n  prevLevelSubNet->setLeafLevel(true);\\n}\\n\\nvoid LevelBalancer::fixTreeLevels(TreeBuilder* builder,\\n                                  const unsigned parentDepth,\\n                                  const unsigned maxTreeDepth)\\n{\\n  const unsigned currLevel = builder->getTreeBufLevels() + parentDepth;\\n  if (currLevel >= maxTreeDepth) {\\n    return;\\n  }\\n\\n  logger_->report(\\n      \"Fixing from level {} (parent={} + current={}) to max {} for driver {}\",\\n      parentDepth + builder->getTreeBufLevels(),\\n      parentDepth,\\n      builder->getTreeBufLevels(),\\n      maxTreeDepth,\\n      builder->getClock().getName());\\n  unsigned clusterCnt = 0;\\n  builder->getClock().forEachSubNet([&](Clock::SubNet& subNet) {\\n    std::map<unsigned, std::vector<ClockInst*>> subClusters;\\n    std::set<ClockInst*> instsToRemove;\\n    subNet.forEachSink([&](ClockInst* clkInst) {\\n      if (!clkInst->getDbInputPin()) {\\n        return;\\n      }\\n      odb::dbInst* inst = clkInst->getDbInputPin()->getInst();\\n      if (cgcLevelMap_.find(inst) == cgcLevelMap_.end()) {\\n        subClusters[currLevel].emplace_back(clkInst);\\n      } else {\\n        subClusters[cgcLevelMap_[inst].first + currLevel].emplace_back(clkInst);\\n      }\\n      instsToRemove.insert(clkInst);\\n    });\\n    if (subClusters.empty()) {\\n      return;\\n    }\\n\\n    clusterCnt++;\\n    subNet.removeSinks(instsToRemove);\\n    subNet.setLeafLevel(false);\\n    unsigned subClusterCnt = 0;\\n    for (const auto& cluster : subClusters) {\\n      const unsigned clusterLevel = cluster.first;\\n      const unsigned bufLevels = maxTreeDepth - clusterLevel;\\n      subClusterCnt++;\\n      const std::string suffix\\n          = std::to_string(subClusterCnt) + \"_\" + std::to_string(clusterCnt);\\n      debugPrint(logger_,\\n                 CTS,\\n                 \"levelizer\",\\n                 1,\\n                 \"Adding buffer levels: {} to net {} with {} subClusters\",\\n                 bufLevels,\\n                 subNet.getName(),\\n                 subClusterCnt);\\n      addBufferLevels(builder, cluster.second, &subNet, bufLevels, suffix);\\n\\n      if (currLevel != clusterLevel) {\\n        for (ClockInst* clockInstObj : cluster.second) {\\n          fixTreeLevels(\\n              cgcLevelMap_[clockInstObj->getDbInputPin()->getInst()].second,\\n              currLevel + bufLevels + 1,\\n              maxTreeDepth);\\n        }\\n      }\\n    }\\n  });\\n}\\n}  // namespace cts', metadata={'source': 'src/cts/src/LevelBalancer.cpp', 'file_path': 'src/cts/src/LevelBalancer.cpp', 'file_name': 'LevelBalancer.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <cmath>\\n#include <limits>\\n#include <map>\\n\\n#include \"Clock.h\"\\n#include \"CtsOptions.h\"\\n#include \"TreeBuilder.h\"\\n#include \"Util.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}  // namespace utl\\n\\nnamespace cts {\\n\\nusing utl::Logger;\\n\\n/////////////////////////////////////////////////////////////////////////\\n// Class: LevelBalancer\\n// Purpose: Balance buffer levels accross nets of same clock\\n// Nets driven by drivers other than clock source itself are driven by\\n// clock gates (CGC). Each of these nets is build independently by CTS\\n// Since the clock is same, large skew would be introduced between sinks\\n// of different clock nets.\\n//\\n// INPUT to Level Balancer\\n//\\n//                |----|>----[]  Level = 1\\n//                |----|>----[]\\n//                |----|>----[]\\n//   [root]-------|                   |---|>----[]   Level = 3\\n//                |----|>----D--------|\\n//                          (CGC)     |---|>-----[]\\n//\\n// OUTPUT of Level Balancer\\n//\\n//                |----|>-|>|>---[]  Level = 3\\n//                |----|>-|>|>---[]\\n//                |----|>-|>|>---[]\\n//   [root]-------|                   |---|>----[] Level = 3\\n//                |----|>----D--------|\\n//                          (CGC)     |---|>-----[]\\n//\\n//\\n\\nclass LevelBalancer\\n{\\n public:\\n  LevelBalancer(TreeBuilder* root,\\n                const CtsOptions* options,\\n                Logger* logger,\\n                double scalingUnit)\\n      : root_(root),\\n        options_(options),\\n        logger_(logger),\\n        levelBufCount_(0),\\n        wireSegmentUnit_(scalingUnit)\\n  {\\n  }\\n\\n  void run();\\n  void addBufferLevels(TreeBuilder* builder,\\n                       std::vector<ClockInst*> cluster,\\n                       Clock::SubNet* driverNet,\\n                       unsigned bufLevels,\\n                       const std::string& nameSuffix);\\n  void fixTreeLevels(TreeBuilder* builder,\\n                     unsigned parentDepth,\\n                     unsigned maxTreeDepth);\\n  unsigned computeMaxTreeDepth(TreeBuilder* parent);\\n\\n private:\\n  using CellLevelMap\\n      = std::map<odb::dbInst*, std::pair<unsigned, TreeBuilder*>>;', metadata={'source': 'src/cts/src/LevelBalancer.h', 'file_path': 'src/cts/src/LevelBalancer.h', 'file_name': 'LevelBalancer.h', 'file_type': '.h'}),\n",
       " Document(page_content='private:\\n  using CellLevelMap\\n      = std::map<odb::dbInst*, std::pair<unsigned, TreeBuilder*>>;\\n\\n  TreeBuilder* root_;\\n  const CtsOptions* options_;\\n  Logger* logger_;\\n  CellLevelMap cgcLevelMap_;\\n  unsigned levelBufCount_;\\n  double wireSegmentUnit_;\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/LevelBalancer.h', 'file_path': 'src/cts/src/LevelBalancer.h', 'file_name': 'LevelBalancer.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"cts/MakeTritoncts.h\"\\n\\n#include \"CtsOptions.h\"\\n#include \"cts/TritonCTS.h\"\\n#include \"db.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/StaMain.hh\"\\n\\nnamespace sta {\\n// Tcl files encoded into strings.\\nextern const char* cts_tcl_inits[];\\n}  // namespace sta\\n\\nextern \"C\" {\\nextern int Cts_Init(Tcl_Interp* interp);\\n}\\n\\nnamespace ord {\\n\\ncts::TritonCTS* makeTritonCts()\\n{\\n  return new cts::TritonCTS();\\n}\\n\\nvoid initTritonCts(OpenRoad* openroad)\\n{\\n  Tcl_Interp* tcl_interp = openroad->tclInterp();\\n  // Define swig TCL commands.\\n  Cts_Init(tcl_interp);\\n  sta::evalTclInit(tcl_interp, sta::cts_tcl_inits);\\n  openroad->getTritonCts()->init(openroad->getLogger(),\\n                                 openroad->getDb(),\\n                                 openroad->getDbNetwork(),\\n                                 openroad->getSta(),\\n                                 openroad->getSteinerTreeBuilder(),\\n                                 openroad->getResizer());\\n}\\n\\nvoid deleteTritonCts(cts::TritonCTS* tritoncts)\\n{\\n  delete tritoncts;\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/cts/src/MakeTritoncts.cpp', 'file_path': 'src/cts/src/MakeTritoncts.cpp', 'file_name': 'MakeTritoncts.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"SinkClustering.h\"\\n\\n#include <algorithm>\\n#include <cmath>\\n#include <fstream>\\n#include <iostream>\\n#include <map>\\n#include <string>\\n#include <tuple>\\n\\n#include \"stt/SteinerTreeBuilder.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace cts {\\n\\nusing std::vector;\\nusing utl::CTS;\\n\\nSinkClustering::SinkClustering(const CtsOptions* options, TechChar* techChar)\\n    : options_(options),\\n      logger_(options->getLogger()),\\n      techChar_(techChar),\\n      maxInternalDiameter_(10),\\n      capPerUnit_(0.0),\\n      useMaxCapLimit_(options->getSinkClusteringUseMaxCap()),\\n      scaleFactor_(1)\\n{\\n}\\n\\nvoid SinkClustering::normalizePoints(float maxDiameter)\\n{\\n  double xMax = -std::numeric_limits<double>::infinity();\\n  double xMin = std::numeric_limits<double>::infinity();\\n  double yMax = -std::numeric_limits<double>::infinity();\\n  double yMin = std::numeric_limits<double>::infinity();\\n  for (const Point<double>& p : points_) {\\n    xMax = std::max(p.getX(), xMax);\\n    yMax = std::max(p.getY(), yMax);\\n    xMin = std::min(p.getX(), xMin);\\n    yMin = std::min(p.getY(), yMin);\\n  }\\n\\n  const double xSpan = xMax - xMin;\\n  const double ySpan = yMax - yMin;\\n  for (Point<double>& p : points_) {\\n    const double x = p.getX();\\n    const double xNorm = (x - xMin) / xSpan;\\n    const double y = p.getY();\\n    const double yNorm = (y - yMin) / ySpan;\\n    p = Point<double>(xNorm, yNorm);\\n  }\\n  maxInternalDiameter_ = maxDiameter / std::min(xSpan, ySpan);\\n  capPerUnit_\\n      = techChar_->getCapPerDBU() * scaleFactor_ * std::min(xSpan, ySpan);\\n}\\n\\nvoid SinkClustering::computeAllThetas()\\n{\\n  for (unsigned idx = 0; idx < points_.size(); ++idx) {\\n    const Point<double>& p = points_[idx];\\n    const double theta = computeTheta(p.getX(), p.getY());\\n    thetaIndexVector_.emplace_back(theta, idx);\\n  }\\n}\\n\\nvoid SinkClustering::sortPoints()\\n{\\n  std::sort(thetaIndexVector_.begin(), thetaIndexVector_.end());\\n}\\n\\n/* static */\\nbool SinkClustering::isOne(const double pos)\\n{\\n  return (1 - pos) < std::numeric_limits<double>::epsilon();\\n}\\n\\n/* static */\\nbool SinkClustering::isZero(const double pos)\\n{\\n  return pos < std::numeric_limits<double>::epsilon();\\n}', metadata={'source': 'src/cts/src/SinkClustering.cpp', 'file_path': 'src/cts/src/SinkClustering.cpp', 'file_name': 'SinkClustering.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/* static */\\nbool SinkClustering::isZero(const double pos)\\n{\\n  return pos < std::numeric_limits<double>::epsilon();\\n}\\n\\ndouble SinkClustering::computeTheta(const double x, const double y) const\\n{\\n  if (isOne(x) && isOne(y)) {\\n    return 0.5;\\n  }\\n\\n  const unsigned quad = numVertex(std::min(unsigned(2.0 * x), (unsigned) 1),\\n                                  std::min(unsigned(2.0 * y), (unsigned) 1));\\n\\n  double t = computeTheta(2 * std::fabs(x - 0.5), 2 * std::fabs(y - 0.5));\\n\\n  if (quad % 2 == 1) {\\n    t = 1 - t;\\n  }\\n\\n  double integral;\\n  const double fractal = std::modf((quad + t) / 4.0 + 7.0 / 8.0, &integral);\\n  return fractal;\\n}\\n\\nunsigned SinkClustering::numVertex(const unsigned x, const unsigned y) const\\n{\\n  if ((x == 0) && (y == 0)) {\\n    return 0;\\n  }\\n  if ((x == 0) && (y == 1)) {\\n    return 1;\\n  }\\n  if ((x == 1) && (y == 1)) {\\n    return 2;\\n  }\\n  if ((x == 1) && (y == 0)) {\\n    return 3;\\n  }\\n\\n  logger_->error(CTS, 58, \"Invalid parameters in {}.\", __func__);\\n\\n  // avoid warn message\\n  return 4;\\n}\\n\\nvoid SinkClustering::run(const unsigned groupSize,\\n                         const float maxDiameter,\\n                         const int scaleFactor)\\n{\\n  scaleFactor_ = scaleFactor;\\n\\n  const auto original_points = points_;\\n  normalizePoints(maxDiameter);\\n  computeAllThetas();\\n  sortPoints();\\n  findBestMatching(groupSize);\\n  if (logger_->debugCheck(CTS, \"Stree\", 1)) {\\n    writePlotFile(groupSize);\\n  }\\n\\n  if (CtsObserver* observer = options_->getObserver()) {\\n    observer->initializeWithPoints(this, original_points);\\n  }\\n}\\n\\nvoid SinkClustering::findBestMatching(const unsigned groupSize)\\n{\\n  // Counts how many clusters are in each solution.\\n  vector<unsigned> clusters(groupSize, 0);\\n  // Keeps track of the total cost of each solution.\\n  vector<double> costs(groupSize, 0);\\n  vector<double> previousCosts(groupSize, 0);\\n  // Has the points for each cluster of each solution.\\n  vector<vector<vector<Point<double>>>> solutionPoints;\\n  // Has the points index for each cluster of each solution.\\n  // example: solutionsPointsIdx[solutionId][clusterIdx][pointIdx]\\n  vector<vector<vector<unsigned>>> solutionPointsIdx;\\n  // Has the sink indexes for each cluster of each solution.\\n  vector<vector<vector<unsigned>>> solutions;', metadata={'source': 'src/cts/src/SinkClustering.cpp', 'file_path': 'src/cts/src/SinkClustering.cpp', 'file_name': 'SinkClustering.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (useMaxCapLimit_) {\\n    debugPrint(logger_,\\n               CTS,\\n               \"Stree\",\\n               1,\\n               \"Clustering with max cap limit of {:.3e}\",\\n               options_->getSinkBufferInputCap() * max_cap__factor_);\\n  }\\n  // Iterates over the theta vector.\\n  for (unsigned i = 0; i < thetaIndexVector_.size(); ++i) {\\n    // The - groupSize is because each solution will start on a different index.\\n    // There is groupSize solutions.\\n    for (unsigned j = 0; j < groupSize; ++j) {\\n      if ((i + j) < thetaIndexVector_.size()) {\\n        // Add vectors in case they are no allocated yet.\\n        if (solutions.size() < (j + 1)) {\\n          solutions.emplace_back();\\n          solutionPoints.emplace_back();\\n          solutionPointsIdx.emplace_back();\\n        }\\n        if (solutions[j].size() < (clusters[j] + 1)) {\\n          solutions[j].emplace_back();\\n          solutionPoints[j].emplace_back();\\n          solutionPointsIdx[j].emplace_back();\\n        }\\n        // Get the current point\\n        const unsigned idx = thetaIndexVector_[i + j].second;\\n        const Point<double>& p = points_[idx];\\n        double distanceCost = 0;\\n        double capCost = pointsCap_[idx];\\n        unsigned pointIdx = 0;\\n        // Check the distance from the current point to others in the cluster,\\n        // if there are any.\\n        for (Point<double> comparisonPoint : solutionPoints[j][clusters[j]]) {\\n          const double cost = p.computeDist(comparisonPoint);\\n          if (useMaxCapLimit_) {\\n            capCost\\n                += cost * capPerUnit_\\n                   + pointsCap_[solutionPointsIdx[j][clusters[j]][pointIdx]];\\n          }\\n          pointIdx++;\\n          if (cost > distanceCost) {\\n            distanceCost = cost;\\n          }\\n        }\\n        // If the cluster size is higher than groupSize,\\n        // or the distance is higher than maxInternalDiameter_\\n        //-> start another cluster and save the cost of the current one.\\n        if (isLimitExceeded(solutionPoints[j][clusters[j]].size(),\\n                            distanceCost,\\n                            capCost,\\n                            groupSize)) {\\n          debugPrint(logger_,\\n                     CTS,\\n                     \"Stree\",\\n                     4,\\n                     \"Created cluster of size {}, dia {:.3}, cap {:.3e}\",\\n                     solutionPoints[j][clusters[j]].size(),\\n                     distanceCost,\\n                     capCost);\\n          // The cost is computed as the highest cost found on the current\\n          // cluster\\n          if (previousCosts[j] == 0) {\\n            previousCosts[j] = maxInternalDiameter_;\\n          }\\n          costs[j] += previousCosts[j];\\n          // A new cluster is defined\\n          clusters[j] = clusters[j] + 1;\\n          // The cost was already saved, so the same structure can be used for\\n          // the next cluster.\\n          previousCosts[j] = 0;\\n        } else {\\n          // Node will be a part of the current cluster, thus, save the highest\\n          // cost.\\n          if (distanceCost > previousCosts[j]) {\\n            previousCosts[j] = distanceCost;\\n          }\\n        }\\n        // Add vectors in case they are no allocated yet. (Depends if a new\\n        // cluster was defined above)\\n        if (solutions[j].size() < (clusters[j] + 1)) {\\n          solutions[j].push_back({});\\n          solutionPoints[j].push_back({});\\n          solutionPointsIdx[j].push_back({});\\n        }\\n        // Save the current Point in it\\'s respective cluster. (Depends if a new\\n        // cluster was defined above)\\n        solutionPoints[j][clusters[j]].push_back(p);\\n        solutionPointsIdx[j][clusters[j]].push_back(idx);\\n        solutions[j][clusters[j]].push_back(idx);\\n      }\\n    }\\n  }', metadata={'source': 'src/cts/src/SinkClustering.cpp', 'file_path': 'src/cts/src/SinkClustering.cpp', 'file_name': 'SinkClustering.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Same computation as above, however, only for the first groupSize Points.\\n  for (unsigned i = 0; i < groupSize; ++i) {\\n    // This is because every solution after the first one skips a Point (starts\\n    // one late).\\n    for (unsigned j = (i + 1); j < groupSize; ++j) {\\n      if (solutions[j].size() < (clusters[j] + 1)) {\\n        solutions[j].push_back({});\\n        solutionPoints[j].push_back({});\\n        solutionPointsIdx[j].push_back({});\\n      }\\n      // Thus here we will assign the Points missing from those solutions.\\n      const unsigned idx = thetaIndexVector_[i].second;\\n      const Point<double>& p = points_[idx];\\n      unsigned pointIdx = 0;\\n      double distanceCost = 0;\\n      double capCost = pointsCap_[idx];\\n      for (Point<double> comparisonPoint : solutionPoints[j][clusters[j]]) {\\n        const double cost = p.computeDist(comparisonPoint);\\n        if (useMaxCapLimit_) {\\n          capCost += cost * capPerUnit_\\n                     + pointsCap_[solutionPointsIdx[j][clusters[j]][pointIdx]];\\n        }\\n        pointIdx++;\\n        if (cost > distanceCost) {\\n          distanceCost = cost;\\n        }\\n      }\\n\\n      if (isLimitExceeded(solutionPoints[j][clusters[j]].size(),\\n                          distanceCost,\\n                          capCost,\\n                          groupSize)) {\\n        debugPrint(logger_,\\n                   CTS,\\n                   \"Stree\",\\n                   4,\\n                   \"Created cluster of size {}, dia {:.3}, cap {:.3e}\",\\n                   solutionPoints[j][clusters[j]].size(),\\n                   distanceCost,\\n                   capCost);\\n        if (previousCosts[j] == 0) {\\n          previousCosts[j] = maxInternalDiameter_;\\n        }\\n        costs[j] += previousCosts[j];\\n        clusters[j] = clusters[j] + 1;\\n        previousCosts[j] = 0;\\n      } else {\\n        if (distanceCost > previousCosts[j]) {\\n          previousCosts[j] = distanceCost;\\n        }\\n      }\\n      if (solutions[j].size() < (clusters[j] + 1)) {\\n        solutions[j].push_back({});\\n        solutionPoints[j].push_back({});\\n        solutionPointsIdx[j].push_back({});\\n      }\\n      solutionPoints[j][clusters[j]].push_back(p);\\n      solutionPointsIdx[j][clusters[j]].push_back(idx);\\n      solutions[j][clusters[j]].push_back(idx);\\n    }\\n  }\\n\\n  unsigned bestSolution = 0;\\n  double bestSolutionCost = costs[0];\\n\\n  // Find the solution with minimum cost.\\n  for (unsigned j = 1; j < groupSize; ++j) {\\n    if (costs[j] < bestSolutionCost) {\\n      bestSolution = j;\\n      bestSolutionCost = costs[j];\\n    }\\n  }\\n  debugPrint(\\n      logger_, CTS, \"Stree\", 2, \"Best solution cost = {:.3}\", bestSolutionCost);\\n  // Save the solution for the Tree Builder.\\n  bestSolution_ = solutions[bestSolution];\\n}\\n\\nbool SinkClustering::isLimitExceeded(const unsigned size,\\n                                     const double cost,\\n                                     const double capCost,\\n                                     const unsigned sizeLimit)\\n{\\n  if (useMaxCapLimit_) {\\n    return (capCost > options_->getSinkBufferInputCap() * max_cap__factor_);\\n  }\\n\\n  return (size >= sizeLimit || cost > maxInternalDiameter_);\\n}', metadata={'source': 'src/cts/src/SinkClustering.cpp', 'file_path': 'src/cts/src/SinkClustering.cpp', 'file_name': 'SinkClustering.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='return (size >= sizeLimit || cost > maxInternalDiameter_);\\n}\\n\\nvoid SinkClustering::writePlotFile(unsigned groupSize)\\n{\\n  std::ofstream file(\"plot_clustering.py\");\\n  file << \"import numpy as np\\\\n\";\\n  file << \"import matplotlib.pyplot as plt\\\\n\";\\n  file << \"import matplotlib.path as mpath\\\\n\";\\n  file << \"import matplotlib.lines as mlines\\\\n\";\\n  file << \"import matplotlib.patches as mpatches\\\\n\";\\n  file << \"from matplotlib.collections import PatchCollection\\\\n\\\\n\";\\n  const vector<const char*> colors{\"tab:blue\",\\n                                   \"tab:orange\",\\n                                   \"tab:green\",\\n                                   \"tab:red\",\\n                                   \"tab:purple\",\\n                                   \"tab:brown\",\\n                                   \"tab:pink\",\\n                                   \"tab:gray\",\\n                                   \"tab:olive\",\\n                                   \"tab:cyan\"};\\n  const vector<char> markers{\\'*\\', \\'o\\', \\'x\\', \\'+\\', \\'v\\', \\'^\\', \\'<\\', \\'>\\'};\\n\\n  unsigned clusterCounter = 0;\\n  double totalWL = 0;\\n  for (const vector<unsigned>& clusters : bestSolution_) {\\n    const unsigned color = clusterCounter % colors.size();\\n    const unsigned marker = (clusterCounter / colors.size()) % markers.size();\\n    vector<Point<double>> clusterNodes;\\n    for (unsigned idx : clusters) {\\n      const Point<double>& point = points_[idx];\\n      clusterNodes.emplace_back(points_[idx]);\\n      file << \"plt.scatter(\" << point.getX() << \", \" << point.getY() << \", c=\\\\\"\"\\n           << colors[color] << \"\\\\\", marker=\\'\" << markers[marker] << \"\\')\\\\n\";\\n    }\\n    const double wl = getWireLength(clusterNodes);\\n    totalWL += wl;\\n    clusterCounter++;\\n  }\\n  logger_->report(\\n      \"Total cluster WL = {:.3} for {} clusters.\", totalWL, clusterCounter);\\n  file << \"plt.show()\\\\n\";\\n  file.close();\\n}\\n\\ndouble SinkClustering::getWireLength(const vector<Point<double>>& points) const\\n{\\n  vector<int> vecX;\\n  vector<int> vecY;\\n  double driverX = 0;\\n  double driverY = 0;\\n  for (const auto& point : points) {\\n    driverX += point.getX();\\n    driverY += point.getY();\\n  }\\n  driverX /= points.size();\\n  driverY /= points.size();\\n  vecX.emplace_back(driverX * options_->getDbUnits());\\n  vecY.emplace_back(driverY * options_->getDbUnits());\\n\\n  for (const auto& point : points) {\\n    vecX.emplace_back(point.getX() * options_->getDbUnits());\\n    vecY.emplace_back(point.getY() * options_->getDbUnits());\\n  }\\n  stt::SteinerTreeBuilder* sttBuilder = options_->getSttBuilder();\\n  const stt::Tree pdTree = sttBuilder->makeSteinerTree(vecX, vecY, 0);\\n  const int wl = pdTree.length;\\n  return wl / double(options_->getDbUnits());\\n}\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/SinkClustering.cpp', 'file_path': 'src/cts/src/SinkClustering.cpp', 'file_name': 'SinkClustering.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <limits>\\n#include <map>\\n#include <string>\\n#include <vector>\\n\\n#include \"CtsOptions.h\"\\n#include \"TechChar.h\"\\n#include \"Util.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}  // namespace utl\\n\\nnamespace cts {\\n\\nusing utl::Logger;\\n\\nclass Matching\\n{\\n public:\\n  Matching(unsigned p0, unsigned p1) : p_0(p0), p_1(p1) {}\\n\\n  unsigned getP0() const { return p_0; }\\n  unsigned getP1() const { return p_1; }\\n\\n private:\\n  const unsigned p_0;\\n  const unsigned p_1;\\n};\\n\\nclass SinkClustering\\n{\\n public:\\n  SinkClustering(const CtsOptions* options, TechChar* techChar);\\n\\n  void addPoint(double x, double y) { points_.emplace_back(x, y); }\\n  void addCap(float cap) { pointsCap_.emplace_back(cap); }\\n  void run(unsigned groupSize, float maxDiameter, int scaleFactor);\\n  unsigned getNumPoints() const { return points_.size(); }\\n\\n  const std::vector<Matching>& allMatchings() const { return matchings_; }\\n\\n  const std::vector<std::vector<unsigned>>& sinkClusteringSolution() const\\n  {\\n    return bestSolution_;\\n  }\\n\\n  double getWireLength(const std::vector<Point<double>>& points) const;\\n  int getScaleFactor() const { return scaleFactor_; }\\n\\n private:\\n  void normalizePoints(float maxDiameter = 10);\\n  void computeAllThetas();\\n  void sortPoints();\\n  void writePlotFile();\\n  void findBestMatching(unsigned groupSize);\\n  void writePlotFile(unsigned groupSize);\\n\\n  double computeTheta(double x, double y) const;\\n  unsigned numVertex(unsigned x, unsigned y) const;\\n\\n  bool isLimitExceeded(unsigned size,\\n                       double cost,\\n                       double capCost,\\n                       unsigned sizeLimit);\\n  static bool isOne(double pos);\\n  static bool isZero(double pos);\\n\\n  const CtsOptions* options_;\\n  Logger* logger_;\\n  const TechChar* techChar_;\\n  std::vector<Point<double>> points_;\\n  std::vector<float> pointsCap_;\\n  std::vector<std::pair<double, unsigned>> thetaIndexVector_;\\n  std::vector<Matching> matchings_;\\n  std::map<unsigned, std::vector<Point<double>>> sinkClusters_;\\n  std::vector<std::vector<unsigned>> bestSolution_;\\n  float maxInternalDiameter_;\\n  float capPerUnit_;\\n  bool useMaxCapLimit_;\\n  int scaleFactor_;\\n  static constexpr double max_cap__factor_ = 10;\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/SinkClustering.h', 'file_path': 'src/cts/src/SinkClustering.h', 'file_name': 'SinkClustering.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"TechChar.h\"\\n\\n#include <algorithm>\\n#include <fstream>\\n#include <iomanip>\\n#include <ostream>\\n#include <sstream>\\n\\n#include \"db_sta/dbSta.hh\"\\n#include \"rsz/Resizer.hh\"\\n#include \"sta/Graph.hh\"\\n#include \"sta/Liberty.hh\"\\n#include \"sta/PathAnalysisPt.hh\"\\n#include \"sta/Sdc.hh\"\\n#include \"sta/Search.hh\"\\n#include \"sta/TableModel.hh\"\\n#include \"sta/TimingArc.hh\"\\n#include \"sta/Units.hh\"\\n#include \"utl/Logger.h\"\\n\\nnamespace cts {\\n\\nusing utl::CTS;\\n\\nTechChar::TechChar(CtsOptions* options,\\n                   odb::dbDatabase* db,\\n                   sta::dbSta* sta,\\n                   rsz::Resizer* resizer,\\n                   sta::dbNetwork* db_network,\\n                   Logger* logger)\\n    : options_(options),\\n      db_(db),\\n      resizer_(resizer),\\n      openSta_(sta),\\n      openStaChar_(nullptr),\\n      db_network_(db_network),\\n      logger_(logger),\\n      resPerDBU_(0.0),\\n      capPerDBU_(0.0)\\n{\\n}\\n\\nvoid TechChar::compileLut(const std::vector<TechChar::ResultData>& lutSols)\\n{\\n  logger_->info(CTS, 84, \"Compiling LUT.\");\\n  initLengthUnits();\\n\\n  minSegmentLength_ = toInternalLengthUnit(minSegmentLength_);\\n  maxSegmentLength_ = toInternalLengthUnit(maxSegmentLength_);\\n\\n  reportCharacterizationBounds();  // min and max values already set\\n  checkCharacterizationBounds();\\n\\n  unsigned noSlewDegradationCount = 0;\\n  actualMinInputCap_ = std::numeric_limits<unsigned>::max();\\n  // For the results in each wire segment...\\n  for (ResultData lutLine : lutSols) {\\n    actualMinInputCap_\\n        = std::min(static_cast<unsigned>(lutLine.totalcap), actualMinInputCap_);\\n    // Checks the output slew of the wiresegment.\\n    if (lutLine.isPureWire && lutLine.pinSlew <= lutLine.inSlew) {\\n      ++noSlewDegradationCount;\\n      ++lutLine.pinSlew;\\n    }\\n\\n    const unsigned length = toInternalLengthUnit(lutLine.wirelength);', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='const unsigned length = toInternalLengthUnit(lutLine.wirelength);\\n\\n    WireSegment& segment = createWireSegment(length,\\n                                             (unsigned) lutLine.load,\\n                                             (unsigned) lutLine.pinSlew,\\n                                             lutLine.totalPower,\\n                                             (unsigned) lutLine.pinArrival,\\n                                             (unsigned) lutLine.totalcap,\\n                                             (unsigned) lutLine.inSlew);\\n\\n    if (!(lutLine.isPureWire)) {\\n      // Goes through the topology of the wiresegment and defines the buffer\\n      // locations and masters.\\n      int maxIndex = 0;\\n      if (lutLine.topology.size() % 2 == 0) {\\n        maxIndex = lutLine.topology.size();\\n      } else {\\n        maxIndex = lutLine.topology.size() - 1;\\n      }\\n      for (int topologyIndex = 0; topologyIndex < maxIndex; topologyIndex++) {\\n        const std::string topologyS = lutLine.topology[topologyIndex];\\n        // Each buffered topology always has a wire segment followed by a\\n        // buffer.\\n        if (masterNames_.find(topologyS) == masterNames_.end()) {\\n          // Is a number (i.e. a wire segment).\\n          segment.addBuffer(std::stod(topologyS));\\n        } else {\\n          segment.addBufferMaster(topologyS);\\n        }\\n      }\\n    }\\n  }\\n\\n  if (noSlewDegradationCount > 0) {\\n    logger_->warn(CTS,\\n                  43,\\n                  \"{} wires are pure wire and no slew degradation.\\\\n\"\\n                  \"TritonCTS forced slew degradation on these wires.\",\\n                  noSlewDegradationCount);\\n  }\\n\\n  logger_->info(\\n      CTS, 46, \"    Number of wire segments: {}.\", wireSegments_.size());\\n  logger_->info(CTS,\\n                47,\\n                \"    Number of keys in characterization LUT: {}.\",\\n                keyToWireSegments_.size());\\n\\n  logger_->info(CTS, 48, \"    Actual min input cap: {}.\", actualMinInputCap_);\\n}\\n\\nvoid TechChar::initLengthUnits()\\n{\\n  lengthUnitRatio_ = options_->getWireSegmentUnit() / lengthUnit_;\\n}\\n\\ninline void TechChar::reportCharacterizationBounds() const\\n{\\n  logger_->report(\\n      \"Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew\");\\n\\n  logger_->report(\"{:<12}{:<12}{:<12}{:<12}{:<12}{:<12}\",\\n                  minSegmentLength_,\\n                  maxSegmentLength_,\\n                  minCapacitance_,\\n                  maxCapacitance_,\\n                  minSlew_,\\n                  maxSlew_);\\n}\\n\\ninline void TechChar::checkCharacterizationBounds() const\\n{\\n  if (minSegmentLength_ > MAX_NORMALIZED_VAL\\n      || maxSegmentLength_ > MAX_NORMALIZED_VAL\\n      || minCapacitance_ > MAX_NORMALIZED_VAL\\n      || maxCapacitance_ > MAX_NORMALIZED_VAL || minSlew_ > MAX_NORMALIZED_VAL\\n      || maxSlew_ > MAX_NORMALIZED_VAL) {\\n    logger_->error(\\n        CTS,\\n        65,\\n        \"Normalized values in the LUT should be in the range [1, {}\\\\n\"\\n        \"    Check the table above to see the normalization ranges and your \"\\n        \"    characterization configuration.\",\\n        std::to_string(MAX_NORMALIZED_VAL));\\n  }\\n}\\n\\ninline WireSegment& TechChar::createWireSegment(uint8_t length,\\n                                                uint8_t load,\\n                                                uint8_t outputSlew,\\n                                                double power,\\n                                                unsigned delay,\\n                                                uint8_t inputCap,\\n                                                uint8_t inputSlew)\\n{\\n  wireSegments_.emplace_back(\\n      length, load, outputSlew, power, delay, inputCap, inputSlew);\\n\\n  const unsigned segmentIdx = wireSegments_.size() - 1;\\n  const unsigned key = computeKey(length, load, outputSlew);\\n\\n  if (keyToWireSegments_.find(key) == keyToWireSegments_.end()) {\\n    keyToWireSegments_[key] = std::deque<unsigned>();\\n  }\\n\\n  keyToWireSegments_[key].push_back(segmentIdx);', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (keyToWireSegments_.find(key) == keyToWireSegments_.end()) {\\n    keyToWireSegments_[key] = std::deque<unsigned>();\\n  }\\n\\n  keyToWireSegments_[key].push_back(segmentIdx);\\n\\n  return wireSegments_.back();\\n}\\n\\nvoid TechChar::forEachWireSegment(\\n    const std::function<void(unsigned, const WireSegment&)>& func) const\\n{\\n  for (unsigned idx = 0; idx < wireSegments_.size(); ++idx) {\\n    func(idx, wireSegments_[idx]);\\n  }\\n};\\n\\nvoid TechChar::forEachWireSegment(\\n    uint8_t length,\\n    uint8_t load,\\n    uint8_t outputSlew,\\n    const std::function<void(unsigned, const WireSegment&)>& func) const\\n{\\n  const unsigned key = computeKey(length, load, outputSlew);\\n\\n  if (keyToWireSegments_.find(key) != keyToWireSegments_.end()) {\\n    const std::deque<unsigned>& wireSegmentsIdx = keyToWireSegments_.at(key);\\n    for (unsigned idx : wireSegmentsIdx) {\\n      func(idx, wireSegments_[idx]);\\n    }\\n  }\\n}\\n\\nvoid TechChar::report() const\\n{\\n  logger_->report(\"\\\\n\");\\n  logger_->report(\\n      \"*********************************************************************\");\\n  logger_->report(\\n      \"*                     Report Characterization                       *\");\\n  logger_->report(\\n      \"*********************************************************************\");\\n  logger_->report(\\n      \"     Idx  Len  Load      Out slew    Power   Delay\"\\n      \"   In cap  In slew Buf     Buf Locs\");\\n\\n  forEachWireSegment([&](unsigned idx, const WireSegment& segment) {\\n    std::string buffLocs;\\n    for (unsigned idx = 0; idx < segment.getNumBuffers(); ++idx) {\\n      buffLocs += std::to_string(segment.getBufferLocation(idx)) + \" \";\\n    }\\n\\n    logger_->report(\"     {:<5}{:<5}{:<10}{:<12}{:<8}{:<8}{:<8}{:<8}{:<10}{}\",\\n                    idx,\\n                    segment.getLength(),\\n                    segment.getLoad(),\\n                    segment.getOutputSlew(),\\n                    segment.getPower(),\\n                    segment.getDelay(),\\n                    segment.getInputCap(),\\n                    segment.getInputSlew(),\\n                    segment.isBuffered(),\\n                    buffLocs);\\n  });\\n\\n  logger_->report(\\n      \"*************************************************************\");\\n}\\n\\nvoid TechChar::reportSegments(uint8_t length,\\n                              uint8_t load,\\n                              uint8_t outputSlew) const\\n{\\n  logger_->report(\"\\\\n\");\\n  logger_->report(\\n      \"*********************************************************************\");\\n  logger_->report(\\n      \"*                     Report Characterization                       *\");\\n  logger_->report(\\n      \"*********************************************************************\");\\n\\n  logger_->report(\\n      \" Reporting wire segments with length: {} load: {} out slew: {}\",\\n      length,\\n      load,\\n      outputSlew);\\n\\n  logger_->report(\\n      \"     Idx  Len  Load      Out slew    Power   Delay\"\\n      \"   In cap  In slew Buf     Buf Locs\");\\n\\n  forEachWireSegment(\\n      length, load, outputSlew, [&](unsigned idx, const WireSegment& segment) {\\n        std::string buffLocs;\\n        for (unsigned idx = 0; idx < segment.getNumBuffers(); ++idx) {\\n          buffLocs += std::to_string(segment.getBufferLocation(idx)) + \" \";\\n        }\\n        logger_->report(\\n            \"     {:<5}{:<5}{:<10}{:<12}{:<8}{:<8}{:<8}{:<8}{:<10}{}\",\\n            idx,\\n            segment.getLength(),\\n            segment.getLoad(),\\n            segment.getOutputSlew(),\\n            segment.getPower(),\\n            segment.getDelay(),\\n            segment.getInputCap(),\\n            segment.getInputSlew(),\\n            segment.isBuffered(),\\n            buffLocs);\\n      });\\n}', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TechChar::printCharacterization() const\\n{\\n  logger_->report(\"minSegmentLength = {}\", minSegmentLength_);\\n  logger_->report(\"maxSegmentLength = {}\", maxSegmentLength_);\\n  logger_->report(\"minCapacitance = {}\", minCapacitance_);\\n  logger_->report(\"maxCapacitance = {}\", maxCapacitance_);\\n  logger_->report(\"minSlew = {}\", minSlew_);\\n  logger_->report(\"maxSlew = {}\", maxSlew_);\\n  logger_->report(\"wireSegmentUnit = {}\", options_->getWireSegmentUnit());\\n\\n  logger_->report(\\n      \"\\\\nidx length load outSlew power delay inCap inSlew pureWire bufLoc\");\\n  forEachWireSegment([&](unsigned idx, const WireSegment& segment) {\\n    std::string buffer_locations;\\n    for (unsigned idx = 0; idx < segment.getNumBuffers(); ++idx) {\\n      buffer_locations += std::to_string(segment.getBufferLocation(idx)) + \" \";\\n    }\\n\\n    logger_->report(\"{:6} {:2} {:2} {:2} {:.2e} {:4} {:2} {:2} {} {}\",\\n                    idx,\\n                    (unsigned) segment.getLength(),\\n                    (unsigned) segment.getLoad(),\\n                    (unsigned) segment.getOutputSlew(),\\n                    segment.getPower(),\\n                    segment.getDelay(),\\n                    (unsigned) segment.getInputCap(),\\n                    (unsigned) segment.getInputSlew(),\\n                    !segment.isBuffered(),\\n                    buffer_locations);\\n  });\\n}\\n\\nvoid TechChar::printSolution() const\\n{\\n  logger_->report(\"idx <length,buffer>*\");\\n  forEachWireSegment([&](unsigned idx, const WireSegment& segment) {\\n    std::string report = std::to_string(idx) + \" \";\\n\\n    if (segment.isBuffered()) {\\n      for (unsigned idx = 0; idx < segment.getNumBuffers(); ++idx) {\\n        const float wirelengthValue\\n            = segment.getBufferLocation(idx)\\n              * ((float) (segment.getLength())\\n                 * (float) (options_->getWireSegmentUnit()));\\n\\n        report += std::to_string(lround(wirelengthValue));\\n        report += \",\" + segment.getBufferMaster(idx);\\n        if (!(idx + 1 >= segment.getNumBuffers())) {\\n          report += \",\";\\n        }\\n      }\\n    } else {\\n      const float wirelengthValue = (float) (segment.getLength())\\n                                    * (float) (options_->getWireSegmentUnit());\\n      report += std::to_string(lround(wirelengthValue));\\n    }\\n\\n    logger_->report(\"{}\", report);\\n  });\\n}\\n\\nvoid TechChar::createFakeEntries(unsigned length, unsigned fakeLength)\\n{\\n  // This condition would just duplicate wires that already exist\\n  if (length == fakeLength) {\\n    return;\\n  }\\n\\n  logger_->warn(CTS, 45, \"Creating fake entries in the LUT.\");\\n  for (unsigned load = 1; load <= getMaxCapacitance(); ++load) {\\n    for (unsigned outSlew = 1; outSlew <= getMaxSlew(); ++outSlew) {\\n      forEachWireSegment(\\n          length, load, outSlew, [&](unsigned key, const WireSegment& seg) {\\n            const unsigned power = seg.getPower();\\n            const unsigned delay = seg.getDelay();\\n            const unsigned inputCap = seg.getInputCap();\\n            const unsigned inputSlew = seg.getInputSlew();\\n\\n            WireSegment& fakeSeg = createWireSegment(\\n                fakeLength, load, outSlew, power, delay, inputCap, inputSlew);\\n\\n            for (unsigned buf = 0; buf < seg.getNumBuffers(); ++buf) {\\n              fakeSeg.addBuffer(seg.getBufferLocation(buf));\\n              fakeSeg.addBufferMaster(seg.getBufferMaster(buf));\\n            }\\n          });\\n    }\\n  }\\n}\\n\\nvoid TechChar::reportSegment(unsigned key) const\\n{\\n  const WireSegment& seg = getWireSegment(key);\\n\\n  logger_->report(\\n      \"    Key: {} inSlew: {} inCap: {} outSlew: {} load: {} length: {} delay: \"\\n      \"{}\",\\n      key,\\n      seg.getInputSlew(),\\n      seg.getInputCap(),\\n      seg.getOutputSlew(),\\n      seg.getLoad(),\\n      seg.getLength(),\\n      seg.getDelay());\\n\\n  for (unsigned idx = 0; idx < seg.getNumBuffers(); ++idx) {\\n    logger_->report(\"      location: {} buffer: {}\",\\n                    seg.getBufferLocation(idx),\\n                    seg.getBufferMaster(idx));\\n  }\\n}', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TechChar::initClockLayerResCap(float dbUnitsPerMicron)\\n{\\n  // Clock RC should be set with set_wire_rc -clock\\n  sta::Corner* corner = openSta_->cmdCorner();\\n\\n  // convert from per meter to per dbu\\n  capPerDBU_ = resizer_->wireClkCapacitance(corner) * 1e-6 / dbUnitsPerMicron;\\n  resPerDBU_ = resizer_->wireClkResistance(corner) * 1e-6 / dbUnitsPerMicron;\\n\\n  if (resPerDBU_ == 0.0 || capPerDBU_ == 0.0) {\\n    logger_->warn(CTS,\\n                  104,\\n                  \"Clock wire resistance/capacitance values are zero.\\\\nUse \"\\n                  \"set_wire_rc to set them.\");\\n  }\\n}\\n\\n// Characterization Methods\\n\\nvoid TechChar::initCharacterization()\\n{\\n  odb::dbChip* chip = db_->getChip();\\n  odb::dbBlock* block = chip->getBlock();\\n  const float dbUnitsPerMicron = block->getDbUnitsPerMicron();\\n\\n  initClockLayerResCap(dbUnitsPerMicron);\\n\\n  // Gets the buffer masters and its in/out pins.\\n  std::vector<std::string> masterVector = options_->getBufferList();\\n  if (masterVector.size() < 1) {\\n    logger_->error(CTS, 73, \"Buffer not found. Check your -buf_list input.\");\\n  }\\n  for (const std::string& masterString : masterVector) {\\n    odb::dbMaster* testBuf = db_->findMaster(masterString.c_str());\\n    if (testBuf == nullptr) {\\n      logger_->error(CTS,\\n                     74,\\n                     \"Buffer {} not found. Check your -buf_list input.\",\\n                     masterString);\\n    }\\n    auto* libertyCell = db_network_->findLibertyCell(masterString.c_str());\\n    if (libertyCell == nullptr) {\\n      logger_->error(CTS, 106, \"No Liberty found for buffer {}.\", masterString);\\n    }\\n    masterNames_.insert(masterString);\\n  }\\n\\n  float maxBuffCap = 0.0;\\n  std::string bufMasterName;\\n  for (int i = 0; i < masterVector.size(); i++) {\\n    float maxCap = 0.0;\\n    bool maxCapExist = false;\\n    odb::dbMaster* buf = db_->findMaster(masterVector[i].c_str());\\n    sta::Cell* masterCell = db_network_->dbToSta(buf);\\n    sta::LibertyCell* libertyCell = db_network_->libertyCell(masterCell);\\n    sta::LibertyPort *input, *output;\\n    libertyCell->bufferPorts(input, output);\\n    output->capacitanceLimit(sta::MinMax::max(), maxCap, maxCapExist);\\n    sta::LibertyLibrary* lib = libertyCell->libertyLibrary();\\n    if (!maxCapExist)\\n      lib->defaultMaxCapacitance(maxCap, maxCapExist);\\n    if (!maxCapExist)\\n      logger_->error(\\n          CTS, 111, \"No max capacitance found for cell {}.\", masterVector[i]);\\n    if (maxCap >= maxBuffCap) {\\n      maxBuffCap = maxCap;\\n      charBuf_ = buf;\\n      bufMasterName = masterVector[i];\\n    }\\n  }\\n\\n  if (bufMasterName == \"\") {\\n    logger_->error(\\n        CTS,\\n        113,\\n        \"Characterization buffer is not defined.\\\\n\"\\n        \"    Check that -buf_list has supported buffers from platform.\");\\n  } else {\\n    logger_->info(CTS, 49, \"Characterization buffer is: {}.\", bufMasterName);\\n  }\\n\\n  odb::dbMaster* sinkMaster\\n      = db_->findMaster(options_->getSinkBuffer().c_str());\\n\\n  for (odb::dbMTerm* masterTerminal : charBuf_->getMTerms()) {\\n    if (masterTerminal->getIoType() == odb::dbIoType::INPUT\\n        && (masterTerminal->getSigType() == odb::dbSigType::SIGNAL\\n            || masterTerminal->getSigType() == odb::dbSigType::CLOCK)) {\\n      charBufIn_ = masterTerminal;\\n    } else if (masterTerminal->getIoType() == odb::dbIoType::OUTPUT\\n               && masterTerminal->getSigType() == odb::dbSigType::SIGNAL) {\\n      charBufOut_ = masterTerminal;\\n    }\\n  }\\n\\n  if (!charBufIn_) {\\n    logger_->error(\\n        CTS, 534, \"Could not find buffer input port for {}.\", bufMasterName);\\n  }', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (!charBufIn_) {\\n    logger_->error(\\n        CTS, 534, \"Could not find buffer input port for {}.\", bufMasterName);\\n  }\\n\\n  if (!charBufOut_) {\\n    logger_->error(\\n        CTS, 541, \"Could not find buffer output port for {}.\", bufMasterName);\\n  }\\n  // Creates the new characterization block. (Wiresegments are created here\\n  // instead of the main block)\\n  const char* characterizationBlockName = \"CharacterizationBlock\";\\n  if (auto char_block = block->findChild(characterizationBlockName)) {\\n    odb::dbBlock::destroy(char_block);\\n  }\\n  charBlock_ = odb::dbBlock::create(block, characterizationBlockName);\\n\\n  // Defines the different wirelengths to test and the characterization unit.\\n  const unsigned wirelengthIterations = options_->getCharWirelengthIterations();\\n  unsigned maxWirelength = (charBuf_->getHeight() * 10)\\n                           * wirelengthIterations;  // Hard-coded limit\\n  if (options_->getWireSegmentUnit() == 0) {\\n    const unsigned charaunit = charBuf_->getHeight() * 10;\\n    options_->setWireSegmentUnit(charaunit);\\n  } else {\\n    // Updates the units to DBU.\\n    const unsigned segmentDistance = options_->getWireSegmentUnit();\\n    options_->setWireSegmentUnit(segmentDistance * dbUnitsPerMicron);\\n  }\\n\\n  // Required to make sure that the fake entry for minLengthSinkRegion\\n  // exists (see HTreeBuilder::run())\\n  if (options_->isFakeLutEntriesEnabled()) {\\n    maxWirelength = std::max(maxWirelength, 2 * options_->getWireSegmentUnit());\\n  }\\n\\n  for (unsigned wirelengthInter = options_->getWireSegmentUnit();\\n       (wirelengthInter <= maxWirelength)\\n       && (wirelengthInter\\n           <= wirelengthIterations * options_->getWireSegmentUnit());\\n       wirelengthInter += options_->getWireSegmentUnit()) {\\n    wirelengthsToTest_.push_back(wirelengthInter);\\n  }\\n\\n  if (wirelengthsToTest_.size() < 1) {\\n    logger_->error(\\n        CTS,\\n        75,\\n        \"Error generating the wirelengths to test.\\\\n\"\\n        \"    Check the -wire_unit parameter or the technology files.\");\\n  }\\n\\n  setLengthUnit(charBuf_->getHeight() * 10 / 2);\\n\\n  // Gets the max slew and max cap if they weren\\'t added as parameters.\\n  float maxSlew = 0.0;\\n  float maxCap = 0.0;\\n  if (options_->getMaxCharSlew() == 0 || options_->getMaxCharCap() == 0) {\\n    sta::Cell* masterCell = db_network_->dbToSta(charBuf_);\\n    sta::Cell* sinkCell = db_network_->dbToSta(sinkMaster);\\n    sta::LibertyCell* libertyCell = db_network_->libertyCell(masterCell);\\n    sta::LibertyCell* libertySinkCell = db_network_->libertyCell(sinkCell);\\n    bool maxSlewExist = false;\\n    bool maxCapExist = false;\\n\\n    if (!libertyCell) {\\n      logger_->error(CTS, 96, \"No Liberty cell found for {}.\", bufMasterName);\\n    } else {\\n      sta::LibertyPort *input, *output;\\n      libertyCell->bufferPorts(input, output);\\n      sta::LibertyLibrary* lib = libertyCell->libertyLibrary();\\n\\n      output->slewLimit(sta::MinMax::max(), maxSlew, maxSlewExist);\\n      if (!maxSlewExist)\\n        lib->defaultMaxSlew(maxSlew, maxSlewExist);\\n      if (!maxSlewExist)\\n        logger_->error(\\n            CTS, 107, \"No max slew found for cell {}.\", bufMasterName);\\n\\n      output->capacitanceLimit(sta::MinMax::max(), maxCap, maxCapExist);\\n      if (!maxCapExist)\\n        lib->defaultMaxCapacitance(maxCap, maxCapExist);\\n      if (!maxCapExist)\\n        logger_->error(\\n            CTS, 108, \"No max capacitance found for cell {}.\", bufMasterName);\\n      options_->setMaxCharSlew(maxSlew);\\n      options_->setMaxCharCap(maxCap);\\n    }\\n    if (!libertySinkCell) {\\n      logger_->error(\\n          CTS, 76, \"No Liberty cell found for {}.\", options_->getSinkBuffer());\\n    } else {\\n      sta::LibertyPort *input, *output;\\n      libertySinkCell->bufferPorts(input, output);\\n      options_->setSinkBufferInputCap(input->capacitance());\\n    }\\n  } else {\\n    maxSlew = options_->getMaxCharSlew();\\n    maxCap = options_->getMaxCharCap();\\n  }\\n\\n  const unsigned slewSteps = options_->getSlewSteps();\\n  const unsigned loadSteps = options_->getCapSteps();', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='const unsigned slewSteps = options_->getSlewSteps();\\n  const unsigned loadSteps = options_->getCapSteps();\\n\\n  charSlewStepSize_ = maxSlew / slewSteps;\\n  charCapStepSize_ = maxCap / loadSteps;\\n\\n  // Creates the different slews and loads to test.\\n  for (int step = 1; step <= slewSteps; ++step) {\\n    slewsToTest_.push_back(step * charSlewStepSize_);\\n  }\\n  for (int step = 1; step <= loadSteps; ++step) {\\n    loadsToTest_.push_back(step * charCapStepSize_);\\n  }\\n\\n  if ((loadsToTest_.size() < 1) || (slewsToTest_.size() < 1)) {\\n    logger_->error(\\n        CTS,\\n        78,\\n        \"Error generating the wirelengths to test.\\\\n\"\\n        \"    Check the parameters -max_cap/-max_slew/-cap_inter/-slew_inter\\\\n\"\\n        \"          or the technology files.\");\\n  }\\n}\\n\\nstd::vector<TechChar::SolutionData> TechChar::createPatterns(\\n    unsigned setupWirelength)\\n{\\n  // Sets the number of nodes (wirelength/characterization unit) that a buffer\\n  // can be placed and...\\n  //...the number of topologies (combinations of buffers, considering only 1\\n  // drive) that can exist.\\n  const unsigned numberOfNodes\\n      = setupWirelength / options_->getWireSegmentUnit();\\n  const unsigned numberOfTopologies = 1 << numberOfNodes;\\n  std::vector<SolutionData> topologiesVector;\\n  odb::dbNet* net = nullptr;', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// For each possible topology...\\n  for (unsigned solutionCounterInt = 0; solutionCounterInt < numberOfTopologies;\\n       solutionCounterInt++) {\\n    // Creates a bitset that represents the buffer locations.\\n    const std::bitset<5> solutionCounter(solutionCounterInt);\\n    unsigned short int wireCounter = 0;\\n    SolutionData topology;\\n    // Creates the starting net.\\n    const std::string netName = \"net_\" + std::to_string(setupWirelength) + \"_\"\\n                                + solutionCounter.to_string() + \"_\"\\n                                + std::to_string(wireCounter);\\n    net = odb::dbNet::create(charBlock_, netName.c_str());\\n    odb::dbWire::create(net);\\n    net->setSigType(odb::dbSigType::SIGNAL);\\n    // Creates the input port.\\n    const std::string inPortName\\n        = \"in_\" + std::to_string(setupWirelength) + solutionCounter.to_string();\\n    odb::dbBTerm* inPort = odb::dbBTerm::create(\\n        net, inPortName.c_str());  // sig type is signal by default\\n    inPort->setIoType(odb::dbIoType::INPUT);\\n    odb::dbBPin* inPortPin = odb::dbBPin::create(inPort);\\n    // Updates the topology with the new port.\\n    topology.inPort = inPortPin;\\n    // Iterating through possible buffers...\\n    unsigned nodesWithoutBuf = 0;\\n    bool isPureWire = true;\\n    for (unsigned nodeIndex = 0; nodeIndex < numberOfNodes; nodeIndex++) {\\n      if (solutionCounter[nodeIndex] == 0) {\\n        // Not a buffer, only a wire segment.\\n        nodesWithoutBuf++;\\n      } else {\\n        // Buffer, need to create the instance and a new net.\\n        nodesWithoutBuf++;\\n        // Creates a new buffer instance.\\n        const std::string bufName = \"buf_\" + std::to_string(setupWirelength)\\n                                    + \"_\" + solutionCounter.to_string() + \"_\"\\n                                    + std::to_string(wireCounter);\\n        odb::dbInst* bufInstance\\n            = odb::dbInst::create(charBlock_, charBuf_, bufName.c_str());\\n        odb::dbITerm* bufInstanceInPin = bufInstance->getITerm(charBufIn_);\\n        odb::dbITerm* bufInstanceOutPin = bufInstance->getITerm(charBufOut_);\\n        bufInstanceInPin->connect(net);\\n        // Updates the topology with the old net and number of nodes that didn\\'t\\n        // have buffers until now.\\n        topology.netVector.push_back(net);\\n        topology.nodesWithoutBufVector.push_back(nodesWithoutBuf);\\n        // Creates a new net.\\n        wireCounter++;\\n        const std::string netName = \"net_\" + std::to_string(setupWirelength)\\n                                    + \"_\" + solutionCounter.to_string() + \"_\"\\n                                    + std::to_string(wireCounter);\\n        net = odb::dbNet::create(charBlock_, netName.c_str());\\n        odb::dbWire::create(net);\\n        bufInstanceOutPin->connect(net);\\n        net->setSigType(odb::dbSigType::SIGNAL);\\n        // Updates the topology wih the new instance and the current topology\\n        // (as a vector of strings).\\n        topology.instVector.push_back(bufInstance);\\n        topology.topologyDescriptor.push_back(\\n            std::to_string(nodesWithoutBuf * options_->getWireSegmentUnit()));\\n        topology.topologyDescriptor.push_back(charBuf_->getName());\\n        nodesWithoutBuf = 0;\\n        isPureWire = false;\\n      }\\n    }\\n    // Finishing up the topology with the output port.\\n    const std::string outPortName = \"out_\" + std::to_string(setupWirelength)\\n                                    + solutionCounter.to_string();\\n    odb::dbBTerm* outPort = odb::dbBTerm::create(\\n        net, outPortName.c_str());  // sig type is signal by default\\n    outPort->setIoType(odb::dbIoType::OUTPUT);\\n    odb::dbBPin* outPortPin = odb::dbBPin::create(outPort);\\n    // Updates the topology with the output port, old new, possible instances\\n    // and other attributes.\\n    topology.outPort = outPortPin;\\n    if (isPureWire) {\\n      topology.instVector.push_back(nullptr);\\n    }\\n    topology.isPureWire = isPureWire;\\n    topology.netVector.push_back(net);', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='topology.outPort = outPortPin;\\n    if (isPureWire) {\\n      topology.instVector.push_back(nullptr);\\n    }\\n    topology.isPureWire = isPureWire;\\n    topology.netVector.push_back(net);\\n    topology.nodesWithoutBufVector.push_back(nodesWithoutBuf);\\n    if (nodesWithoutBuf != 0) {\\n      topology.topologyDescriptor.push_back(\\n          std::to_string(nodesWithoutBuf * options_->getWireSegmentUnit()));\\n    }\\n    // Go to the next topology.\\n    topologiesVector.push_back(topology);\\n  }\\n  return topologiesVector;\\n}', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TechChar::createStaInstance()\\n{\\n  // Creates a new OpenSTA instance that is used only for the characterization.\\n  // Creates the new instance based on the charcterization block.\\n  openStaChar_ = openSta_->makeBlockSta(charBlock_);\\n  // Gets the corner and other analysis attributes from the new instance.\\n  charCorner_ = openStaChar_->cmdCorner();\\n  sta::PathAPIndex path_ap_index\\n      = charCorner_->findPathAnalysisPt(sta::MinMax::max())->index();\\n  sta::Corners* corners = openStaChar_->search()->corners();\\n  charPathAnalysis_ = corners->findPathAnalysisPt(path_ap_index);\\n}\\n\\nvoid TechChar::setParasitics(\\n    const std::vector<TechChar::SolutionData>& topologiesVector,\\n    unsigned setupWirelength)\\n{\\n  // For each topology...\\n  for (const SolutionData& solution : topologiesVector) {\\n    // For each net in the topolgy -> set the parasitics.\\n    for (unsigned netIndex = 0; netIndex < solution.netVector.size();\\n         ++netIndex) {\\n      // Gets the ITerms (instance pins) and BTerms (other high-level pins) from\\n      // the current net.\\n      odb::dbNet* net = solution.netVector[netIndex];\\n      const unsigned nodesWithoutBuf = solution.nodesWithoutBufVector[netIndex];\\n      odb::dbBTerm* inBTerm = solution.inPort->getBTerm();\\n      odb::dbBTerm* outBTerm = solution.outPort->getBTerm();\\n      odb::dbSet<odb::dbBTerm> netBTerms = net->getBTerms();\\n      odb::dbSet<odb::dbITerm> netITerms = net->getITerms();\\n      sta::Pin* firstPin = nullptr;\\n      sta::Pin* lastPin = nullptr;\\n      // Gets the sta::Pin from the beginning and end of the net.\\n      if (netBTerms.size() > 1) {  // Parasitics for a purewire segment.\\n                                   // First and last pin are already available.\\n        firstPin = db_network_->dbToSta(inBTerm);\\n        lastPin = db_network_->dbToSta(outBTerm);\\n      } else if (netBTerms.size()\\n                 == 1) {  // Parasitics for the end/start of a net.\\n                          // One Port and one instance pin.\\n        odb::dbBTerm* netBTerm = net->get1stBTerm();\\n        odb::dbITerm* netITerm = net->get1stITerm();\\n        if (netBTerm == inBTerm) {\\n          firstPin = db_network_->dbToSta(netBTerm);\\n          lastPin = db_network_->dbToSta(netITerm);\\n        } else {\\n          firstPin = db_network_->dbToSta(netITerm);\\n          lastPin = db_network_->dbToSta(netBTerm);\\n        }\\n      } else {  // Parasitics for a net that is between two buffers. Need to\\n                // iterate over the net ITerms.\\n        for (odb::dbITerm* iterm : netITerms) {\\n          if (iterm != nullptr) {\\n            if (iterm->getIoType() == odb::dbIoType::INPUT) {\\n              lastPin = db_network_->dbToSta(iterm);\\n            }\\n\\n            if (iterm->getIoType() == odb::dbIoType::OUTPUT) {\\n              firstPin = db_network_->dbToSta(iterm);\\n            }\\n\\n            if (firstPin != nullptr && lastPin != nullptr) {\\n              break;\\n            }\\n          }\\n        }\\n      }\\n      // Sets the Pi and Elmore information.\\n      const unsigned charUnit = options_->getWireSegmentUnit();\\n      const double wire_cap = nodesWithoutBuf * charUnit * capPerDBU_;\\n      const double wire_res = nodesWithoutBuf * charUnit * resPerDBU_;\\n      openStaChar_->makePiElmore(firstPin,\\n                                 sta::RiseFall::rise(),\\n                                 sta::MinMaxAll::all(),\\n                                 wire_cap / 2,\\n                                 wire_res,\\n                                 wire_cap / 2);\\n      openStaChar_->setElmore(firstPin,\\n                              lastPin,\\n                              sta::RiseFall::rise(),\\n                              sta::MinMaxAll::all(),\\n                              wire_res * wire_cap);\\n    }\\n  }\\n}', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content=\"TechChar::ResultData TechChar::computeTopologyResults(\\n    const TechChar::SolutionData& solution,\\n    sta::Vertex* outPinVert,\\n    float load,\\n    float inSlew,\\n    unsigned setupWirelength)\\n{\\n  ResultData results;\\n  results.wirelength = setupWirelength;\\n  results.topology = solution.topologyDescriptor;\\n  results.isPureWire = solution.isPureWire;\\n  results.load = load;\\n  results.inSlew = inSlew;\\n  // Computations for power, requires the PowerResults class from OpenSTA.\\n  float totalPower = 0;\\n  if (!solution.isPureWire) {\\n    // If it isn't a pure wire solution, get the sum of the total power of each\\n    // buffer.\\n    for (odb::dbInst* bufferInst : solution.instVector) {\\n      sta::Instance* bufferInstSta = db_network_->dbToSta(bufferInst);\\n      sta::PowerResult instResults\\n          = openStaChar_->power(bufferInstSta, charCorner_);\\n      totalPower = totalPower + instResults.total();\\n    }\\n  }\\n  results.totalPower = totalPower;\\n  // Computations for input capacitance.\\n  float incap = 0;\\n  if (solution.isPureWire) {\\n    // For pure-wire, sum of the current load with the capacitance of the net.\\n    incap = load + (setupWirelength * capPerDBU_);\\n  } else {\\n    // For buffered solutions, add the cap of the input of the first buffer\\n    // with the capacitance of the left-most net.\\n    float length = std::stod(solution.topologyDescriptor[0]);\\n    sta::LibertyCell* firstInstLiberty = db_network_->libertyCell(\\n        db_network_->dbToSta(solution.instVector[0]));\\n    sta::LibertyPort* firstPinLiberty\\n        = firstInstLiberty->findLibertyPort(charBufIn_->getName().c_str());\\n    float firstPinCap = firstPinLiberty->capacitance();\\n    incap = firstPinCap + length * capPerDBU_;\\n  }\\n  const float totalcap\\n      = std::round(incap / charCapStepSize_) * charCapStepSize_;\\n  results.totalcap = totalcap;\\n  // Computations for delay.\\n  const float pinArrival = openStaChar_->vertexArrival(\\n      outPinVert, sta::RiseFall::fall(), charPathAnalysis_);\\n  results.pinArrival = pinArrival;\\n  // Computations for output slew.\\n  const float pinRise = openStaChar_->vertexSlew(\\n      outPinVert, sta::RiseFall::rise(), sta::MinMax::max());\\n  const float pinFall = openStaChar_->vertexSlew(\\n      outPinVert, sta::RiseFall::fall(), sta::MinMax::max());\\n  const float pinSlew = std::round((pinRise + pinFall) / 2 / charSlewStepSize_)\\n                        * charSlewStepSize_;\\n  results.pinSlew = pinSlew;\\n\\n  return results;\\n}\", metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content=\"return results;\\n}\\n\\nvoid TechChar::updateBufferTopologies(TechChar::SolutionData& solution)\\n{\\n  unsigned index = 0;\\n  // Change the buffer topology by increasing the size of the buffers.\\n  // After testing all the sizes for the current buffer, increment the size of\\n  // the next one (works like a carry mechanism). Ex for 4 different buffers:\\n  // 103-> 110 -> 111 -> 112 -> 113 -> 120 ...\\n  bool done = false;\\n  while (!done) {\\n    // Gets the iterator to the beggining of the masterNames_ set.\\n    std::set<std::string>::iterator masterItr\\n        = masterNames_.find(solution.instVector[index]->getMaster()->getName());\\n    // Gets the iterator to the end of the masterNames_ set.\\n    std::set<std::string>::iterator masterFinalItr = masterNames_.end();\\n    masterFinalItr--;\\n    if (masterItr == masterFinalItr) {\\n      // If the iterator can't increment past the final iterator...\\n      // change the current buf master to the charBuf_ and try to go to next\\n      // instance.\\n      odb::dbInst* inst = solution.instVector[index];\\n      inst->swapMaster(charBuf_);\\n      unsigned topologyCounter = 0;\\n      for (unsigned topologyIndex = 0;\\n           topologyIndex < solution.topologyDescriptor.size();\\n           topologyIndex++) {\\n        // Iterates through the topologyDescriptor to set the new information\\n        //(string representing the current buffer)\\n        std::string topologyS = solution.topologyDescriptor[topologyIndex];\\n        if (!(masterNames_.find(topologyS) == masterNames_.end())) {\\n          if (topologyCounter == index) {\\n            std::set<std::string>::iterator firstMaster = masterNames_.begin();\\n            solution.topologyDescriptor[topologyIndex] = *firstMaster;\\n            break;\\n          }\\n          topologyCounter++;\\n        }\\n      }\\n      index++;\\n    } else {\\n      // Increment the iterator and change the current buffer to the new size.\\n      masterItr++;\\n      const std::string masterString = *masterItr;\\n      odb::dbMaster* newBufMaster = db_->findMaster(masterString.c_str());\\n      odb::dbInst* inst = solution.instVector[index];\\n      inst->swapMaster(newBufMaster);\\n      unsigned topologyCounter = 0;\\n      for (unsigned topologyIndex = 0;\\n           topologyIndex < solution.topologyDescriptor.size();\\n           topologyIndex++) {\\n        const std::string topologyS\\n            = solution.topologyDescriptor[topologyIndex];\\n        if (!(masterNames_.find(topologyS) == masterNames_.end())) {\\n          if (topologyCounter == index) {\\n            solution.topologyDescriptor[topologyIndex] = masterString;\\n            break;\\n          }\\n          topologyCounter++;\\n        }\\n      }\\n      done = true;\\n    }\\n    if (index >= solution.instVector.size()) {\\n      // If the next instance doesn't exist, all the topologies were tested ->\\n      // exit the function.\\n      done = true;\\n    }\\n  }\\n}\\n\\nstd::vector<TechChar::ResultData> TechChar::characterizationPostProcess()\\n{\\n  // Post-process of the characterization results.\\n  std::vector<ResultData> selectedSolutions;\\n  // Select only a subset of the total results. If, for a combination of input\\n  // cap, wirelength, load and output slew, more than 3 results exists -> select\\n  // only 3 of them.\\n  for (auto& keyResults : solutionMap_) {\\n    std::vector<ResultData> resultVector = keyResults.second;\\n    for (ResultData selectedResults : resultVector) {\\n      selectedSolutions.push_back(selectedResults);\\n    }\\n  }\", metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Creates variables to set the max and min values. These are normalized.\\n  unsigned minResultWirelength = std::numeric_limits<unsigned>::max();\\n  unsigned maxResultWirelength = 0;\\n  unsigned minResultCapacitance = std::numeric_limits<unsigned>::max();\\n  unsigned maxResultCapacitance = 0;\\n  unsigned minResultSlew = std::numeric_limits<unsigned>::max();\\n  unsigned maxResultSlew = 0;\\n  std::vector<ResultData> convertedSolutions;\\n  for (ResultData solution : selectedSolutions) {\\n    if (solution.pinSlew <= options_->getMaxCharSlew()) {\\n      ResultData convertedResult;\\n      // Processing and normalizing of output slew.\\n      convertedResult.pinSlew = normalizeCharResults(\\n          solution.pinSlew, charSlewStepSize_, &minResultSlew, &maxResultSlew);\\n      // Processing and normalizing of input slew.\\n      convertedResult.inSlew = normalizeCharResults(\\n          solution.inSlew, charSlewStepSize_, &minResultSlew, &maxResultSlew);\\n      // Processing and normalizing of input cap.\\n      convertedResult.totalcap = normalizeCharResults(solution.totalcap,\\n                                                      charCapStepSize_,\\n                                                      &minResultCapacitance,\\n                                                      &maxResultCapacitance);\\n      // Processing and normalizing of load.\\n      convertedResult.load = normalizeCharResults(solution.load,\\n                                                  charCapStepSize_,\\n                                                  &minResultCapacitance,\\n                                                  &maxResultCapacitance);\\n      // Processing and normalizing of the wirelength.\\n      convertedResult.wirelength\\n          = normalizeCharResults(solution.wirelength,\\n                                 options_->getWireSegmentUnit(),\\n                                 &minResultWirelength,\\n                                 &maxResultWirelength);\\n      // Processing and normalizing of delay.\\n      convertedResult.pinArrival\\n          = std::ceil(solution.pinArrival / (charSlewStepSize_ / 5));\\n      // Add missing information.\\n      convertedResult.totalPower = solution.totalPower;\\n      convertedResult.isPureWire = solution.isPureWire;\\n      std::vector<std::string> topologyResult;\\n      for (int topologyIndex = 0; topologyIndex < solution.topology.size();\\n           topologyIndex++) {\\n        std::string topologyS = solution.topology[topologyIndex];\\n        // Normalizes the strings that represents the topology too.\\n        if (masterNames_.find(topologyS) == masterNames_.end()) {\\n          // Is a number (i.e. a wire segment).\\n          topologyResult.push_back(std::to_string(\\n              std::stod(topologyS) / static_cast<float>(solution.wirelength)));\\n        } else {\\n          topologyResult.push_back(topologyS);\\n        }\\n      }\\n      convertedResult.topology = topologyResult;\\n      // Send the results to a vector. This will be used to create the\\n      // wiresegments for CTS.\\n      convertedSolutions.push_back(convertedResult);\\n    }\\n  }\\n  // Sets the min and max values and returns the result vector.\\n  minSlew_ = minResultSlew;\\n  maxSlew_ = maxResultSlew;\\n  minCapacitance_ = minResultCapacitance;\\n  maxCapacitance_ = maxResultCapacitance;\\n  minSegmentLength_ = minResultWirelength;\\n  maxSegmentLength_ = maxResultWirelength;\\n  return convertedSolutions;\\n}\\n\\nunsigned TechChar::normalizeCharResults(float value,\\n                                        float iter,\\n                                        unsigned* min,\\n                                        unsigned* max)\\n{\\n  unsigned normVal = std::ceil(value / iter);\\n  if (normVal == 0) {\\n    normVal = 1;\\n  }\\n  *min = std::min(*min, normVal);\\n  *max = std::max(*max, normVal);\\n  return normVal;\\n}', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TechChar::create()\\n{\\n  // Setup of the attributes required to run the characterization.\\n  initCharacterization();\\n  long unsigned int topologiesCreated = 0;\\n  for (unsigned setupWirelength : wirelengthsToTest_) {\\n    // Creates the topologies for the current wirelength.\\n    std::vector<SolutionData> topologiesVector\\n        = createPatterns(setupWirelength);\\n    // Creates an OpenSTA instance.\\n    createStaInstance();\\n    // Setup of the parasitics for each net.\\n    setParasitics(topologiesVector, setupWirelength);\\n    // For each topology...\\n    sta::Graph* graph = openStaChar_->ensureGraph();\\n    for (SolutionData solution : topologiesVector) {\\n      // Gets the input and output port (as terms, pins and vertices).\\n      odb::dbBTerm* inBTerm = solution.inPort->getBTerm();\\n      odb::dbBTerm* outBTerm = solution.outPort->getBTerm();\\n      odb::dbNet* lastNet = solution.netVector.back();\\n      sta::Pin* inPin = db_network_->dbToSta(inBTerm);\\n      sta::Pin* outPin = db_network_->dbToSta(outBTerm);\\n      sta::Vertex* outPinVert = graph->pinLoadVertex(outPin);\\n      sta::Vertex* inPinVert = graph->pinDrvrVertex(inPin);\\n\\n      // Gets the first pin of the last net. Needed to set a new parasitic\\n      // (load) value.\\n      sta::Pin* firstPinLastNet = nullptr;\\n      if (lastNet->getBTerms().size() > 1) {\\n        // Parasitics for purewire segment.\\n        // First and last pin are already available.\\n        firstPinLastNet = inPin;\\n      } else {\\n        // Parasitics for the end/start of a net. One Port and one\\n        // instance pin.\\n        odb::dbITerm* netITerm = lastNet->get1stITerm();\\n        firstPinLastNet = db_network_->dbToSta(netITerm);\\n      }\\n\\n      float c1, c2, r1;\\n      bool piExists = false;\\n      // Gets the parasitics that are currently used for the last net.\\n      openStaChar_->findPiElmore(firstPinLastNet,\\n                                 sta::RiseFall::rise(),\\n                                 sta::MinMax::max(),\\n                                 c2,\\n                                 r1,\\n                                 c1,\\n                                 piExists);\\n      // For each possible buffer combination (different sizes).\\n      unsigned buffersUpdate\\n          = std::pow(masterNames_.size(), solution.instVector.size());\\n      do {\\n        // For each possible load.\\n        for (float load : loadsToTest_) {\\n          // Sets the new parasitic of the last net (load added to last pin).\\n          openStaChar_->makePiElmore(firstPinLastNet,\\n                                     sta::RiseFall::rise(),\\n                                     sta::MinMaxAll::all(),\\n                                     c2,\\n                                     r1,\\n                                     c1 + load);\\n          openStaChar_->setElmore(firstPinLastNet,\\n                                  outPin,\\n                                  sta::RiseFall::rise(),\\n                                  sta::MinMaxAll::all(),\\n                                  r1 * (c1 + c2 + load));\\n          // For each possible input slew.\\n          for (float inputslew : slewsToTest_) {\\n            // Sets the slew on the input vertex.\\n            // Here the new pattern is created (combination of load, buffers and\\n            // slew values).\\n            openStaChar_->setAnnotatedSlew(inPinVert,\\n                                           charCorner_,\\n                                           sta::MinMaxAll::all(),\\n                                           sta::RiseFallBoth::riseFall(),\\n                                           inputslew);\\n            // Updates timing for the new pattern.\\n            openStaChar_->updateTiming(true);\\n\\n            // Gets the results (delay, slew, power...) for the pattern.\\n            ResultData results = computeTopologyResults(\\n                solution, outPinVert, load, inputslew, setupWirelength);', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Appends the results to a map, grouping each result by\\n            // wirelength, load, output slew and input cap.\\n            CharKey solutionKey;\\n            solutionKey.wirelength = results.wirelength;\\n            solutionKey.pinSlew = results.pinSlew;\\n            solutionKey.load = results.load;\\n            solutionKey.totalcap = results.totalcap;\\n            if (solutionMap_.find(solutionKey) != solutionMap_.end()) {\\n              solutionMap_[solutionKey].push_back(results);\\n            } else {\\n              std::vector<ResultData> resultGroup;\\n              resultGroup.push_back(results);\\n              solutionMap_[solutionKey] = resultGroup;\\n            }\\n            topologiesCreated++;\\n            if (topologiesCreated % 50000 == 0) {\\n              logger_->info(CTS,\\n                            38,\\n                            \"Number of created patterns = {}.\",\\n                            topologiesCreated);\\n            }\\n          }\\n        }\\n        // If the solution is not a pure-wire, update the buffer topologies.\\n        if (!solution.isPureWire) {\\n          updateBufferTopologies(solution);\\n        }\\n        // For pure-wire solution buffersUpdate == 1, so it only runs once.\\n        buffersUpdate--;\\n      } while (buffersUpdate != 0);\\n    }\\n    openStaChar_.reset(nullptr);\\n  }\\n  logger_->info(CTS, 39, \"Number of created patterns = {}.\", topologiesCreated);\\n  // Post-processing of the results.\\n  const std::vector<ResultData> convertedSolutions\\n      = characterizationPostProcess();\\n  compileLut(convertedSolutions);\\n  if (logger_->debugCheck(CTS, \"characterization\", 3)) {\\n    printCharacterization();\\n    printSolution();\\n  }\\n  odb::dbBlock::destroy(charBlock_);\\n}\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/TechChar.cpp', 'file_path': 'src/cts/src/TechChar.cpp', 'file_name': 'TechChar.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <algorithm>\\n#include <bitset>\\n#include <cassert>\\n#include <chrono>\\n#include <cstdint>\\n#include <deque>\\n#include <functional>\\n#include <iostream>\\n#include <set>\\n#include <string>\\n#include <unordered_map>\\n#include <vector>\\n\\n#include \"CtsOptions.h\"\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"rsz/Resizer.hh\"\\n#include \"sta/Corner.hh\"\\n\\nnamespace utl {\\nclass Logger;\\n}  // namespace utl\\n\\nnamespace cts {\\n\\nusing utl::Logger;\\n\\nclass WireSegment\\n{\\n public:\\n  WireSegment(uint8_t length,\\n              uint8_t load,\\n              uint8_t outputSlew,\\n              double power,\\n              unsigned delay,\\n              uint8_t inputCap,\\n              uint8_t inputSlew)\\n      : length_(length),\\n        load_(load),\\n        outputSlew_(outputSlew),\\n        power_(power),\\n        delay_(delay),\\n        inputCap_(inputCap),\\n        inputSlew_(inputSlew)\\n  {\\n  }\\n\\n  void addBuffer(double location) { bufferLocations_.push_back(location); }\\n\\n  void addBufferMaster(const std::string& name)\\n  {\\n    bufferMasters_.push_back(name);\\n  }\\n\\n  double getPower() const { return power_; }\\n  unsigned getDelay() const { return delay_; }\\n  uint8_t getInputCap() const { return inputCap_; }\\n  uint8_t getInputSlew() const { return inputSlew_; }\\n  uint8_t getLength() const { return length_; }\\n  uint8_t getLoad() const { return load_; }\\n  uint8_t getOutputSlew() const { return outputSlew_; }\\n  bool isBuffered() const { return !bufferLocations_.empty(); }\\n  unsigned getNumBuffers() const { return bufferLocations_.size(); }\\n  const std::vector<double>& getBufferLocations() { return bufferLocations_; }\\n  const std::vector<std::string>& getBufferMasters() { return bufferMasters_; }\\n\\n  double getBufferLocation(unsigned idx) const\\n  {\\n    if (idx >= bufferLocations_.size()) {\\n      return -1.0;\\n    }\\n    return bufferLocations_[idx];\\n  }\\n\\n  const std::string& getBufferMaster(unsigned idx) const\\n  {\\n    assert(idx >= 0 || idx < bufferMasters_.size());\\n    return bufferMasters_[idx];\\n  }\\n\\n private:\\n  uint8_t length_;\\n  uint8_t load_;\\n  uint8_t outputSlew_;\\n\\n  double power_;\\n  unsigned delay_;\\n  uint8_t inputCap_;\\n  uint8_t inputSlew_;', metadata={'source': 'src/cts/src/TechChar.h', 'file_path': 'src/cts/src/TechChar.h', 'file_name': 'TechChar.h', 'file_type': '.h'}),\n",
       " Document(page_content='private:\\n  uint8_t length_;\\n  uint8_t load_;\\n  uint8_t outputSlew_;\\n\\n  double power_;\\n  unsigned delay_;\\n  uint8_t inputCap_;\\n  uint8_t inputSlew_;\\n\\n  std::vector<double> bufferLocations_;\\n  std::vector<std::string> bufferMasters_;\\n};\\n\\n//-----------------------------------------------------------------------------\\n\\nclass TechChar\\n{\\n public:\\n  TechChar(CtsOptions* options,\\n           odb::dbDatabase* db,\\n           sta::dbSta* sta,\\n           rsz::Resizer* resizer,\\n           sta::dbNetwork* db_network,\\n           Logger* logger);\\n\\n  void create();\\n\\n  void report() const;\\n  void reportSegment(unsigned key) const;\\n  void reportSegments(uint8_t length, uint8_t load, uint8_t outputSlew) const;\\n\\n  void forEachWireSegment(\\n      const std::function<void(unsigned, const WireSegment&)>& func) const;\\n\\n  void forEachWireSegment(\\n      uint8_t length,\\n      uint8_t load,\\n      uint8_t outputSlew,\\n      const std::function<void(unsigned, const WireSegment&)>& func) const;\\n\\n  const WireSegment& getWireSegment(unsigned idx) const\\n  {\\n    return wireSegments_[idx];\\n  }\\n\\n  unsigned getMinSegmentLength() const { return minSegmentLength_; }\\n  unsigned getMaxSegmentLength() const { return maxSegmentLength_; }\\n  unsigned getMaxCapacitance() const { return maxCapacitance_; }\\n  unsigned getMaxSlew() const { return maxSlew_; }\\n  void setActualMinInputCap(unsigned cap) { actualMinInputCap_ = cap; }\\n  unsigned getActualMinInputCap() const { return actualMinInputCap_; }\\n  unsigned getLengthUnit() const { return lengthUnit_; }\\n\\n  void createFakeEntries(unsigned length, unsigned fakeLength);\\n\\n  double getCapPerDBU() const { return capPerDBU_; }\\n  utl::Logger* getLogger() { return options_->getLogger(); }\\n\\n private:\\n  // SolutionData represents the various different structures of the\\n  // characterization segment. Ports, insts, nets...\\n  struct SolutionData\\n  {\\n    std::vector<odb::dbNet*> netVector;\\n    std::vector<unsigned int> nodesWithoutBufVector;\\n    odb::dbBPin* inPort;\\n    odb::dbBPin* outPort;\\n    std::vector<odb::dbInst*> instVector;\\n    std::vector<std::string> topologyDescriptor;\\n    bool isPureWire = true;\\n  };\\n\\n  // ResultData represents the resulting metrics for a specific characterization\\n  // segment. The topology object helps on reconstructing that segment.\\n  struct ResultData\\n  {\\n    float load;\\n    float inSlew;\\n    float wirelength;\\n    float pinSlew;\\n    float pinArrival;\\n    float totalcap;\\n    float totalPower;\\n    bool isPureWire;\\n    std::vector<std::string> topology;\\n  };\\n\\n  // ResultData represents the resulting metrics for a specific characterization\\n  // segment. The topology object helps on reconstructing that segment.\\n  struct CharKey\\n  {\\n    float load;\\n    float wirelength;\\n    float pinSlew;\\n    float totalcap;\\n\\n    bool operator<(const CharKey& o) const\\n    {\\n      return std::tie(load, wirelength, pinSlew, totalcap)\\n             < std::tie(o.load, o.wirelength, o.pinSlew, o.totalcap);\\n    }\\n  };\\n\\n  using Key = uint32_t;\\n\\n  void printCharacterization() const;\\n  void printSolution() const;\\n\\n  WireSegment& createWireSegment(uint8_t length,\\n                                 uint8_t load,\\n                                 uint8_t outputSlew,\\n                                 double power,\\n                                 unsigned delay,\\n                                 uint8_t inputCap,\\n                                 uint8_t inputSlew);\\n\\n  void compileLut(const std::vector<ResultData>& lutSols);\\n  void setLengthUnit(unsigned length) { lengthUnit_ = length; }\\n  unsigned computeKey(uint8_t length, uint8_t load, uint8_t outputSlew) const\\n  {\\n    return length | (load << NUM_BITS_PER_FIELD)\\n           | (outputSlew << 2 * NUM_BITS_PER_FIELD);\\n  }\\n\\n  void initLengthUnits();\\n  void reportCharacterizationBounds() const;\\n  void checkCharacterizationBounds() const;\\n\\n  unsigned toInternalLengthUnit(unsigned length)\\n  {\\n    return length * lengthUnitRatio_;\\n  }\\n\\n  // Characterization attributes', metadata={'source': 'src/cts/src/TechChar.h', 'file_path': 'src/cts/src/TechChar.h', 'file_name': 'TechChar.h', 'file_type': '.h'}),\n",
       " Document(page_content='unsigned toInternalLengthUnit(unsigned length)\\n  {\\n    return length * lengthUnitRatio_;\\n  }\\n\\n  // Characterization attributes\\n\\n  void initCharacterization();\\n  std::vector<SolutionData> createPatterns(unsigned setupWirelength);\\n  void createStaInstance();\\n  void setParasitics(const std::vector<SolutionData>& topologiesVector,\\n                     unsigned setupWirelength);\\n  ResultData computeTopologyResults(const SolutionData& solution,\\n                                    sta::Vertex* outPinVert,\\n                                    float load,\\n                                    float inSlew,\\n                                    unsigned setupWirelength);\\n  void updateBufferTopologies(SolutionData& solution);\\n  std::vector<ResultData> characterizationPostProcess();\\n  unsigned normalizeCharResults(float value,\\n                                float iter,\\n                                unsigned* min,\\n                                unsigned* max);\\n  void initClockLayerResCap(float dbUnitsPerMicron);\\n\\n  static constexpr unsigned NUM_BITS_PER_FIELD = 10;\\n  static constexpr unsigned MAX_NORMALIZED_VAL = (1 << NUM_BITS_PER_FIELD) - 1;\\n\\n  unsigned lengthUnit_ = 0;\\n  unsigned lengthUnitRatio_ = 0;\\n\\n  unsigned minSegmentLength_ = 0;\\n  unsigned maxSegmentLength_ = 0;\\n  unsigned minCapacitance_ = 0;\\n  unsigned maxCapacitance_ = 0;\\n  unsigned minSlew_ = 0;\\n  unsigned maxSlew_ = 0;\\n\\n  unsigned actualMinInputCap_ = 0;\\n\\n  std::deque<WireSegment> wireSegments_;\\n  std::unordered_map<Key, std::deque<unsigned>> keyToWireSegments_;\\n\\n  CtsOptions* options_;\\n  odb::dbDatabase* db_;\\n  rsz::Resizer* resizer_;\\n  sta::dbSta* openSta_;\\n  std::unique_ptr<sta::dbSta> openStaChar_;\\n  sta::dbNetwork* db_network_;\\n  Logger* logger_;\\n  sta::PathAnalysisPt* charPathAnalysis_ = nullptr;\\n  sta::Corner* charCorner_ = nullptr;\\n  odb::dbBlock* charBlock_ = nullptr;\\n  odb::dbMaster* charBuf_ = nullptr;\\n  odb::dbMTerm* charBufIn_ = nullptr;\\n  odb::dbMTerm* charBufOut_ = nullptr;\\n  double resPerDBU_;  // ohms/dbu\\n  double capPerDBU_;  // farads/dbu\\n  float charSlewStepSize_ = 0.0;\\n  float charCapStepSize_ = 0.0;\\n  std::set<std::string> masterNames_;\\n  std::vector<float> wirelengthsToTest_;\\n  std::vector<float> loadsToTest_;\\n  std::vector<float> slewsToTest_;\\n\\n  std::map<CharKey, std::vector<ResultData>> solutionMap_;\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/TechChar.h', 'file_path': 'src/cts/src/TechChar.h', 'file_name': 'TechChar.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"TreeBuilder.h\"\\n\\n#include <fstream>\\n#include <iomanip>\\n#include <iostream>\\n#include <map>\\n#include <memory>\\n\\n#include \"utl/Logger.h\"\\n\\nnamespace cts {\\n\\nusing utl::CTS;\\n\\nvoid TreeBuilder::initBlockages()\\n{\\n  for (odb::dbBlockage* blockage : db_->getChip()->getBlock()->getBlockages()) {\\n    odb::dbBox* bbox = blockage->getBBox();\\n    bboxList_.emplace_back(bbox);\\n  }\\n  logger_->info(CTS,\\n                200,\\n                \"{} placement blockages have been identified.\",\\n                bboxList_.size());\\n\\n  if (bboxList_.empty()) {\\n    // Some HMs may not have explicit blockages\\n    // Treat them as such only if they are placed\\n    for (odb::dbInst* inst : db_->getChip()->getBlock()->getInsts()) {\\n      if (inst->getMaster()->getType().isBlock()\\n          && inst->getPlacementStatus().isPlaced()) {\\n        odb::dbBox* bbox = inst->getBBox();\\n        bboxList_.emplace_back(bbox);\\n      }\\n    }\\n    logger_->info(CTS,\\n                  201,\\n                  \"{} placed hard macros will be treated like blockages.\",\\n                  bboxList_.size());\\n  }\\n}\\n\\n// Find one blockage that contains bufferLoc\\n// (x1, y1) is the lower left corner\\n// (x2, y2) is the upper right corner\\nbool TreeBuilder::findBlockage(const Point<double>& bufferLoc,\\n                               double scalingUnit,\\n                               double& x1,\\n                               double& y1,\\n                               double& x2,\\n                               double& y2)\\n{\\n  double bx = bufferLoc.getX() * scalingUnit;\\n  double by = bufferLoc.getY() * scalingUnit;\\n\\n  for (odb::dbBox* bbox : bboxList_) {\\n    x1 = bbox->xMin();\\n    y1 = bbox->yMin();\\n    x2 = bbox->xMax();\\n    y2 = bbox->yMax();\\n\\n    if (isInsideBbox(bx, by, x1, y1, x2, y2)) {\\n      x1 = x1 / scalingUnit;\\n      y1 = y1 / scalingUnit;\\n      x2 = x2 / scalingUnit;\\n      y2 = y2 / scalingUnit;\\n      return true;\\n    }\\n  }\\n\\n  return false;\\n}', metadata={'source': 'src/cts/src/TreeBuilder.cpp', 'file_path': 'src/cts/src/TreeBuilder.cpp', 'file_name': 'TreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='return false;\\n}\\n\\n//\\n// Legalize one buffer (can be L0, L1, L2, leaf or level buffer)\\n// bufferLoc needs to in non-dbu units: without wireSegmentUnit multiplier\\n// bufferName is a string that contains name of buffer master cell\\n//\\nPoint<double> TreeBuilder::legalizeOneBuffer(Point<double> bufferLoc,\\n                                             const std::string& bufferName)\\n{\\n  if (options_->getObstructionAware()) {\\n    odb::dbMaster* libCell = db_->findMaster(bufferName.c_str());\\n    assert(libCell != nullptr);\\n    // check if current buffer sits on top of blockage\\n    double x1, y1, x2, y2;\\n    const double wireSegmentUnit = techChar_->getLengthUnit();\\n    if (findBlockage(bufferLoc, wireSegmentUnit, x1, y1, x2, y2)) {\\n      // x1, y1 are lower left corner of blockage\\n      // x2, y2 are upper right corner of blockage\\n      // move buffer to the nearest legal location by snapping it to right,\\n      // left, top or bottom need to consider cell height and width to avoid any\\n      // overlap with blockage\\n      Point<double> newLoc = bufferLoc;\\n      // first, try snapping it to the left\\n      double delta = bufferLoc.getX() - x1;\\n      double minDist = delta;\\n      newLoc.setX(x1 - ((double) libCell->getWidth() / wireSegmentUnit));\\n      // second, try snapping it to the right\\n      delta = x2 - bufferLoc.getX();\\n      if (delta < minDist) {\\n        minDist = delta;\\n        newLoc.setX(x2);\\n      }\\n      // third, try snapping it to the bottom\\n      delta = bufferLoc.getY() - y1;\\n      if (delta < minDist) {\\n        minDist = delta;\\n        newLoc.setX(bufferLoc.getX());\\n        newLoc.setY(y1 - ((double) libCell->getHeight() / wireSegmentUnit));\\n      }\\n      // fourth, try snapping it to the top\\n      delta = y2 - bufferLoc.getY();\\n      if (delta < minDist) {\\n        newLoc.setX(bufferLoc.getX());\\n        newLoc.setY(y2);\\n      }\\n      return newLoc;\\n    }\\n  }\\n  return bufferLoc;\\n}\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/TreeBuilder.cpp', 'file_path': 'src/cts/src/TreeBuilder.cpp', 'file_name': 'TreeBuilder.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <deque>\\n#include <functional>\\n#include <string>\\n#include <unordered_map>\\n#include <vector>\\n\\n#include \"Clock.h\"\\n#include \"CtsOptions.h\"\\n#include \"TechChar.h\"\\n#include \"Util.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}  // namespace utl\\n\\nnamespace cts {\\n\\nclass TreeBuilder\\n{\\n public:\\n  TreeBuilder(CtsOptions* options,\\n              Clock& clk,\\n              TreeBuilder* parent,\\n              utl::Logger* logger,\\n              odb::dbDatabase* db = nullptr)\\n      : options_(options),\\n        clock_(clk),\\n        parent_(parent),\\n        logger_(logger),\\n        db_(db)\\n  {\\n    if (parent) {\\n      parent->children_.emplace_back(this);\\n    }\\n  }', metadata={'source': 'src/cts/src/TreeBuilder.h', 'file_path': 'src/cts/src/TreeBuilder.h', 'file_name': 'TreeBuilder.h', 'file_type': '.h'}),\n",
       " Document(page_content='virtual void run() = 0;\\n  void initBlockages();\\n  void setTechChar(TechChar& techChar) { techChar_ = &techChar; }\\n  const Clock& getClock() const { return clock_; }\\n  Clock& getClock() { return clock_; }\\n  void addChild(TreeBuilder* child) { children_.emplace_back(child); }\\n  std::vector<TreeBuilder*> getChildren() const { return children_; }\\n  TreeBuilder* getParent() const { return parent_; }\\n  unsigned getTreeBufLevels() const { return treeBufLevels_; }\\n  void addFirstLevelSinkDriver(ClockInst* inst)\\n  {\\n    first_level_sink_drivers_.insert(inst);\\n  }\\n  void addSecondLevelSinkDriver(ClockInst* inst)\\n  {\\n    second_level_sink_drivers_.insert(inst);\\n  }\\n  void addTreeLevelBuffer(ClockInst* inst) { tree_level_buffers_.insert(inst); }\\n  bool isAnyTreeBuffer(ClockInst* inst)\\n  {\\n    return isLeafBuffer(inst) || isLevelBuffer(inst);\\n  }\\n  bool isLeafBuffer(ClockInst* inst)\\n  {\\n    return isFirstLevelSinkDriver(inst) || isSecondLevelSinkDriver(inst);\\n  }\\n  bool isFirstLevelSinkDriver(ClockInst* inst)\\n  {\\n    return first_level_sink_drivers_.find(inst)\\n           != first_level_sink_drivers_.end();\\n  }\\n  bool isSecondLevelSinkDriver(ClockInst* inst)\\n  {\\n    return second_level_sink_drivers_.find(inst)\\n           != second_level_sink_drivers_.end();\\n  }\\n  bool isLevelBuffer(ClockInst* inst)\\n  {\\n    return tree_level_buffers_.find(inst) != tree_level_buffers_.end();\\n  }\\n  void setDb(odb::dbDatabase* db) { db_ = db; }\\n  void setLogger(utl::Logger* logger) { logger_ = logger; }\\n  bool isInsideBbox(double x,\\n                    double y,\\n                    double x1,\\n                    double y1,\\n                    double x2,\\n                    double y2)\\n  {\\n    if ((x >= x1) && (x <= x2) && (y >= y1) && (y <= y2)) {\\n      return true;\\n    }\\n    return false;\\n  }\\n  bool findBlockage(const Point<double>& bufferLoc,\\n                    double scalingUnit,\\n                    double& x1,\\n                    double& y1,\\n                    double& x2,\\n                    double& y2);\\n  Point<double> legalizeOneBuffer(Point<double> bufferLoc,\\n                                  const std::string& bufferName);\\n  utl::Logger* getLogger() { return logger_; }\\n\\n protected:\\n  CtsOptions* options_ = nullptr;\\n  Clock clock_;\\n  TechChar* techChar_ = nullptr;\\n  TreeBuilder* parent_;\\n  std::vector<TreeBuilder*> children_;\\n  // Tree buffer levels. Number of buffers inserted in first leg of the HTree\\n  // is buffer levels (depth) of tree in all legs.\\n  // This becomes buffer level for whole tree thus\\n  unsigned treeBufLevels_ = 0;\\n  std::set<ClockInst*> first_level_sink_drivers_;\\n  std::set<ClockInst*> second_level_sink_drivers_;\\n  std::set<ClockInst*> tree_level_buffers_;\\n  utl::Logger* logger_;\\n  odb::dbDatabase* db_;\\n  std::vector<odb::dbBox*> bboxList_;\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/TreeBuilder.h', 'file_path': 'src/cts/src/TreeBuilder.h', 'file_name': 'TreeBuilder.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%{\\n#include \"cts/TritonCTS.h\"\\n#include \"CtsOptions.h\"\\n#include \"TechChar.h\"\\n#include \"ord/OpenRoad.hh\"\\n\\nusing namespace cts;\\n%}\\n\\n%include \"stdint.i\"\\n\\n%include \"../../Exception-py.i\"\\n\\n%include <std_string.i>\\n%include <std_vector.i>\\n\\n%ignore cts::CtsOptions::setObserver;\\n%ignore cts::CtsOptions::getObserver;\\n\\n%include \"CtsOptions.h\"\\n%include \"cts/TritonCTS.h\"', metadata={'source': 'src/cts/src/TritonCTS-py.i', 'file_path': 'src/cts/src/TritonCTS-py.i', 'file_name': 'TritonCTS-py.i', 'file_type': '.i'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"cts/TritonCTS.h\"\\n\\n#include <chrono>\\n#include <ctime>\\n#include <fstream>\\n#include <iterator>\\n#include <unordered_set>\\n\\n#include \"Clock.h\"\\n#include \"CtsOptions.h\"\\n#include \"HTreeBuilder.h\"\\n#include \"LevelBalancer.h\"\\n#include \"TechChar.h\"\\n#include \"TreeBuilder.h\"\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"db_sta/dbSta.hh\"\\n#include \"odb/db.h\"\\n#include \"odb/dbShape.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/Liberty.hh\"\\n#include \"sta/Sdc.hh\"\\n#include \"utl/Logger.h\"\\n\\nnamespace cts {\\n\\nusing utl::CTS;\\n\\nvoid TritonCTS::init(utl::Logger* logger,\\n                     odb::dbDatabase* db,\\n                     sta::dbNetwork* network,\\n                     sta::dbSta* sta,\\n                     stt::SteinerTreeBuilder* st_builder,\\n                     rsz::Resizer* resizer)\\n{\\n  logger_ = logger;\\n  db_ = db;\\n  network_ = network;\\n  openSta_ = sta;\\n\\n  options_ = new CtsOptions(logger_, st_builder);\\n  techChar_ = new TechChar(options_, db_, openSta_, resizer, network_, logger_);\\n  builders_ = new std::vector<TreeBuilder*>;\\n}\\n\\nTritonCTS::~TritonCTS()\\n{\\n  delete options_;\\n  delete techChar_;\\n  delete builders_;\\n}\\n\\nvoid TritonCTS::runTritonCts()\\n{\\n  setupCharacterization();\\n  findClockRoots();\\n  populateTritonCTS();\\n  if (builders_->empty()) {\\n    logger_->warn(CTS, 82, \"No valid clock nets in the design.\");\\n  } else {\\n    checkCharacterization();\\n    buildClockTrees();\\n    writeDataToDb();\\n  }\\n}\\n\\nvoid TritonCTS::addBuilder(TreeBuilder* builder)\\n{\\n  builders_->push_back(builder);\\n}\\n\\nvoid TritonCTS::setupCharacterization()\\n{\\n  // A new characteriztion is always created.\\n  techChar_->create();\\n\\n  // Also resets metrics everytime the setup is done\\n  options_->setNumSinks(0);\\n  options_->setNumBuffersInserted(0);\\n  options_->setNumClockRoots(0);\\n  options_->setNumClockSubnets(0);\\n}', metadata={'source': 'src/cts/src/TritonCTS.cpp', 'file_path': 'src/cts/src/TritonCTS.cpp', 'file_name': 'TritonCTS.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Also resets metrics everytime the setup is done\\n  options_->setNumSinks(0);\\n  options_->setNumBuffersInserted(0);\\n  options_->setNumClockRoots(0);\\n  options_->setNumClockSubnets(0);\\n}\\n\\nvoid TritonCTS::checkCharacterization()\\n{\\n  std::unordered_set<std::string> visitedMasters;\\n  techChar_->forEachWireSegment([&](unsigned idx, const WireSegment& wireSeg) {\\n    for (int buf = 0; buf < wireSeg.getNumBuffers(); ++buf) {\\n      const std::string& master = wireSeg.getBufferMaster(buf);\\n      if (visitedMasters.count(master) == 0) {\\n        if (masterExists(master)) {\\n          visitedMasters.insert(master);\\n        } else {\\n          logger_->error(CTS, 81, \"Buffer {} is not in the loaded DB.\", master);\\n        }\\n      }\\n    }\\n  });\\n\\n  logger_->info(CTS,\\n                97,\\n                \"Characterization used {} buffer(s) types.\",\\n                visitedMasters.size());\\n}\\n\\nvoid TritonCTS::findClockRoots()\\n{\\n  if (!options_->getClockNets().empty()) {\\n    logger_->info(CTS,\\n                  1,\\n                  \"Running TritonCTS with user-specified clock roots: {}.\",\\n                  options_->getClockNets());\\n  }\\n}\\n\\nvoid TritonCTS::buildClockTrees()\\n{\\n  for (TreeBuilder* builder : *builders_) {\\n    builder->setTechChar(*techChar_);\\n    builder->setDb(db_);\\n    builder->setLogger(logger_);\\n    builder->initBlockages();\\n    builder->run();\\n  }\\n\\n  if (options_->getBalanceLevels()) {\\n    for (TreeBuilder* builder : *builders_) {\\n      if (!builder->getParent() && !builder->getChildren().empty()) {\\n        LevelBalancer balancer(\\n            builder, options_, logger_, techChar_->getLengthUnit());\\n        balancer.run();\\n      }\\n    }\\n  }\\n}\\n\\nvoid TritonCTS::initOneClockTree(odb::dbNet* driverNet,\\n                                 const std::string& sdcClockName,\\n                                 TreeBuilder* parent)\\n{\\n  TreeBuilder* clockBuilder = nullptr;\\n  if (driverNet->isSpecial()) {\\n    logger_->info(\\n        CTS, 116, \"Special net \\\\\"{}\\\\\" skipped.\", driverNet->getName());\\n  } else {\\n    clockBuilder = initClock(driverNet, sdcClockName, parent);\\n  }\\n  visitedClockNets_.insert(driverNet);\\n  odb::dbITerm* driver = driverNet->getFirstOutput();\\n  odb::dbSet<odb::dbITerm> iterms = driverNet->getITerms();\\n  for (odb::dbITerm* iterm : iterms) {\\n    if (iterm != driver && iterm->isInputSignal()) {\\n      if (!isSink(iterm)) {\\n        odb::dbITerm* outputPin = getSingleOutput(iterm->getInst(), iterm);\\n        if (outputPin && outputPin->getNet()) {\\n          odb::dbNet* outputNet = outputPin->getNet();\\n          if (visitedClockNets_.find(outputNet) == visitedClockNets_.end()\\n              && !openSta_->sdc()->isLeafPinClock(\\n                  network_->dbToSta(outputPin))) {\\n            initOneClockTree(outputNet, sdcClockName, clockBuilder);\\n          }\\n        }\\n      }\\n    }\\n  }\\n}', metadata={'source': 'src/cts/src/TritonCTS.cpp', 'file_path': 'src/cts/src/TritonCTS.cpp', 'file_name': 'TritonCTS.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TritonCTS::countSinksPostDbWrite(\\n    TreeBuilder* builder,\\n    odb::dbNet* net,\\n    unsigned& sinks_cnt,\\n    unsigned& leafSinks,\\n    unsigned currWireLength,\\n    double& sinkWireLength,\\n    int& minDepth,\\n    int& maxDepth,\\n    int depth,\\n    bool fullTree,\\n    const std::unordered_set<odb::dbITerm*>& sinks)\\n{\\n  odb::dbSet<odb::dbITerm> iterms = net->getITerms();\\n  int driverX = 0;\\n  int driverY = 0;\\n  for (odb::dbITerm* iterm : iterms) {\\n    if (iterm->getIoType() != odb::dbIoType::INPUT) {\\n      iterm->getAvgXY(&driverX, &driverY);\\n      break;\\n    }\\n  }\\n  odb::dbSet<odb::dbBTerm> bterms = net->getBTerms();\\n  for (odb::dbBTerm* bterm : bterms) {\\n    if (bterm->getIoType() == odb::dbIoType::INPUT) {\\n      for (odb::dbBPin* pin : bterm->getBPins()) {\\n        odb::dbPlacementStatus status = pin->getPlacementStatus();\\n        if (status == odb::dbPlacementStatus::NONE\\n            || status == odb::dbPlacementStatus::UNPLACED) {\\n          continue;\\n        }\\n        for (odb::dbBox* box : pin->getBoxes()) {\\n          if (box) {\\n            driverX = box->xMin();\\n            driverY = box->yMin();\\n            break;\\n          }\\n        }\\n        break;\\n      }\\n    }\\n  }\\n  for (odb::dbITerm* iterm : iterms) {\\n    if (iterm->getIoType() == odb::dbIoType::INPUT) {\\n      std::string name = iterm->getInst()->getName();\\n      int receiverX, receiverY;\\n      iterm->getAvgXY(&receiverX, &receiverY);\\n      unsigned dist = abs(driverX - receiverX) + abs(driverY - receiverY);\\n      bool terminate\\n          = fullTree\\n                ? (sinks.find(iterm) != sinks.end())\\n                : !builder->isAnyTreeBuffer(getClockFromInst(iterm->getInst()));\\n      if (!terminate) {\\n        odb::dbITerm* outputPin = iterm->getInst()->getFirstOutput();\\n        if (outputPin) {\\n          countSinksPostDbWrite(builder,\\n                                outputPin->getNet(),\\n                                sinks_cnt,\\n                                leafSinks,\\n                                (currWireLength + dist),\\n                                sinkWireLength,\\n                                minDepth,\\n                                maxDepth,\\n                                depth + 1,\\n                                fullTree,\\n                                sinks);\\n        } else {\\n          logger_->report(\"Hanging buffer {}\", name);\\n        }\\n        if (builder->isLeafBuffer(getClockFromInst(iterm->getInst()))) {\\n          leafSinks++;\\n        }\\n      } else {\\n        sinks_cnt++;\\n        double currSinkWl\\n            = (dist + currWireLength) / double(options_->getDbUnits());\\n        sinkWireLength += currSinkWl;\\n        if (depth > maxDepth) {\\n          maxDepth = depth;\\n        }\\n        if ((minDepth > 0 && depth < minDepth) || (minDepth == 0)) {\\n          minDepth = depth;\\n        }\\n      }\\n    }\\n  }  // ignoring block pins/feedthrus\\n}\\n\\nClockInst* TritonCTS::getClockFromInst(odb::dbInst* inst)\\n{\\n  return (inst2clkbuf_.find(inst) != inst2clkbuf_.end()) ? inst2clkbuf_[inst]\\n                                                         : nullptr;\\n}\\n\\nvoid TritonCTS::writeDataToDb()\\n{\\n  for (TreeBuilder* builder : *builders_) {\\n    writeClockNetsToDb(builder->getClock());\\n  }\\n\\n  for (TreeBuilder* builder : *builders_) {\\n    odb::dbNet* topClockNet = builder->getClock().getNetObj();\\n    unsigned sinkCount = 0;\\n    unsigned leafSinks = 0;\\n    double allSinkDistance = 0.0;\\n    int minDepth = 0;\\n    int maxDepth = 0;\\n    bool reportFullTree = !builder->getParent()\\n                          && !builder->getChildren().empty()\\n                          && options_->getBalanceLevels();', metadata={'source': 'src/cts/src/TritonCTS.cpp', 'file_path': 'src/cts/src/TritonCTS.cpp', 'file_name': 'TritonCTS.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='std::unordered_set<odb::dbITerm*> sinks;\\n    builder->getClock().forEachSink([&sinks](const ClockInst& inst) {\\n      sinks.insert(inst.getDbInputPin());\\n    });\\n    countSinksPostDbWrite(builder,\\n                          topClockNet,\\n                          sinkCount,\\n                          leafSinks,\\n                          0,\\n                          allSinkDistance,\\n                          minDepth,\\n                          maxDepth,\\n                          0,\\n                          reportFullTree,\\n                          sinks);\\n    logger_->info(CTS, 98, \"Clock net \\\\\"{}\\\\\"\", builder->getClock().getName());\\n    logger_->info(CTS, 99, \" Sinks {}\", sinkCount);\\n    logger_->info(CTS, 100, \" Leaf buffers {}\", leafSinks);\\n    double avgWL = allSinkDistance / sinkCount;\\n    logger_->info(CTS, 101, \" Average sink wire length {:.2f} um\", avgWL);\\n    logger_->info(CTS, 102, \" Path depth {} - {}\", minDepth, maxDepth);\\n  }\\n}\\n\\nvoid TritonCTS::forEachBuilder(\\n    const std::function<void(const TreeBuilder*)>& func) const\\n{\\n  for (const TreeBuilder* builder : *builders_) {\\n    func(builder);\\n  }\\n}\\n\\nvoid TritonCTS::reportCtsMetrics()\\n{\\n  std::string filename = options_->getMetricsFile();\\n\\n  if (!filename.empty()) {\\n    std::ofstream file(filename.c_str());\\n\\n    if (!file.is_open()) {\\n      logger_->error(\\n          CTS, 87, \"Could not open output metric file {}.\", filename.c_str());\\n    }\\n\\n    file << \"Total number of Clock Roots: \" << options_->getNumClockRoots()\\n         << \".\\\\n\";\\n    file << \"Total number of Buffers Inserted: \"\\n         << options_->getNumBuffersInserted() << \".\\\\n\";\\n    file << \"Total number of Clock Subnets: \" << options_->getNumClockSubnets()\\n         << \".\\\\n\";\\n    file << \"Total number of Sinks: \" << options_->getNumSinks() << \".\\\\n\";\\n    file.close();\\n\\n  } else {\\n    logger_->info(CTS,\\n                  3,\\n                  \"Total number of Clock Roots: {}.\",\\n                  options_->getNumClockRoots());\\n    logger_->info(CTS,\\n                  4,\\n                  \"Total number of Buffers Inserted: {}.\",\\n                  options_->getNumBuffersInserted());\\n    logger_->info(CTS,\\n                  5,\\n                  \"Total number of Clock Subnets: {}.\",\\n                  options_->getNumClockSubnets());\\n    logger_->info(\\n        CTS, 6, \"Total number of Sinks: {}.\", options_->getNumSinks());\\n  }\\n}\\n\\nint TritonCTS::setClockNets(const char* names)\\n{\\n  odb::dbChip* chip = db_->getChip();\\n  odb::dbBlock* block = chip->getBlock();\\n\\n  options_->setClockNets(names);\\n  std::stringstream ss(names);\\n  std::istream_iterator<std::string> begin(ss);\\n  std::istream_iterator<std::string> end;\\n  std::vector<std::string> nets(begin, end);\\n\\n  std::vector<odb::dbNet*> netObjects;\\n\\n  for (const std::string& name : nets) {\\n    odb::dbNet* net = block->findNet(name.c_str());\\n    bool netFound = false;\\n    if (net != nullptr) {\\n      // Since a set is unique, only the nets not found by dbSta are added.\\n      netObjects.push_back(net);\\n      netFound = true;\\n    } else {\\n      // User input was a pin, transform it into an iterm if possible\\n      odb::dbITerm* iterm = block->findITerm(name.c_str());\\n      if (iterm != nullptr) {\\n        net = iterm->getNet();\\n        if (net != nullptr) {\\n          // Since a set is unique, only the nets not found by dbSta are added.\\n          netObjects.push_back(net);\\n          netFound = true;\\n        }\\n      }\\n    }\\n    if (!netFound) {\\n      return 1;\\n    }\\n  }\\n  options_->setClockNetsObjs(netObjects);\\n  return 0;\\n}\\n\\nvoid TritonCTS::setBufferList(const char* buffers)\\n{\\n  std::stringstream ss(buffers);\\n  std::istream_iterator<std::string> begin(ss);\\n  std::istream_iterator<std::string> end;\\n  std::vector<std::string> bufferVector(begin, end);\\n  options_->setBufferList(bufferVector);\\n}\\n\\n// db functions\\n\\nvoid TritonCTS::populateTritonCTS()\\n{\\n  block_ = db_->getChip()->getBlock();\\n  options_->setDbUnits(block_->getDbUnitsPerMicron());\\n\\n  clearNumClocks();', metadata={'source': 'src/cts/src/TritonCTS.cpp', 'file_path': 'src/cts/src/TritonCTS.cpp', 'file_name': 'TritonCTS.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// db functions\\n\\nvoid TritonCTS::populateTritonCTS()\\n{\\n  block_ = db_->getChip()->getBlock();\\n  options_->setDbUnits(block_->getDbUnitsPerMicron());\\n\\n  clearNumClocks();\\n\\n  // Use dbSta to find all clock nets in the design.\\n  std::vector<std::pair<std::set<odb::dbNet*>, std::string>> clockNetsInfo;\\n\\n  // Checks the user input in case there are other nets that need to be added to\\n  // the set.\\n  std::vector<odb::dbNet*> inputClkNets = options_->getClockNetsObjs();\\n\\n  if (!inputClkNets.empty()) {\\n    std::set<odb::dbNet*> clockNets;\\n    for (odb::dbNet* net : inputClkNets) {\\n      // Since a set is unique, only the nets not found by dbSta are added.\\n      clockNets.insert(net);\\n    }\\n    clockNetsInfo.emplace_back(std::make_pair(clockNets, std::string(\"\")));\\n  } else {\\n    std::set<odb::dbNet*> allClkNets;\\n    staClockNets_ = openSta_->findClkNets();\\n    sta::Sdc* sdc = openSta_->sdc();\\n    for (auto clk : *sdc->clocks()) {\\n      std::string clkName = clk->name();\\n      std::set<odb::dbNet*> clkNets;\\n      findClockRoots(clk, clkNets);\\n      for (auto net : clkNets) {\\n        if (allClkNets.find(net) != allClkNets.end()) {\\n          logger_->error(\\n              CTS, 114, \"Clock {} overlaps a previous clock.\", clkName);\\n        }\\n      }\\n      clockNetsInfo.emplace_back(make_pair(clkNets, clkName));\\n      allClkNets.insert(clkNets.begin(), clkNets.end());\\n    }\\n  }\\n\\n  // Iterate over all the nets found by the user-input and dbSta\\n  for (const auto& clockInfo : clockNetsInfo) {\\n    std::set<odb::dbNet*> clockNets = clockInfo.first;\\n    std::string clkName = clockInfo.second;\\n    for (odb::dbNet* net : clockNets) {\\n      if (net != nullptr) {\\n        if (clkName.empty()) {\\n          logger_->info(CTS, 95, \"Net \\\\\"{}\\\\\" found.\", net->getName());\\n        } else {\\n          logger_->info(CTS,\\n                        7,\\n                        \"Net \\\\\"{}\\\\\" found for clock \\\\\"{}\\\\\".\",\\n                        net->getName(),\\n                        clkName);\\n        }\\n        // Initializes the net in TritonCTS. If the number of sinks is less than\\n        // 2, the net is discarded.\\n        if (visitedClockNets_.find(net) == visitedClockNets_.end()) {\\n          initOneClockTree(net, clkName, nullptr);\\n        }\\n      } else {\\n        logger_->warn(\\n            CTS,\\n            40,\\n            \"Net was not found in the design for {}, please check. Skipping...\",\\n            clkName);\\n      }\\n    }\\n  }\\n\\n  if (getNumClocks() == 0) {\\n    logger_->warn(CTS, 83, \"No clock nets have been found.\");\\n  }\\n\\n  logger_->info(CTS, 8, \"TritonCTS found {} clock nets.\", getNumClocks());\\n  options_->setNumClockRoots(getNumClocks());\\n}\\n\\nTreeBuilder* TritonCTS::initClock(odb::dbNet* net,\\n                                  const std::string& sdcClock,\\n                                  TreeBuilder* parentBuilder)\\n{\\n  std::string driver;\\n  odb::dbITerm* iterm = net->getFirstOutput();\\n  int xPin, yPin;\\n  if (iterm == nullptr) {\\n    odb::dbBTerm* bterm = net->get1stBTerm();  // Clock pin\\n    driver = bterm->getConstName();\\n    bterm->getFirstPinLocation(xPin, yPin);\\n  } else {\\n    odb::dbInst* inst = iterm->getInst();\\n    odb::dbMTerm* mterm = iterm->getMTerm();\\n    std::string driver = std::string(inst->getConstName()) + \"/\"\\n                         + std::string(mterm->getConstName());\\n    int xTmp, yTmp;\\n    computeITermPosition(iterm, xTmp, yTmp);\\n    xPin = xTmp;\\n    yPin = yTmp;\\n  }\\n\\n  // Initialize clock net\\n  Clock clockNet(net->getConstName(), driver, sdcClock, xPin, yPin);\\n  clockNet.setDriverPin(iterm);\\n\\n  // Build a set of all the clock buffers\\' masters\\n  std::unordered_set<odb::dbMaster*> buffer_masters;\\n  for (const std::string& name : options_->getBufferList()) {\\n    auto master = db_->findMaster(name.c_str());\\n    if (master) {\\n      buffer_masters.insert(master);\\n    }\\n  }', metadata={'source': 'src/cts/src/TritonCTS.cpp', 'file_path': 'src/cts/src/TritonCTS.cpp', 'file_name': 'TritonCTS.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Add the root buffer\\n  {\\n    const std::string& name = options_->getRootBuffer();\\n    auto master = db_->findMaster(name.c_str());\\n    if (master) {\\n      buffer_masters.insert(master);\\n    }\\n  }\\n\\n  for (odb::dbITerm* iterm : net->getITerms()) {\\n    odb::dbInst* inst = iterm->getInst();\\n\\n    if (buffer_masters.find(inst->getMaster()) != buffer_masters.end()) {\\n      logger_->warn(CTS,\\n                    105,\\n                    \"Net \\\\\"{}\\\\\" already has clock buffer {}. Skipping...\",\\n                    clockNet.getName(),\\n                    inst->getName());\\n      return nullptr;\\n    }\\n\\n    if (iterm->isInputSignal() && inst->isPlaced()) {\\n      odb::dbMTerm* mterm = iterm->getMTerm();\\n      std::string name = std::string(inst->getConstName()) + \"/\"\\n                         + std::string(mterm->getConstName());\\n      int x, y;\\n      computeITermPosition(iterm, x, y);\\n      clockNet.addSink(name, x, y, iterm, getInputPinCap(iterm));\\n    }\\n  }\\n\\n  if (clockNet.getNumSinks() < 2) {\\n    logger_->warn(CTS,\\n                  41,\\n                  \"Net \\\\\"{}\\\\\" has {} sinks. Skipping...\",\\n                  clockNet.getName(),\\n                  clockNet.getNumSinks());\\n    return nullptr;\\n  }\\n\\n  logger_->info(CTS,\\n                10,\\n                \" Clock net \\\\\"{}\\\\\" has {} sinks.\",\\n                net->getConstName(),\\n                clockNet.getNumSinks());\\n\\n  int totalSinks = options_->getNumSinks() + clockNet.getNumSinks();\\n  options_->setNumSinks(totalSinks);\\n\\n  incrementNumClocks();\\n\\n  clockNet.setNetObj(net);\\n  HTreeBuilder* builder\\n      = new HTreeBuilder(options_, clockNet, parentBuilder, logger_, db_);\\n  addBuilder(builder);\\n  return builder;\\n}\\n\\nvoid TritonCTS::computeITermPosition(odb::dbITerm* term, int& x, int& y) const\\n{\\n  odb::dbITermShapeItr itr;\\n\\n  odb::dbShape shape;\\n  x = 0;\\n  y = 0;\\n  unsigned numShapes = 0;\\n  for (itr.begin(term); itr.next(shape);) {\\n    if (!shape.isVia()) {\\n      x += shape.xMin() + (shape.xMax() - shape.xMin()) / 2;\\n      y += shape.yMin() + (shape.yMax() - shape.yMin()) / 2;\\n      ++numShapes;\\n    }\\n  }\\n  if (numShapes > 0) {\\n    x /= numShapes;\\n    y /= numShapes;\\n  }\\n};\\n\\nvoid TritonCTS::writeClockNetsToDb(Clock& clockNet)\\n{\\n  odb::dbNet* topClockNet = clockNet.getNetObj();\\n\\n  disconnectAllSinksFromNet(topClockNet);\\n\\n  createClockBuffers(clockNet);\\n\\n  // connect top buffer on the clock pin\\n  std::string topClockInstName = \"clkbuf_0_\" + clockNet.getName();\\n  odb::dbInst* topClockInst = block_->findInst(topClockInstName.c_str());\\n  odb::dbITerm* topClockInstInputPin = getFirstInput(topClockInst);\\n  topClockInstInputPin->connect(topClockNet);\\n  topClockNet->setSigType(odb::dbSigType::CLOCK);\\n\\n  std::map<int, uint> fanoutcount;\\n\\n  // create subNets\\n  numClkNets_ = 0;\\n  numFixedNets_ = 0;\\n  const Clock::SubNet* rootSubNet = nullptr;\\n  clockNet.forEachSubNet([&](const Clock::SubNet& subNet) {\\n    bool outputPinFound = true;\\n    bool inputPinFound = true;\\n    bool leafLevelNet = subNet.isLeafLevel();\\n    if ((\"clknet_0_\" + clockNet.getName()) == subNet.getName()) {\\n      rootSubNet = &subNet;\\n    }\\n    odb::dbNet* clkSubNet\\n        = odb::dbNet::create(block_, subNet.getName().c_str());\\n    ++numClkNets_;\\n    clkSubNet->setSigType(odb::dbSigType::CLOCK);\\n\\n    odb::dbInst* driver = subNet.getDriver()->getDbInst();\\n    odb::dbITerm* driverInputPin = getFirstInput(driver);\\n    odb::dbNet* inputNet = driverInputPin->getNet();\\n    odb::dbITerm* outputPin = driver->getFirstOutput();\\n    if (outputPin == nullptr) {\\n      outputPinFound = false;\\n    }\\n    if (outputPinFound) {\\n      outputPin->connect(clkSubNet);\\n    }\\n\\n    if (subNet.getNumSinks() == 0) {\\n      inputPinFound = false;\\n    }', metadata={'source': 'src/cts/src/TritonCTS.cpp', 'file_path': 'src/cts/src/TritonCTS.cpp', 'file_name': 'TritonCTS.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (subNet.getNumSinks() == 0) {\\n      inputPinFound = false;\\n    }\\n\\n    subNet.forEachSink([&](ClockInst* inst) {\\n      odb::dbITerm* inputPin = nullptr;\\n      if (inst->isClockBuffer()) {\\n        odb::dbInst* sink = inst->getDbInst();\\n        inputPin = getFirstInput(sink);\\n      } else {\\n        inputPin = inst->getDbInputPin();\\n      }\\n      if (inputPin == nullptr) {\\n        inputPinFound = false;\\n      } else {\\n        if (!inputPin->getInst()->isPlaced()) {\\n          inputPinFound = false;\\n        }\\n      }\\n      if (inputPinFound) {\\n        inputPin->connect(clkSubNet);\\n      }\\n    });\\n\\n    if (leafLevelNet) {\\n      // Report fanout values only for sink nets\\n      if (fanoutcount.find(subNet.getNumSinks()) == fanoutcount.end()) {\\n        fanoutcount[subNet.getNumSinks()] = 0;\\n      }\\n      fanoutcount[subNet.getNumSinks()] = fanoutcount[subNet.getNumSinks()] + 1;\\n    }\\n\\n    if (!inputPinFound || !outputPinFound) {\\n      // Net not fully connected. Removing it.\\n      disconnectAllPinsFromNet(clkSubNet);\\n      odb::dbNet::destroy(clkSubNet);\\n      ++numFixedNets_;\\n      --numClkNets_;\\n      odb::dbInst::destroy(driver);\\n      checkUpstreamConnections(inputNet);\\n    }\\n  });\\n\\n  if (!rootSubNet) {\\n    logger_->error(\\n        CTS, 85, \"Could not find the root of {}\", clockNet.getName());\\n  }\\n\\n  int minPath = std::numeric_limits<int>::max();\\n  int maxPath = std::numeric_limits<int>::min();\\n  rootSubNet->forEachSink([&](ClockInst* inst) {\\n    if (inst->isClockBuffer()) {\\n      std::pair<int, int> resultsForBranch\\n          = branchBufferCount(inst, 1, clockNet);\\n      if (resultsForBranch.first < minPath) {\\n        minPath = resultsForBranch.first;\\n      }\\n      if (resultsForBranch.second > maxPath) {\\n        maxPath = resultsForBranch.second;\\n      }\\n    }\\n  });\\n\\n  logger_->info(\\n      CTS, 12, \"    Minimum number of buffers in the clock path: {}.\", minPath);\\n  logger_->info(\\n      CTS, 13, \"    Maximum number of buffers in the clock path: {}.\", maxPath);\\n\\n  if (numFixedNets_ > 0) {\\n    logger_->info(\\n        CTS, 14, \"    {} clock nets were removed/fixed.\", numFixedNets_);\\n  }\\n\\n  logger_->info(CTS, 15, \"    Created {} clock nets.\", numClkNets_);\\n  int totalNets = options_->getNumClockSubnets() + numClkNets_;\\n  options_->setNumClockSubnets(totalNets);\\n\\n  std::string fanout;\\n  for (auto const& x : fanoutcount) {\\n    fanout += std::to_string(x.first) + \\':\\' + std::to_string(x.second) + \", \";\\n  }\\n\\n  logger_->info(CTS,\\n                16,\\n                \"    Fanout distribution for the current clock = {}.\",\\n                fanout.substr(0, fanout.size() - 2) + \".\");\\n  logger_->info(\\n      CTS, 17, \"    Max level of the clock tree: {}.\", clockNet.getMaxLevel());\\n}\\n\\nstd::pair<int, int> TritonCTS::branchBufferCount(ClockInst* inst,\\n                                                 int bufCounter,\\n                                                 Clock& clockNet)\\n{\\n  odb::dbInst* sink = inst->getDbInst();\\n  odb::dbITerm* outITerm = sink->getFirstOutput();\\n  int minPath = std::numeric_limits<int>::max();\\n  int maxPath = std::numeric_limits<int>::min();\\n  for (odb::dbITerm* sinkITerms : outITerm->getNet()->getITerms()) {\\n    if (sinkITerms != outITerm) {\\n      ClockInst* clockInst\\n          = clockNet.findClockByName(sinkITerms->getInst()->getName());\\n      if (clockInst == nullptr) {\\n        int newResult = bufCounter + 1;\\n        if (newResult > maxPath) {\\n          maxPath = newResult;\\n        }\\n        if (newResult < minPath) {\\n          minPath = newResult;\\n        }\\n      } else {\\n        std::pair<int, int> newResults\\n            = branchBufferCount(clockInst, bufCounter + 1, clockNet);\\n        if (newResults.first < minPath) {\\n          minPath = newResults.first;\\n        }\\n        if (newResults.second > maxPath) {\\n          maxPath = newResults.second;\\n        }\\n      }\\n    }\\n  }\\n  std::pair<int, int> results(minPath, maxPath);\\n  return results;\\n}', metadata={'source': 'src/cts/src/TritonCTS.cpp', 'file_path': 'src/cts/src/TritonCTS.cpp', 'file_name': 'TritonCTS.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TritonCTS::disconnectAllSinksFromNet(odb::dbNet* net)\\n{\\n  odb::dbSet<odb::dbITerm> iterms = net->getITerms();\\n  for (odb::dbITerm* iterm : iterms) {\\n    if (iterm->getIoType() == odb::dbIoType::INPUT) {\\n      iterm->disconnect();\\n    }\\n  }\\n}\\n\\nvoid TritonCTS::disconnectAllPinsFromNet(odb::dbNet* net)\\n{\\n  odb::dbSet<odb::dbITerm> iterms = net->getITerms();\\n  for (odb::dbITerm* iterm : iterms) {\\n    iterm->disconnect();\\n  }\\n}\\n\\nvoid TritonCTS::checkUpstreamConnections(odb::dbNet* net)\\n{\\n  while (net->getITermCount() <= 1) {\\n    // Net is incomplete, only 1 pin.\\n    odb::dbITerm* firstITerm = net->get1stITerm();\\n    if (firstITerm == nullptr) {\\n      disconnectAllPinsFromNet(net);\\n      odb::dbNet::destroy(net);\\n      break;\\n    }\\n    odb::dbInst* bufferInst = firstITerm->getInst();\\n    odb::dbITerm* driverInputPin = getFirstInput(bufferInst);\\n    disconnectAllPinsFromNet(net);\\n    odb::dbNet::destroy(net);\\n    net = driverInputPin->getNet();\\n    ++numFixedNets_;\\n    --numClkNets_;\\n    odb::dbInst::destroy(bufferInst);\\n  }\\n}\\n\\nvoid TritonCTS::createClockBuffers(Clock& clockNet)\\n{\\n  unsigned numBuffers = 0;\\n  clockNet.forEachClockBuffer([&](ClockInst& inst) {\\n    odb::dbMaster* master = db_->findMaster(inst.getMaster().c_str());\\n    odb::dbInst* newInst\\n        = odb::dbInst::create(block_, master, inst.getName().c_str());\\n    newInst->setSourceType(odb::dbSourceType::TIMING);\\n    inst.setInstObj(newInst);\\n    inst2clkbuf_[newInst] = &inst;\\n    inst.setInputPinObj(getFirstInput(newInst));\\n    newInst->setLocation(inst.getX(), inst.getY());\\n    newInst->setPlacementStatus(odb::dbPlacementStatus::PLACED);\\n    ++numBuffers;\\n  });\\n  logger_->info(CTS, 18, \"    Created {} clock buffers.\", numBuffers);\\n  int totalBuffers = options_->getNumBuffersInserted() + numBuffers;\\n  options_->setNumBuffersInserted(totalBuffers);\\n}\\n\\nodb::dbITerm* TritonCTS::getFirstInput(odb::dbInst* inst) const\\n{\\n  odb::dbSet<odb::dbITerm> iterms = inst->getITerms();\\n  for (odb::dbITerm* iterm : iterms) {\\n    if (iterm->isInputSignal()) {\\n      return iterm;\\n    }\\n  }\\n\\n  return nullptr;\\n}\\n\\nodb::dbITerm* TritonCTS::getSingleOutput(odb::dbInst* inst,\\n                                         odb::dbITerm* input) const\\n{\\n  odb::dbSet<odb::dbITerm> iterms = inst->getITerms();\\n  odb::dbITerm* output = nullptr;\\n  for (odb::dbITerm* iterm : iterms) {\\n    if (iterm != input && iterm->isOutputSignal()) {\\n      odb::dbNet* net = iterm->getNet();\\n      if (net) {\\n        if (staClockNets_.find(net) != staClockNets_.end()) {\\n          output = iterm;\\n          break;\\n        }\\n      }\\n    }\\n  }\\n  return output;\\n}\\nbool TritonCTS::masterExists(const std::string& master) const\\n{\\n  return db_->findMaster(master.c_str());\\n};\\n\\nvoid TritonCTS::findClockRoots(sta::Clock* clk,\\n                               std::set<odb::dbNet*>& clockNets)\\n{\\n  for (const sta::Pin* pin : clk->leafPins()) {\\n    odb::dbITerm* instTerm;\\n    odb::dbBTerm* port;\\n    network_->staToDb(pin, instTerm, port);\\n    odb::dbNet* net = instTerm ? instTerm->getNet() : port->getNet();\\n    clockNets.insert(net);\\n  }\\n}\\n\\nfloat TritonCTS::getInputPinCap(odb::dbITerm* iterm)\\n{\\n  odb::dbInst* inst = iterm->getInst();\\n  sta::Cell* masterCell = network_->dbToSta(inst->getMaster());\\n  sta::LibertyCell* libertyCell = network_->libertyCell(masterCell);\\n  if (!libertyCell) {\\n    return 0.0;\\n  }\\n\\n  sta::LibertyPort* inputPort\\n      = libertyCell->findLibertyPort(iterm->getMTerm()->getConstName());\\n  if (inputPort) {\\n    return inputPort->capacitance();\\n  }\\n\\n  return 0.0;\\n}\\n\\nbool TritonCTS::isSink(odb::dbITerm* iterm)\\n{\\n  odb::dbInst* inst = iterm->getInst();\\n  sta::Cell* masterCell = network_->dbToSta(inst->getMaster());\\n  sta::LibertyCell* libertyCell = network_->libertyCell(masterCell);\\n  if (!libertyCell) {\\n    return true;\\n  }\\n\\n  if (inst->isBlock()) {\\n    return true;\\n  }', metadata={'source': 'src/cts/src/TritonCTS.cpp', 'file_path': 'src/cts/src/TritonCTS.cpp', 'file_name': 'TritonCTS.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (inst->isBlock()) {\\n    return true;\\n  }\\n\\n  sta::LibertyPort* inputPort\\n      = libertyCell->findLibertyPort(iterm->getMTerm()->getConstName());\\n  if (inputPort) {\\n    return inputPort->isRegClk();\\n  }\\n\\n  return false;\\n}\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/TritonCTS.cpp', 'file_path': 'src/cts/src/TritonCTS.cpp', 'file_name': 'TritonCTS.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%{\\n#include <cstdint>\\n\\n#include \"cts/TritonCTS.h\"\\n#include \"CtsOptions.h\"\\n#include \"TechChar.h\"\\n#include \"CtsGraphics.h\"\\n#include \"ord/OpenRoad.hh\"\\n\\nnamespace ord {\\n// Defined in OpenRoad.i\\ncts::TritonCTS *\\ngetTritonCts();\\n}\\n\\nusing namespace cts;\\nusing ord::getTritonCts;\\n%}\\n\\n%include \"../../Exception.i\"\\n%include \"stdint.i\"\\n\\n%ignore cts::CtsOptions::setObserver;\\n%ignore cts::CtsOptions::getObserver;\\n\\n%inline %{\\n\\nvoid\\nset_sink_clustering(bool enable)\\n{\\n  getTritonCts()->getParms()->setSinkClustering(enable);\\n}\\n\\nvoid\\nset_plot_option(bool plot)\\n{\\n  getTritonCts()->getParms()->setPlotSolution(plot);\\n}\\n\\nvoid\\nset_sink_clustering_levels(unsigned levels)\\n{\\n  getTritonCts()->getParms()->setSinkClusteringLevels(levels);\\n}\\n\\nvoid\\nset_max_char_cap(double cap)\\n{\\n  getTritonCts()->getParms()->setMaxCharCap(cap);\\n}\\n\\nvoid\\nset_max_char_slew(double slew)\\n{\\n  getTritonCts()->getParms()->setMaxCharSlew(slew);\\n}\\n\\nvoid\\nset_wire_segment_distance_unit(unsigned unit)\\n{\\n  getTritonCts()->getParms()->setWireSegmentUnit(unit);\\n}\\n\\nvoid\\nset_root_buffer(const char* buffer)\\n{\\n  getTritonCts()->getParms()->setRootBuffer(buffer);\\n}\\n\\nvoid\\nset_slew_steps(int steps)\\n{\\n  getTritonCts()->getParms()->setSlewSteps(steps);\\n}\\n\\nvoid\\nset_cap_steps(int steps)\\n{\\n  getTritonCts()->getParms()->setCapSteps(steps);\\n}\\n\\nvoid\\nset_metric_output(const char* file)\\n{\\n  getTritonCts()->getParms()->setMetricsFile(file);\\n}\\n\\nvoid\\nset_debug_cmd()\\n{\\n  getTritonCts()->getParms()->setObserver(std::make_unique<CtsGraphics>());\\n}\\n\\nvoid\\nreport_cts_metrics()\\n{\\n  getTritonCts()->reportCtsMetrics();\\n}\\n\\nvoid\\nset_tree_buf(const char* buffer)\\n{\\n  getTritonCts()->getParms()->setTreeBuffer(buffer);\\n}\\n\\nvoid\\nset_distance_between_buffers(int distance)\\n{\\n  getTritonCts()->getParms()->setSimpleSegmentsEnabled(true);\\n  getTritonCts()->getParms()->setBufferDistance(distance);\\n}\\n\\nvoid\\nset_branching_point_buffers_distance(int distance)\\n{\\n  getTritonCts()->getParms()->setVertexBuffersEnabled(true);\\n  getTritonCts()->getParms()->setVertexBufferDistance(distance);\\n}\\n\\nvoid\\nset_clustering_exponent(unsigned power)\\n{\\n  getTritonCts()->getParms()->setClusteringPower(power);\\n}', metadata={'source': 'src/cts/src/TritonCTS.i', 'file_path': 'src/cts/src/TritonCTS.i', 'file_name': 'TritonCTS.i', 'file_type': '.i'}),\n",
       " Document(page_content='void\\nset_clustering_exponent(unsigned power)\\n{\\n  getTritonCts()->getParms()->setClusteringPower(power);\\n}\\n\\nvoid\\nset_clustering_unbalance_ratio(double ratio)\\n{\\n  getTritonCts()->getParms()->setClusteringCapacity(ratio);\\n}\\n\\nvoid\\nset_sink_clustering_size(unsigned size)\\n{\\n  getTritonCts()->getParms()->setSizeSinkClustering(size);\\n}\\n\\nvoid\\nset_clustering_diameter(double distance)\\n{\\n  getTritonCts()->getParms()->setMaxDiameter(distance);\\n}\\n\\nvoid\\nset_num_static_layers(unsigned num)\\n{\\n  getTritonCts()->getParms()->setNumStaticLayers(num);\\n}\\n\\nvoid\\nset_sink_buffer(const char* buffer)\\n{\\n  getTritonCts()->getParms()->setSinkBuffer(buffer);\\n}\\n\\nvoid\\nset_balance_levels(bool balance)\\n{\\n  getTritonCts()->getParms()->setBalanceLevels(balance);\\n}\\n\\nvoid\\nreport_characterization()\\n{\\n  getTritonCts()->getCharacterization()->report();\\n}\\n\\nvoid\\nreport_wire_segments(unsigned length, unsigned load, unsigned outputSlew)\\n{\\n  getTritonCts()->getCharacterization()->reportSegments(length, load, outputSlew);\\n}\\n\\nint\\nset_clock_nets(const char* names)\\n{\\n  return getTritonCts()->setClockNets(names);\\n}\\n\\nvoid\\nset_buffer_list(const char* buffers)\\n{\\n\\tgetTritonCts()->setBufferList(buffers);\\n}\\n\\nvoid\\nset_obstruction_aware(bool obs)\\n{\\n  getTritonCts()->getParms()->setObstructionAware(obs);\\n}\\n\\nvoid\\nrun_triton_cts()\\n{\\n  getTritonCts()->runTritonCts();\\n}\\n\\n%} //inline', metadata={'source': 'src/cts/src/TritonCTS.i', 'file_path': 'src/cts/src/TritonCTS.i', 'file_name': 'TritonCTS.i', 'file_type': '.i'}),\n",
       " Document(page_content='###############################################################################\\n##\\n## BSD 3-Clause License\\n##\\n## Copyright (c) 2019, The Regents of the University of California\\n## All rights reserved.\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and#or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n##\\n###############################################################################\\n\\nsta::define_cmd_args \"configure_cts_characterization\" {[-max_cap cap] \\\\\\n                                                       [-max_slew slew] \\\\\\n                                                       [-slew_steps slew_steps] \\\\\\n                                                       [-cap_steps cap_steps] \\\\\\n                                                      }\\n\\nproc configure_cts_characterization { args } {\\n  sta::parse_key_args \"configure_cts_characterization\" args \\\\\\n    keys {-max_cap -max_slew -slew_steps -cap_steps} flags {}\\n\\n  sta::check_argc_eq0 \"configure_cts_characterization\" $args\\n\\n  if { [info exists keys(-max_cap)] } {\\n    set max_cap_value $keys(-max_cap)\\n    cts::set_max_char_cap $max_cap_value\\n  }\\n\\n  if { [info exists keys(-max_slew)] } {\\n    set max_slew_value $keys(-max_slew)\\n    cts::set_max_char_slew $max_slew_value\\n  }\\n\\n  if { [info exists keys(-slew_steps)] } {\\n    set steps $keys(-slew_steps)\\n    sta::check_cardinal \"-slew_steps\" $steps\\n    cts::set_slew_steps $slew\\n  }\\n\\n  if { [info exists keys(-cap_steps)] } {\\n    set steps $keys(-cap_steps)\\n    sta::check_cardinal \"-cap_steps\" $steps\\n    cts::set_cap_steps $cap\\n  }\\n}', metadata={'source': 'src/cts/src/TritonCTS.tcl', 'file_path': 'src/cts/src/TritonCTS.tcl', 'file_name': 'TritonCTS.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='if { [info exists keys(-cap_steps)] } {\\n    set steps $keys(-cap_steps)\\n    sta::check_cardinal \"-cap_steps\" $steps\\n    cts::set_cap_steps $cap\\n  }\\n}\\n\\nsta::define_cmd_args \"clock_tree_synthesis\" {[-wire_unit unit]\\n                                             [-buf_list buflist] \\\\\\n                                             [-root_buf buf] \\\\\\n                                             [-clk_nets nets] \\\\\\n                                             [-tree_buf buf] \\\\\\n                                             [-distance_between_buffers] \\\\\\n                                             [-branching_point_buffers_distance] \\\\\\n                                             [-clustering_exponent] \\\\\\n                                             [-clustering_unbalance_ratio] \\\\\\n                                             [-sink_clustering_size] \\\\\\n                                             [-sink_clustering_max_diameter] \\\\\\n                                             [-sink_clustering_enable] \\\\\\n                                             [-balance_levels] \\\\\\n                                             [-sink_clustering_levels levels] \\\\\\n                                             [-num_static_layers] \\\\\\n                                             [-sink_clustering_buffer] \\\\\\n                                             [-obstruction_aware] \\n                                            }\\n\\nproc clock_tree_synthesis { args } {\\n  sta::parse_key_args \"clock_tree_synthesis\" args \\\\\\n    keys {-root_buf -buf_list -wire_unit -clk_nets -sink_clustering_size -num_static_layers\\\\\\n          -sink_clustering_buffer -distance_between_buffers -branching_point_buffers_distance -clustering_exponent\\\\\\n          -clustering_unbalance_ratio -sink_clustering_max_diameter -sink_clustering_levels -tree_buf}\\\\\\n    flags {-post_cts_disable -sink_clustering_enable -balance_levels -obstruction_aware}\\n\\n  sta::check_argc_eq0 \"clock_tree_synthesis\" $args\\n\\n  if { [info exists flags(-post_cts_disable)] } {\\n    utl::warn CTS 115 \"-post_cts_disable is obsolete.\"\\n  }\\n  \\n  cts::set_sink_clustering [info exists flags(-sink_clustering_enable)]\\n\\n  if { [info exists keys(-sink_clustering_size)] } {\\n    set size $keys(-sink_clustering_size)\\n    cts::set_sink_clustering_size $size\\n  }\\n\\n  if { [info exists keys(-sink_clustering_max_diameter)] } {\\n    set distance $keys(-sink_clustering_max_diameter)\\n    cts::set_clustering_diameter $distance\\n  }\\n\\n  cts::set_balance_levels [info exists flags(-balance_levels)]\\n\\n  if { [info exists keys(-sink_clustering_levels)] } {\\n    set levels $keys(-sink_clustering_levels)\\n    cts::set_sink_clustering_levels $levels\\n  }\\n\\n  if { [info exists keys(-num_static_layers)] } {\\n    set num $keys(-num_static_layers)\\n    cts::set_num_static_layers $num\\n  }\\n\\n  if { [info exists keys(-distance_between_buffers)] } {\\n    set distance $keys(-distance_between_buffers)\\n    cts::set_distance_between_buffers [ord::microns_to_dbu $distance]\\n  }\\n\\n  if { [info exists keys(-branching_point_buffers_distance)] } {\\n    set distance $keys(-branching_point_buffers_distance)\\n    cts::set_branching_point_buffers_distance [ord::microns_to_dbu $distance]\\n  }\\n\\n  if { [info exists keys(-clustering_exponent)] } {\\n    set exponent $keys(-clustering_exponent)\\n    cts::set_clustering_exponent $exponent\\n  }\\n\\n  if { [info exists keys(-clustering_unbalance_ratio)] } {\\n    set unbalance $keys(-clustering_unbalance_ratio)\\n    cts::set_clustering_unbalance_ratio $unbalance\\n  }\\n\\n  if { [info exists keys(-buf_list)] } {\\n    set buf_list $keys(-buf_list)\\n    cts::set_buffer_list $buf_list\\n  } else {\\n    #User must input the buffer list.\\n    utl::error CTS 55 \"Missing argument -buf_list\"\\n  }\\n\\n  if { [info exists keys(-wire_unit)] } {\\n    set wire_unit $keys(-wire_unit)\\n    cts::set_wire_segment_distance_unit $wire_unit\\n  }', metadata={'source': 'src/cts/src/TritonCTS.tcl', 'file_path': 'src/cts/src/TritonCTS.tcl', 'file_name': 'TritonCTS.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='if { [info exists keys(-wire_unit)] } {\\n    set wire_unit $keys(-wire_unit)\\n    cts::set_wire_segment_distance_unit $wire_unit\\n  }\\n\\n  if { [info exists keys(-clk_nets)] } {\\n    set clk_nets $keys(-clk_nets)\\n    set fail [cts::set_clock_nets $clk_nets]\\n    if {$fail} {\\n      utl::error CTS 56 \"Error when finding -clk_nets in DB.\"\\n    }\\n  }\\n\\n  if { [info exists keys(-tree_buf)] } {\\n    set buf $keys(-tree_buf)\\n    cts::set_tree_buf $buf\\n  }\\n\\n  if { [info exists keys(-root_buf)] } {\\n    set root_buf $keys(-root_buf)\\n    if { [llength $root_buf] > 1} {\\n      set root_buf [lindex $root_buf 0]\\n    }\\n    cts::set_root_buffer $root_buf\\n  } else {\\n    if { [info exists keys(-buf_list)] } {\\n      #If using -buf_list, the first buffer can become the root buffer.\\n      set root_buf [lindex $buf_list 0]\\n      cts::set_root_buffer $root_buf\\n    } else {\\n      utl::error CTS 57 \"Missing argument, user must enter at least one of -root_buf or -buf_list.\"\\n    }\\n  }\\n\\n  if { [info exists keys(-sink_clustering_buffer)] } {\\n    set sink_buf $keys(-sink_clustering_buffer)\\n    if { [llength $sink_buf] > 1} {\\n      set sink_buf [lindex $sink_buf 0]\\n    }\\n    cts::set_sink_buffer $sink_buf\\n  } else {\\n    cts::set_sink_buffer $root_buf\\n  }\\n\\n  cts::set_obstruction_aware [info exists flags(-obstruction_aware)]\\n\\n  if { [ord::get_db_block] == \"NULL\" } {\\n    utl::error CTS 103 \"No design block found.\"\\n  }\\n  cts::run_triton_cts\\n}\\n\\nsta::define_cmd_args \"report_cts\" {[-out_file file] \\\\\\n                                  }\\nproc report_cts { args } {\\n  sta::parse_key_args \"report_cts\" args \\\\\\n    keys {-out_file} flags {}\\n\\n  sta::check_argc_eq0 \"report_cts\" $args\\n\\n  if { [info exists keys(-out_file)] } {\\n    set outFile $keys(-out_file)\\n    cts::set_metric_output $outFile\\n  }\\n\\n  cts::report_cts_metrics\\n}\\n\\nnamespace eval cts {\\nproc clock_tree_synthesis_debug { args } {\\n  sta::parse_key_args \"clock_tree_synthesis_debug\" args \\\\\\n    keys {} flags {-plot}\\n\\n  sta::check_argc_eq0 \"clock_tree_synthesis_debug\" $args\\n  cts::set_plot_option [info exists flags(-plot)]\\n\\n  cts::set_debug_cmd\\n}\\n}', metadata={'source': 'src/cts/src/TritonCTS.tcl', 'file_path': 'src/cts/src/TritonCTS.tcl', 'file_name': 'TritonCTS.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <iomanip>\\n#include <ostream>\\n\\nnamespace cts {\\n\\ntemplate <class T>\\nclass Point\\n{\\n public:\\n  Point(T x, T y) : x_(x), y_(y) {}\\n\\n  T getX() const { return x_; }\\n  T getY() const { return y_; }\\n\\n  void setX(T x) { x_ = x; }\\n  void setY(T y) { y_ = y; }\\n\\n  T computeDist(const Point<T>& other) const\\n  {\\n    T dx = (getX() > other.getX()) ? (getX() - other.getX())\\n                                   : (other.getX() - getX());\\n    T dy = (getY() > other.getY()) ? (getY() - other.getY())\\n                                   : (other.getY() - getY());\\n\\n    return dx + dy;\\n  }\\n\\n  T computeDistX(const Point<T>& other) const\\n  {\\n    T dx = (getX() > other.getX()) ? (getX() - other.getX())\\n                                   : (other.getX() - getX());\\n    return dx;\\n  }\\n\\n  T computeDistY(const Point<T>& other) const\\n  {\\n    T dy = (getY() > other.getY()) ? (getY() - other.getY())\\n                                   : (other.getY() - getY());\\n    return dy;\\n  }\\n\\n  bool equal(const Point<T>& other, double epsilon = 0.0000001f) const\\n  {\\n    if ((fabs(getX() - other.getX()) < epsilon)\\n        && (fabs(getY() - other.getY()) < epsilon)) {\\n      return true;\\n    }\\n    return false;\\n  }\\n\\n  bool operator<(const Point<T>& other) const\\n  {\\n    if (getX() != other.getX()) {\\n      return getX() < other.getX();\\n    }\\n\\n    return getY() < other.getY();\\n  }\\n\\n  bool operator==(const Point<T>& other) const\\n  {\\n    if (equal(other)) {\\n      return true;\\n    }\\n\\n    return false;\\n  }\\n\\n  bool operator!=(const Point<T>& other) const\\n  {\\n    if (equal(other)) {\\n      return false;\\n    }\\n\\n    return true;\\n  }\\n\\n  friend std::ostream& operator<<(std::ostream& out, const Point<T>& point)\\n  {\\n    out << \"[(\" << std::fixed << std::setprecision(3) << point.getX() << \", \"\\n        << std::fixed << std::setprecision(3) << point.getY() << \")]\";\\n    return out;\\n  }\\n\\n private:\\n  T x_;\\n  T y_;\\n};\\n\\ntemplate <class T>\\nclass Box\\n{\\n public:\\n  T getMinX() const { return xMin_; }\\n  T getMinY() const { return yMin_; }\\n  T getMaxX() const { return xMin_ + width_; }\\n  T getMaxY() const { return yMin_ + height_; }\\n  T getWidth() const { return width_; }\\n  T getHeight() const { return height_; }', metadata={'source': 'src/cts/src/Util.h', 'file_path': 'src/cts/src/Util.h', 'file_name': 'Util.h', 'file_type': '.h'}),\n",
       " Document(page_content='Point<T> computeCenter() const\\n  {\\n    return Point<T>(xMin_ + width_ / 2, yMin_ + height_ / 2);\\n  }\\n\\n  Box<double> normalize(double factor)\\n  {\\n    return Box<double>(getMinX() * factor,\\n                       getMinY() * factor,\\n                       getMaxX() * factor,\\n                       getMaxY() * factor);\\n  }\\n\\n  Box() : xMin_(0), yMin_(0), width_(0), height_(0) {}\\n  Box(T xMin, T yMin, T xMax, T yMax)\\n      : xMin_(xMin), yMin_(yMin), width_(xMax - xMin), height_(yMax - yMin)\\n  {\\n  }\\n\\n  friend std::ostream& operator<<(std::ostream& out, const Box& box)\\n  {\\n    out << \"[(\" << box.getMinX() << \", \" << box.getMinY() << \"), (\"\\n        << box.getMaxX() << \", \" << box.getMaxY() << \")]\";\\n    return out;\\n  }\\n\\n private:\\n  T xMin_;\\n  T yMin_;\\n  T width_;\\n  T height_;\\n};\\n\\n}  // namespace cts', metadata={'source': 'src/cts/src/Util.h', 'file_path': 'src/cts/src/Util.h', 'file_name': 'Util.h', 'file_type': '.h'}),\n",
       " Document(page_content='# Build an array of tiles with misc flops and hook up a clk net for CTS\\n# This demonstrates the trouble with blockage unaware fixing.\\n\\nsource \"helpers.tcl\"\\nsource Nangate45/Nangate45.vars\\n\\n# Settings\\nset array_size 15\\nset pitch_multiplier 1.1\\nset core_margin [expr 10 * 2000]\\nset halo [expr 1 * 2000]\\n\\nread_lib $liberty_file\\nread_lib array_tile.lib\\n\\nread_lef $tech_lef\\nread_lef $std_cell_lef\\nread_lef array_tile.lef\\n\\nset db [ord::get_db]\\nset tech [ord::get_db_tech]\\nset chip [odb::dbChip_create $db]\\nset block [odb::dbBlock_create $chip \"top\"]\\n$block setDefUnits 2000\\n\\nset dbu [$tech getDbUnitsPerMicron]\\n\\nset tile [$db findMaster \"array_tile\"]\\n\\nset width [$tile getWidth]\\nset height [$tile getHeight]\\n\\nset x_pitch [expr int($width * $pitch_multiplier)]\\nset y_pitch [expr int($height * $pitch_multiplier)]\\n\\nset clk [odb::dbNet_create $block \"clk\"]\\n$clk setSigType CLOCK\\n\\n# Make clock bterm/bpin at 0,0\\nset clk_bterm [odb::dbBTerm_create $clk \"clk\"]\\n$clk_bterm setSigType CLOCK\\n$clk_bterm setIoType INPUT\\nset clk_bpin [odb::dbBPin_create $clk_bterm]\\n$clk_bpin setPlacementStatus PLACED\\nset layer [$tech findLayer \"metal5\"]\\nodb::dbBox_create $clk_bpin $layer 0 0 2000 2000\\n\\n# tile array\\nfor {set x 0} {$x < $array_size} {incr x} {\\n  for {set y 0} {$y < $array_size} {incr y} {\\n    set inst [odb::dbInst_create $block $tile \"inst_${x}_${y}\"]\\n    set lx [expr $x * $x_pitch + $core_margin]\\n    set ly [expr $y * $y_pitch + $core_margin]\\n    $inst setLocation $lx $ly\\n    $inst setPlacementStatus LOCKED\\n    set clk_iterm [$inst findITerm \"clk\"]\\n    $clk_iterm connect $clk\\n\\n    set ux [expr $lx + $width + $halo]\\n    set uy [expr $ly + $height + $halo]\\n\\n    set lx [expr $lx - $halo]\\n    set ly [expr $ly - $halo]\\n    odb::dbBlockage_create $block $lx $ly $ux $uy\\n\\n    # connect east/west pins skipping every fifth column\\n    if {[expr $x > 0]} {\\n      if {[expr ($x + 1) % 5 == 0]} {\\n        continue\\n      } elseif {[expr $x % 5 == 0]} {\\n        set offset 2\\n      } else {\\n        set offset 1\\n      }\\n      set l_inst [$block findInst \"inst_[expr $x-$offset]_${y}\"]\\n      set net [odb::dbNet_create $block \"n1_${x}_${y}\"]\\n      [$inst findITerm \"w_in\"] connect $net\\n      [$l_inst findITerm \"e_out\"] connect $net\\n\\n      set net [odb::dbNet_create $block \"n2_${x}_${y}\"]\\n      [$inst findITerm \"w_out\"] connect $net\\n      [$l_inst findITerm \"e_in\"] connect $net\\n    }\\n  }  \\n}\\n\\n# FF array on every 5th column\\nset dff [$db findMaster \"DFF_X1\"]\\nset dff_height [$dff getHeight]\\nset dff_width [$dff getWidth]\\n\\nfor {set x 4} {$x < $array_size} {incr x 5} {\\n  for {set y 0} {$y < $array_size} {incr y} {\\n    for {set i 0} {$i < 50} {incr i} {\\n      set inst [odb::dbInst_create $block $dff \"dff_${x}_${y}_${i}\"]\\n      set lx [expr $x * $x_pitch + $core_margin]\\n      set ly [expr $y * $y_pitch + $core_margin]\\n      $inst setLocation \\\\\\n          [expr $lx - $dff_width - $halo] \\\\\\n          [expr $ly + $i * $dff_height]\\n      $inst setPlacementStatus PLACED\\n      set clk_iterm [$inst findITerm \"CK\"]\\n      $clk_iterm connect $clk\\n    }\\n  }\\n}\\n\\nord::design_created\\n\\nset overall_width [expr ($array_size - 1) * $x_pitch + $width + 2 * $core_margin]\\nset overall_height [expr ($array_size - 1) * $y_pitch + $height + 2 * $core_margin]\\n\\nset overall_width [expr $overall_width / $dbu] \\nset overall_height [expr $overall_height / $dbu] \\n\\n# setup rows\\ninitialize_floorplan \\\\\\n    -die_area [list 0 0 $overall_width $overall_height] \\\\\\n    -core_area [list 0 0 $overall_width $overall_height] \\\\\\n    -site $site\\n\\nsource $tracks_file\\n\\nsource Nangate45/Nangate45.rc\\n\\ncreate_clock -period 5 clk\\n\\nsource $layer_rc_file\\nset_wire_rc -signal -layer $wire_rc_layer\\nset_wire_rc -clock  -layer $wire_rc_layer_clk\\nset_dont_use $dont_use\\n\\nclock_tree_synthesis  -root_buf $cts_buffer \\\\\\n    -buf_list $cts_buffer \\\\\\n    -sink_clustering_enable \\\\\\n    -sink_clustering_max_diameter $cts_cluster_diameter \\\\\\n    -balance_levels \\\\\\n    -obstruction_aware\\n\\nset_propagated_clock [all_clocks]\\nestimate_parasitics -placement\\nrepair_clock_nets', metadata={'source': 'src/cts/test/array.tcl', 'file_path': 'src/cts/test/array.tcl', 'file_name': 'array.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='set_propagated_clock [all_clocks]\\nestimate_parasitics -placement\\nrepair_clock_nets\\n\\nset_placement_padding -global -left $detail_place_pad -right $detail_place_pad\\ndetailed_placement\\n\\nestimate_parasitics -placement\\nreport_clock_skew', metadata={'source': 'src/cts/test/array.tcl', 'file_path': 'src/cts/test/array.tcl', 'file_name': 'array.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Build an array of tiles with misc flops and hook up a clk net for CTS\\n# This demonstrates the trouble with blockage unaware fixing.\\n\\nsource \"helpers.tcl\"\\nsource Nangate45/Nangate45.vars\\n\\n# Settings\\nset array_size 15\\nset pitch_multiplier 1.1\\nset core_margin [expr 10 * 2000]\\nset halo [expr 1 * 2000]\\n\\nread_lib $liberty_file\\nread_lib array_tile.lib\\n\\nread_lef $tech_lef\\nread_lef $std_cell_lef\\nread_lef array_tile.lef\\n\\nset db [ord::get_db]\\nset tech [ord::get_db_tech]\\nset chip [odb::dbChip_create $db]\\nset block [odb::dbBlock_create $chip \"top\"]\\n$block setDefUnits 2000\\n\\nset dbu [$tech getDbUnitsPerMicron]\\n\\nset tile [$db findMaster \"array_tile\"]\\n\\nset width [$tile getWidth]\\nset height [$tile getHeight]\\n\\nset x_pitch [expr int($width * $pitch_multiplier)]\\nset y_pitch [expr int($height * $pitch_multiplier)]\\n\\nset clk [odb::dbNet_create $block \"clk\"]\\n$clk setSigType CLOCK\\n\\n# Make clock bterm/bpin at 0,0\\nset clk_bterm [odb::dbBTerm_create $clk \"clk\"]\\n$clk_bterm setSigType CLOCK\\n$clk_bterm setIoType INPUT\\nset clk_bpin [odb::dbBPin_create $clk_bterm]\\n$clk_bpin setPlacementStatus PLACED\\nset layer [$tech findLayer \"metal5\"]\\nodb::dbBox_create $clk_bpin $layer 0 0 2000 2000\\n\\n# tile array\\nfor {set x 0} {$x < $array_size} {incr x} {\\n  for {set y 0} {$y < $array_size} {incr y} {\\n    set inst [odb::dbInst_create $block $tile \"inst_${x}_${y}\"]\\n    set lx [expr $x * $x_pitch + $core_margin]\\n    set ly [expr $y * $y_pitch + $core_margin]\\n    $inst setLocation $lx $ly\\n    $inst setPlacementStatus LOCKED\\n    set clk_iterm [$inst findITerm \"clk\"]\\n    $clk_iterm connect $clk\\n\\n    set ux [expr $lx + $width + $halo]\\n    set uy [expr $ly + $height + $halo]\\n\\n    set lx [expr $lx - $halo]\\n    set ly [expr $ly - $halo]\\n    odb::dbBlockage_create $block $lx $ly $ux $uy\\n\\n    # connect east/west pins skipping every fifth column\\n    if {[expr $x > 0]} {\\n      if {[expr ($x + 1) % 5 == 0]} {\\n        continue\\n      } elseif {[expr $x % 5 == 0]} {\\n        set offset 2\\n      } else {\\n        set offset 1\\n      }\\n      set l_inst [$block findInst \"inst_[expr $x-$offset]_${y}\"]\\n      set net [odb::dbNet_create $block \"n1_${x}_${y}\"]\\n      [$inst findITerm \"w_in\"] connect $net\\n      [$l_inst findITerm \"e_out\"] connect $net\\n\\n      set net [odb::dbNet_create $block \"n2_${x}_${y}\"]\\n      [$inst findITerm \"w_out\"] connect $net\\n      [$l_inst findITerm \"e_in\"] connect $net\\n    }\\n  }  \\n}\\n\\n# FF array on every 5th column\\nset dff [$db findMaster \"DFF_X1\"]\\nset dff_height [$dff getHeight]\\nset dff_width [$dff getWidth]\\n\\nfor {set x 4} {$x < $array_size} {incr x 5} {\\n  for {set y 0} {$y < $array_size} {incr y} {\\n    for {set i 0} {$i < 50} {incr i} {\\n      set inst [odb::dbInst_create $block $dff \"dff_${x}_${y}_${i}\"]\\n      set lx [expr $x * $x_pitch + $core_margin]\\n      set ly [expr $y * $y_pitch + $core_margin]\\n      $inst setLocation \\\\\\n          [expr $lx - $dff_width - $halo] \\\\\\n          [expr $ly + $i * $dff_height]\\n      $inst setPlacementStatus PLACED\\n      set clk_iterm [$inst findITerm \"CK\"]\\n      $clk_iterm connect $clk\\n    }\\n  }\\n}\\n\\nord::design_created\\n\\nset overall_width [expr ($array_size - 1) * $x_pitch + $width + 2 * $core_margin]\\nset overall_height [expr ($array_size - 1) * $y_pitch + $height + 2 * $core_margin]\\n\\nset overall_width [expr $overall_width / $dbu] \\nset overall_height [expr $overall_height / $dbu] \\n\\n# setup rows\\ninitialize_floorplan \\\\\\n    -die_area [list 0 0 $overall_width $overall_height] \\\\\\n    -core_area [list 0 0 $overall_width $overall_height] \\\\\\n    -site $site\\n\\nsource $tracks_file\\n\\nsource Nangate45/Nangate45.rc\\n\\ncreate_clock -period 5 clk\\n\\nsource $layer_rc_file\\nset_wire_rc -signal -layer $wire_rc_layer\\nset_wire_rc -clock  -layer $wire_rc_layer_clk\\nset_dont_use $dont_use\\n\\nset_debug_level CTS legalizer 1\\n\\nclock_tree_synthesis  -root_buf $cts_buffer \\\\\\n    -buf_list $cts_buffer \\\\\\n    -sink_clustering_enable \\\\\\n    -sink_clustering_max_diameter $cts_cluster_diameter \\\\\\n    -balance_levels \\\\\\n    -obstruction_aware', metadata={'source': 'src/cts/test/array_full_flow.tcl', 'file_path': 'src/cts/test/array_full_flow.tcl', 'file_name': 'array_full_flow.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='set_propagated_clock [all_clocks]\\nestimate_parasitics -placement\\nrepair_clock_nets\\n\\nset_placement_padding -global -left $detail_place_pad -right $detail_place_pad\\ndetailed_placement\\n\\nestimate_parasitics -placement\\nreport_clock_skew\\n\\n# Prevent grt from going over the macros to magnify the problem\\nset_routing_layers -signal metal2-metal5\\nglobal_route -allow_congestion\\nestimate_parasitics -global_routing\\nreport_clock_skew\\n\\nset_thread_count 40\\ndetailed_route -verbose 1', metadata={'source': 'src/cts/test/array_full_flow.tcl', 'file_path': 'src/cts/test/array_full_flow.tcl', 'file_name': 'array_full_flow.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Build an array of tiles with misc flops and hook up a clk net for CTS\\n# This demonstrates the trouble with blockage unaware fixing.\\n\\nsource \"helpers.tcl\"\\nsource Nangate45/Nangate45.vars\\n\\n# Settings\\nset array_size 15\\nset pitch_multiplier 1.1\\nset core_margin [expr 10 * 2000]\\nset halo [expr 1 * 2000]\\n\\nread_lib $liberty_file\\nread_lib array_tile.lib\\n\\nread_lef $tech_lef\\nread_lef $std_cell_lef\\nread_lef array_tile.lef\\n\\nset db [ord::get_db]\\nset tech [ord::get_db_tech]\\nset chip [odb::dbChip_create $db]\\nset block [odb::dbBlock_create $chip \"top\"]\\n$block setDefUnits 2000\\n\\nset dbu [$tech getDbUnitsPerMicron]\\n\\nset tile [$db findMaster \"array_tile\"]\\n\\nset width [$tile getWidth]\\nset height [$tile getHeight]\\n\\nset x_pitch [expr int($width * $pitch_multiplier)]\\nset y_pitch [expr int($height * $pitch_multiplier)]\\n\\nset clk [odb::dbNet_create $block \"clk\"]\\n$clk setSigType CLOCK\\n\\n# Make clock bterm/bpin at 0,0\\nset clk_bterm [odb::dbBTerm_create $clk \"clk\"]\\n$clk_bterm setSigType CLOCK\\n$clk_bterm setIoType INPUT\\nset clk_bpin [odb::dbBPin_create $clk_bterm]\\n$clk_bpin setPlacementStatus PLACED\\nset layer [$tech findLayer \"metal5\"]\\nodb::dbBox_create $clk_bpin $layer 0 0 2000 2000\\n\\n# tile array\\nfor {set x 0} {$x < $array_size} {incr x} {\\n  for {set y 0} {$y < $array_size} {incr y} {\\n    set inst [odb::dbInst_create $block $tile \"inst_${x}_${y}\"]\\n    set lx [expr $x * $x_pitch + $core_margin]\\n    set ly [expr $y * $y_pitch + $core_margin]\\n    $inst setLocation $lx $ly\\n    $inst setPlacementStatus LOCKED\\n    set clk_iterm [$inst findITerm \"clk\"]\\n    $clk_iterm connect $clk\\n\\n    set ux [expr $lx + $width + $halo]\\n    set uy [expr $ly + $height + $halo]\\n\\n    set lx [expr $lx - $halo]\\n    set ly [expr $ly - $halo]\\n#   odb::dbBlockage_create $block $lx $ly $ux $uy\\n\\n    # connect east/west pins skipping every fifth column\\n    if {[expr $x > 0]} {\\n      if {[expr ($x + 1) % 5 == 0]} {\\n        continue\\n      } elseif {[expr $x % 5 == 0]} {\\n        set offset 2\\n      } else {\\n        set offset 1\\n      }\\n      set l_inst [$block findInst \"inst_[expr $x-$offset]_${y}\"]\\n      set net [odb::dbNet_create $block \"n1_${x}_${y}\"]\\n      [$inst findITerm \"w_in\"] connect $net\\n      [$l_inst findITerm \"e_out\"] connect $net\\n\\n      set net [odb::dbNet_create $block \"n2_${x}_${y}\"]\\n      [$inst findITerm \"w_out\"] connect $net\\n      [$l_inst findITerm \"e_in\"] connect $net\\n    }\\n  }  \\n}\\n\\n# FF array on every 5th column\\nset dff [$db findMaster \"DFF_X1\"]\\nset dff_height [$dff getHeight]\\nset dff_width [$dff getWidth]\\n\\nfor {set x 4} {$x < $array_size} {incr x 5} {\\n  for {set y 0} {$y < $array_size} {incr y} {\\n    for {set i 0} {$i < 50} {incr i} {\\n      set inst [odb::dbInst_create $block $dff \"dff_${x}_${y}_${i}\"]\\n      set lx [expr $x * $x_pitch + $core_margin]\\n      set ly [expr $y * $y_pitch + $core_margin]\\n      $inst setLocation \\\\\\n          [expr $lx - $dff_width - $halo] \\\\\\n          [expr $ly + $i * $dff_height]\\n      $inst setPlacementStatus PLACED\\n      set clk_iterm [$inst findITerm \"CK\"]\\n      $clk_iterm connect $clk\\n    }\\n  }\\n}\\n\\nord::design_created\\n\\nset overall_width [expr ($array_size - 1) * $x_pitch + $width + 2 * $core_margin]\\nset overall_height [expr ($array_size - 1) * $y_pitch + $height + 2 * $core_margin]\\n\\nset overall_width [expr $overall_width / $dbu] \\nset overall_height [expr $overall_height / $dbu] \\n\\n# setup rows\\ninitialize_floorplan \\\\\\n    -die_area [list 0 0 $overall_width $overall_height] \\\\\\n    -core_area [list 0 0 $overall_width $overall_height] \\\\\\n    -site $site\\n\\nsource $tracks_file\\n\\nsource Nangate45/Nangate45.rc\\n\\ncreate_clock -period 5 clk\\n\\nsource $layer_rc_file\\nset_wire_rc -signal -layer $wire_rc_layer\\nset_wire_rc -clock  -layer $wire_rc_layer_clk\\nset_dont_use $dont_use\\n\\nclock_tree_synthesis  -root_buf $cts_buffer \\\\\\n    -buf_list $cts_buffer \\\\\\n    -sink_clustering_enable \\\\\\n    -sink_clustering_max_diameter $cts_cluster_diameter \\\\\\n    -balance_levels \\\\\\n    -obstruction_aware\\n\\nset_propagated_clock [all_clocks]\\nestimate_parasitics -placement\\nrepair_clock_nets', metadata={'source': 'src/cts/test/array_no_blockages.tcl', 'file_path': 'src/cts/test/array_no_blockages.tcl', 'file_name': 'array_no_blockages.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='set_propagated_clock [all_clocks]\\nestimate_parasitics -placement\\nrepair_clock_nets\\n\\nset_placement_padding -global -left $detail_place_pad -right $detail_place_pad\\ndetailed_placement\\n\\nestimate_parasitics -placement\\nreport_clock_skew', metadata={'source': 'src/cts/test/array_no_blockages.tcl', 'file_path': 'src/cts/test/array_no_blockages.tcl', 'file_name': 'array_no_blockages.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\nimport cts_helpers\\n\\ntech = Tech()\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\n\\ndesign = Design(tech)\\ndesign.evalTclString(cts_helpers.make_array)\\ndesign.evalTclString(\"set block [make_array 300 200000 200000 150]\")\\ndesign.evalTclString(\"sta::db_network_defined\")\\ndesign.evalTclString(\"create_clock -period 5 clk\")\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal5\")\\n\\ncts_aux.clock_tree_synthesis(design,\\n                             root_buf=\"CLKBUF_X3\",\\n                             buf_list=\"CLKBUF_X3\",\\n                             wire_unit=20,\\n                             sink_clustering_enable=True,\\n                             distance_between_buffers=100.0,\\n                             sink_clustering_size=10,\\n                             sink_clustering_max_diameter=60.0,\\n                             balance_levels=True,\\n                             num_static_layers=1,\\n                             obstruction_aware=True\\n                            )', metadata={'source': 'src/cts/test/balance_levels.py', 'file_path': 'src/cts/test/balance_levels.py', 'file_name': 'balance_levels.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nsource \"cts-helpers.tcl\"\\n\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\n\\nset block [make_array 300 200000 200000 150]\\n\\nsta::db_network_defined\\n\\ncreate_clock -period 5 clk\\n\\nset_wire_rc -clock -layer metal5\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n  -buf_list CLKBUF_X3 \\\\\\n  -wire_unit 20 \\\\\\n  -sink_clustering_enable \\\\\\n  -distance_between_buffers 100 \\\\\\n  -sink_clustering_size 10 \\\\\\n  -sink_clustering_max_diameter 60 \\\\\\n  -balance_levels \\\\\\n  -num_static_layers 1 \\\\\\n  -obstruction_aware', metadata={'source': 'src/cts/test/balance_levels.tcl', 'file_path': 'src/cts/test/balance_levels.tcl', 'file_name': 'balance_levels.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\nimport utl\\n\\ntech = Tech()\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"check_buffers.def\")\\n\\ndesign.evalTclString(\"create_clock -period 5 clk\")\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal5\")\\n\\ncts_aux.clock_tree_synthesis(design,\\n                             root_buf=\"CLKBUF_X3\",\\n                             buf_list=\"CLKBUF_X3\",\\n                             wire_unit=20,\\n                             sink_clustering_enable=True,\\n                             distance_between_buffers=100.0,\\n                             sink_clustering_size=10,\\n                             sink_clustering_max_diameter=60.0,\\n                             num_static_layers=1,\\n                             obstruction_aware=True\\n                            )\\n\\n# This is only for checking clock tree results and not testing per se\\ncmd_block = \\'\\'\\'\\nset unconnected_buffers 0\\nforeach buf [get_cells clkbuf_*_clk] {\\n  set buf_name [get_name $buf]\\n  set input_pin [get_pin $buf_name/A]\\n  set input_net [get_net -of $input_pin]\\n  if { $input_net == \"NULL\" } {\\n    incr unconnected_buffers\\n  }\\n}\\nputs \"Found $unconnected_buffers unconnected buffers.\"\\n\\'\\'\\'\\ndesign.evalTclString(cmd_block)', metadata={'source': 'src/cts/test/check_buffers.py', 'file_path': 'src/cts/test/check_buffers.py', 'file_name': 'check_buffers.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\nread_def check_buffers.def\\n\\ncreate_clock -period 5 clk\\nset_wire_rc -clock -layer metal5\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n                     -buf_list CLKBUF_X3 \\\\\\n                     -wire_unit 20 \\\\\\n                     -sink_clustering_enable \\\\\\n                     -distance_between_buffers 100 \\\\\\n                     -sink_clustering_size 10 \\\\\\n                     -sink_clustering_max_diameter 60 \\\\\\n                     -num_static_layers 1 \\\\\\n                     -obstruction_aware\\n\\nset unconnected_buffers 0\\nforeach buf [get_cells clkbuf_*_clk] {\\n  set buf_name [get_name $buf]\\n  set input_pin [get_pin $buf_name/A]\\n  set input_net [get_net -of $input_pin]\\n  if { $input_net == \"NULL\" } {\\n    incr unconnected_buffers\\n  }\\n}\\n\\nputs \"Found $unconnected_buffers unconnected buffers.\"', metadata={'source': 'src/cts/test/check_buffers.tcl', 'file_path': 'src/cts/test/check_buffers.tcl', 'file_name': 'check_buffers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\nread_def check_buffers_blockages.def\\n\\ncreate_clock -period 5 clk\\nset_wire_rc -clock -layer metal5\\n\\nset_debug_level CTS legalizer 3\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n                     -buf_list CLKBUF_X3 \\\\\\n                     -wire_unit 20 \\\\\\n                     -sink_clustering_enable \\\\\\n                     -distance_between_buffers 100 \\\\\\n                     -sink_clustering_size 10 \\\\\\n                     -sink_clustering_max_diameter 60 \\\\\\n                     -num_static_layers 1 \\\\\\n                     -obstruction_aware\\n\\nset unconnected_buffers 0\\nforeach buf [get_cells clkbuf_*_clk] {\\n  set buf_name [get_name $buf]\\n  set input_pin [get_pin $buf_name/A]\\n  set input_net [get_net -of $input_pin]\\n  if { $input_net == \"NULL\" } {\\n    incr unconnected_buffers\\n  }\\n}\\n\\nputs \"Found $unconnected_buffers unconnected buffers.\"', metadata={'source': 'src/cts/test/check_buffers_blockages.tcl', 'file_path': 'src/cts/test/check_buffers_blockages.tcl', 'file_name': 'check_buffers_blockages.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\n\\ntech = Tech()\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"16sinks.def\")\\n\\ndesign.evalTclString(\"create_clock -period 5 clk\")\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal3\")\\n\\ncts_aux.clock_tree_synthesis(design, root_buf=\"CLKBUF_X3\",\\n                             buf_list=\"CLKBUF_X3 CLKBUF_X2 BUF_X4 CLKBUF_X1\",\\n                             wire_unit=20,\\n                             obstruction_aware=True)', metadata={'source': 'src/cts/test/check_charBuf.py', 'file_path': 'src/cts/test/check_charBuf.py', 'file_name': 'check_charBuf.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def \"16sinks.def\"\\n\\ncreate_clock -period 5 clk\\n\\nset_wire_rc -clock -layer metal3\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n                     -buf_list  \"CLKBUF_X3 CLKBUF_X2 BUF_X4 CLKBUF_X1\" \\\\\\n                     -wire_unit 20 \\\\\\n                     -obstruction_aware', metadata={'source': 'src/cts/test/check_charBuf.tcl', 'file_path': 'src/cts/test/check_charBuf.tcl', 'file_name': 'check_charBuf.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\nimport utl\\n\\ntech = Tech()\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"check_buffers.def\")\\n\\ndesign.evalTclString(\"create_clock -period 5 clk\")\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal5\")\\n\\ncts_aux.clock_tree_synthesis(design,\\n                             root_buf=\"CLKBUF_X3\",\\n                             buf_list=\"CLKBUF_X3\",\\n                             sink_clustering_enable=True,\\n                             distance_between_buffers=100.0,\\n                             sink_clustering_size=10,\\n                             sink_clustering_max_diameter=60.0,\\n                             num_static_layers=1,\\n                             obstruction_aware=True\\n                            )\\n\\n# This is only for checking clock tree results and not testing per se\\ncmd_block = \\'\\'\\'\\nset unconnected_buffers 0\\nforeach buf [get_cells clkbuf_*_clk] {\\n  set buf_name [get_name $buf]\\n  set input_pin [get_pin $buf_name/A]\\n  set input_net [get_net -of $input_pin]\\n  if { $input_net == \"NULL\" } {\\n    incr unconnected_buffers\\n  }\\n}\\nputs \"#unconnected buffers: $unconnected_buffers\"\\n\\'\\'\\'\\ndesign.evalTclString(cmd_block)', metadata={'source': 'src/cts/test/check_wire_rc_cts.py', 'file_path': 'src/cts/test/check_wire_rc_cts.py', 'file_name': 'check_wire_rc_cts.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\nread_def check_buffers.def\\n\\n# Modified from check_buffers.tcl\\ncreate_clock -period 5 clk\\n\\nset_wire_rc -clock -layer metal5\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n                     -buf_list CLKBUF_X3 \\\\\\n                     -sink_clustering_enable \\\\\\n                     -distance_between_buffers 100 \\\\\\n                     -sink_clustering_size 10 \\\\\\n                     -sink_clustering_max_diameter 60 \\\\\\n                     -num_static_layers 1 \\\\\\n                     -obstruction_aware    \\n\\nset unconnected_buffers 0\\nforeach buf [get_cells clkbuf_*_clk] {\\n  set buf_name [get_name $buf]\\n  set input_pin [get_pin $buf_name/A]\\n  set input_net [get_net -of $input_pin]\\n  if { $input_net == \"NULL\" } {\\n    incr unconnected_buffers\\n  }\\n}\\n\\nputs \"#unconnected buffers: $unconnected_buffers\"', metadata={'source': 'src/cts/test/check_wire_rc_cts.tcl', 'file_path': 'src/cts/test/check_wire_rc_cts.tcl', 'file_name': 'check_wire_rc_cts.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\n# Make an array of FF and connect all their clocks to a single\\n# top level terminal\\nproc make_array { sinks { width 200000 } { height 200000 } \\\\\\n                      { clock_gate -1 } } {\\n  set db [ord::get_db]\\n  set chip [odb::dbChip_create $db]\\n  set block [odb::dbBlock_create $chip \"multi_sink\"]\\n  set master [$db findMaster \"DFF_X1\"]\\n  set tech [$db getTech]\\n  set layer [$tech findLayer \"metal6\"]\\n  set min_width [$layer getWidth]\\n\\n  $block setDefUnits [$tech getDbUnitsPerMicron]\\n  set rect [odb::Rect]\\n  $rect init 0 0 $width $height\\n  $block setDieArea $rect\\n\\n  set clk [odb::dbNet_create $block \"clk\"]\\n  set term [odb::dbBTerm_create $clk \"clk\"]\\n  set pin [odb::dbBPin_create $term]\\n  $pin setPlacementStatus FIRM\\n  odb::dbBox_create $pin $layer \\\\\\n    [expr ($width - $min_width) / 2] \\\\\\n    [expr $height - $min_width] \\\\\\n    [expr ($width + $min_width) / 2] \\\\\\n    $height\\n\\n  if {$clock_gate >= 0} {\\n    set clock_master [$db findMaster \"BUF_X1\"]\\n    set clock_gate_inst [odb::dbInst_create $block $clock_master \"CKGATE\"]\\n    $clock_gate_inst setOrigin [expr $width / 2] [expr $height / 2]\\n    $clock_gate_inst setPlacementStatus PLACED\\n    [$clock_gate_inst findITerm \"A\"] connect $clk\\n\\n    set clk2 [odb::dbNet_create $block \"clk2\"]\\n    [$clock_gate_inst findITerm \"Z\"] connect $clk2\\n  }\\n\\n  # Make instance array\\n  set size [expr int(ceil(sqrt(${sinks})))]\\n  set distance [expr $width / $size]\\n  set limit $size\\n  set i 0\\n  set j 0\\n  while {$i < $sinks} {\\n    if {$i >= $limit} {\\n        incr j\\n        set limit [expr $limit + $size]\\n    }\\n    set inst [odb::dbInst_create $block $master \"ff$i\"]\\n    $inst setOrigin [expr ${distance}/2 + (($i % $size) * $distance)] \\\\\\n                    [expr ${distance}/2 + ($j * $distance)]\\n      $inst setPlacementStatus PLACED\\n    if { $clock_gate >= 0 && $i >= $clock_gate } {\\n        [$inst findITerm \"CK\"] connect $clk2\\n    } else {\\n        [$inst findITerm \"CK\"] connect $clk\\n    }\\n    incr i\\n  }\\n  return $block\\n}', metadata={'source': 'src/cts/test/cts-helpers.tcl', 'file_path': 'src/cts/test/cts-helpers.tcl', 'file_name': 'cts-helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='###############################################################################\\n##\\n## BSD 3-Clause License\\n##\\n## Copyright (c) 2022, The Regents of the University of California\\n## All rights reserved.\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and#or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n##\\n###############################################################################\\nfrom openroad import Design, Tech\\n\\ndef clock_tree_synthesis(design, *,\\n                         wire_unit=None,\\n                         buf_list=None,\\n                         root_buf=None,\\n                         clk_nets=None,\\n                         tree_buf=None,\\n                         distance_between_buffers=None,\\n                         branching_point_buffers_distance=None,\\n                         clustering_exponent=None,\\n                         clustering_unbalance_ratio=None,\\n                         sink_clustering_size=None,\\n                         sink_clustering_max_diameter=None,\\n                         sink_clustering_enable=False,\\n                         balance_levels=False,\\n                         sink_clustering_levels=None,\\n                         num_static_layers=None,\\n                         sink_clustering_buffer=None,\\n                         obstruction_aware=False\\n                        ):\\n\\n    cts = design.getTritonCts()\\n    parms = cts.getParms()\\n\\n    # Boolean\\n    parms.setSinkClustering(sink_clustering_enable)\\n    parms.setBalanceLevels(balance_levels)\\n    parms.setObstructionAware(obstruction_aware)\\n    \\n    if is_pos_int(sink_clustering_size):\\n        parms.setSizeSinkClustering(sink_clustering_size)\\n\\n    if is_pos_float(sink_clustering_max_diameter):\\n        parms.setMaxDiameter(sink_clustering_max_diameter)\\n\\n    if is_pos_int(sink_clustering_levels):\\n        parms.setSinkClusteringLevels(sink_clustering_levels)\\n\\n    if is_pos_int(num_static_layers):\\n        parms.setNumStaticLayers(num_static_layers)\\n\\n    if is_pos_float(distance_between_buffers):\\n        parms.setSimpleSegmentsEnabled(True)\\n        parms.setBufferDistance(design.micronToDBU(distance_between_buffers))\\n\\n    if is_pos_float(branching_point_buffers_distance):\\n        parms.setVertexBuffersEnabled(True)\\n        parms.setVertexBufferDistance(design.micronToDBU(branching_point_buffers_distance))\\n\\n    if is_pos_int(clustering_exponent):\\n        parms.setClusteringPower(clustering_exponent)\\n\\n    if is_pos_float(clustering_unbalance_ratio):\\n        parms.setClusteringCapacity(clustering_unbalance_ratio)', metadata={'source': 'src/cts/test/cts_aux.py', 'file_path': 'src/cts/test/cts_aux.py', 'file_name': 'cts_aux.py', 'file_type': '.py'}),\n",
       " Document(page_content='if is_pos_float(clustering_unbalance_ratio):\\n        parms.setClusteringCapacity(clustering_unbalance_ratio)\\n\\n    # NOTE: buf_list is not really a list but a single string with\\n    # space separated buffer names\\n    if buf_list != None:\\n        cts.setBufferList(buf_list)\\n    else:\\n        utl.error(utl.CTS, 601, \"Missing argument buf_list\")\\n\\n    if is_pos_int(wire_unit):\\n        parms.setWireSegmentUnit(wire_unit)\\n\\n    if clk_nets != None:\\n        success = cts.setClockNets(clk_nets)\\n        if success != 0:\\n            utl.error(utl.CTS, 602, \"Error when finding clk_nets in DB.\")\\n\\n    if tree_buf != None:\\n        parms.setTreeBuffer(tree_buf)\\n\\n    if root_buf != None:\\n        root_buf = root_buf.split(\\' \\')[0]\\n    elif buf_list != None:\\n        root_buf = buf_list.split(\\' \\')[0]\\n    else:\\n        utl.error(utl.CTS, 603, \"Missing argument, must enter at least one of root_buf or buf_list.\")\\n\\n    parms.setRootBuffer(root_buf)\\n\\n    if sink_clustering_buffer != None:\\n        if type(sink_clustering_buffer) == list:\\n            sink_buf = sink_clustering_buffer[0]\\n        else:\\n            sink_buf = sink_clustering_buffer\\n        parms.setSinkBuffer(sink_buf)\\n    else:\\n        parms.setSinkBuffer(root_buf)\\n\\n    if design.getBlock() == None:\\n        utl.error(utl.CTS, 604, \"No design block found.\")\\n\\n    cts.runTritonCts()\\n\\n\\ndef report_cts(design, out_file=None):\\n    if out_file != None:\\n        design.getTritonCts.getParms().setMetricsFile(out_file)\\n\\n\\ndef is_pos_int(x):\\n    if x == None:\\n        return False\\n    elif isinstance(x, int) and x > 0 :\\n        return True\\n    else:\\n        utl.error(utl.CTS, 605, f\"TypeError: {x} is not a postive integer\")\\n    return False\\n\\n\\ndef is_pos_float(x):\\n    if x == None:\\n        return False\\n    elif isinstance(x, float) and x > 0.0:\\n        return True\\n    else:\\n        utl.error(utl.CTS, 606, f\"TypeError: {x} is not a positive float\")\\n    return False', metadata={'source': 'src/cts/test/cts_aux.py', 'file_path': 'src/cts/test/cts_aux.py', 'file_name': 'cts_aux.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\n# Make an array of FF and connect all their clocks to a single\\n# top level terminal\\nmake_array = \\'\\'\\'\\nproc make_array { sinks { width 200000 } { height 200000 } \\\\\\n                      { clock_gate -1 } } {\\n  set db [ord::get_db]\\n  set chip [odb::dbChip_create $db]\\n  set block [odb::dbBlock_create $chip \"multi_sink\"]\\n  set master [$db findMaster \"DFF_X1\"]\\n  set tech [$db getTech]\\n  set layer [$tech findLayer \"metal6\"]\\n  set min_width [$layer getWidth]\\n\\n  $block setDefUnits [$tech getDbUnitsPerMicron]\\n  set rect [odb::Rect]\\n  $rect init 0 0 $width $height\\n  $block setDieArea $rect\\n\\n  set clk [odb::dbNet_create $block \"clk\"]\\n  set term [odb::dbBTerm_create $clk \"clk\"]\\n  set pin [odb::dbBPin_create $term]\\n  $pin setPlacementStatus FIRM\\n  odb::dbBox_create $pin $layer \\\\\\n    [expr ($width - $min_width) / 2] \\\\\\n    [expr $height - $min_width] \\\\\\n    [expr ($width + $min_width) / 2] \\\\\\n    $height\\n\\n  if {$clock_gate >= 0} {\\n    set clock_master [$db findMaster \"BUF_X1\"]\\n    set clock_gate_inst [odb::dbInst_create $block $clock_master \"CKGATE\"]\\n    $clock_gate_inst setOrigin [expr $width / 2] [expr $height / 2]\\n    $clock_gate_inst setPlacementStatus PLACED\\n    [$clock_gate_inst findITerm \"A\"] connect $clk\\n\\n    set clk2 [odb::dbNet_create $block \"clk2\"]\\n    [$clock_gate_inst findITerm \"Z\"] connect $clk2\\n  }\\n\\n  # Make instance array\\n  set size [expr int(ceil(sqrt(${sinks})))]\\n  set distance [expr $width / $size]\\n  set limit $size\\n  set i 0\\n  set j 0\\n  while {$i < $sinks} {\\n    if {$i >= $limit} {\\n        incr j\\n        set limit [expr $limit + $size]\\n    }\\n    set inst [odb::dbInst_create $block $master \"ff$i\"]\\n    $inst setOrigin [expr ${distance}/2 + (($i % $size) * $distance)] \\\\\\n                    [expr ${distance}/2 + ($j * $distance)]\\n      $inst setPlacementStatus PLACED\\n    if { $clock_gate >= 0 && $i >= $clock_gate } {\\n        [$inst findITerm \"CK\"] connect $clk2\\n    } else {\\n        [$inst findITerm \"CK\"] connect $clk\\n    }\\n    incr i\\n  }\\n  return $block\\n}\\n\\'\\'\\'', metadata={'source': 'src/cts/test/cts_helpers.py', 'file_path': 'src/cts/test/cts_helpers.py', 'file_name': 'cts_helpers.py', 'file_type': '.py'}),\n",
       " Document(page_content='// Copyright 2023 Google LLC\\n//\\n// Use of this source code is governed by a BSD-style\\n// license that can be found in the LICENSE file or at\\n// https://developers.google.com/open-source/licenses/bsd\\n\\n#include \"gtest/gtest.h\"\\n#include \"src/cts/src/Clock.h\"\\n#include \"src/cts/src/HTreeBuilder.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace cts {\\n\\nTEST(HTreeBuilderTest, Instantiates)\\n{\\n  Clock clock(/*netName=*/\"clk\",\\n              /*clockPin=*/\"p0\",\\n              /*sdcClockName=*/\"clk\",\\n              /*clockPinX=*/0,\\n              /*clockPinY=*/0);\\n\\n  utl::Logger logger;\\n  HTreeBuilder instance(\\n      /*options=*/nullptr, clock, /*parent=*/nullptr, &logger, nullptr);\\n}\\n\\n}  // namespace cts', metadata={'source': 'src/cts/test/cts_unittest.cc', 'file_path': 'src/cts/test/cts_unittest.cc', 'file_name': 'cts_unittest.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"16sinks.def\")\\n\\ndesign.evalTclString(\"create_clock -period 5 clk\")\\n#design.evalTclString(\"set_wire_rc -clock -layer metal5\")\\n\\ncts_aux.clock_tree_synthesis(design, root_buf=\"CLKBUF_X3\",\\n                             buf_list=\"CLKBUF_X3\",\\n                             wire_unit=20,\\n                             obstruction_aware=True)', metadata={'source': 'src/cts/test/find_clock.py', 'file_path': 'src/cts/test/find_clock.py', 'file_name': 'find_clock.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def \"16sinks.def\"\\n\\ncreate_clock -period 5 clk\\n#set_wire_rc -clock -layer metal5\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n                     -buf_list CLKBUF_X3 \\\\\\n                     -wire_unit 20 \\\\\\n                     -obstruction_aware', metadata={'source': 'src/cts/test/find_clock.tcl', 'file_path': 'src/cts/test/find_clock.tcl', 'file_name': 'find_clock.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLef(\"pad.lef\")\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLiberty(\"pad.lib\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"find_clock_pad.def\")\\n\\ndesign.evalTclString(\"create_clock -name clk -period 10 clk1\")\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal5\")\\n\\ncts_aux.clock_tree_synthesis(design, buf_list=\"BUF_X1\", obstruction_aware=True)', metadata={'source': 'src/cts/test/find_clock_pad.py', 'file_path': 'src/cts/test/find_clock_pad.py', 'file_name': 'find_clock_pad.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n#Unit test to find clocks from pads. Also checks if the number of clocks found by TritonCTS is correct.\\n\\n#This unit test was created with the help of James Cherry. The script this test is based on can be found in dbSta/test.\\n\\n# find_clks from input port thru pad\\nread_lef Nangate45/Nangate45.lef\\nread_lef pad.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_liberty pad.lib\\nread_def find_clock_pad.def\\n\\ncreate_clock -name clk -period 10 clk1\\n\\nset_wire_rc -clock -layer metal5\\n\\nclock_tree_synthesis -buf_list \"BUF_X1\" \\\\\\n                     -obstruction_aware', metadata={'source': 'src/cts/test/find_clock_pad.tcl', 'file_path': 'src/cts/test/find_clock_pad.tcl', 'file_name': 'find_clock_pad.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import odb\\nimport os\\nimport utl\\n\\ndef make_rect(design, xl, yl, xh, yh):\\n    xl = design.micronToDBU(xl)\\n    yl = design.micronToDBU(yl)\\n    xh = design.micronToDBU(xh)\\n    yh = design.micronToDBU(yh)\\n    return odb.Rect(xl, yl, xh, yh)\\n\\ndef make_result_file(filename):\\n    result_dir = os.path.join(os.getcwd(), \\'results\\')\\n    if not os.path.exists(result_dir):\\n        os.mkdir(result_dir)\\n\\n    root_ext = os.path.splitext(filename)\\n    filename = \"{}-py{}\".format(*root_ext)\\n    return os.path.join(result_dir, filename)\\n\\ndef diff_files(file1, file2):\\n    with open(file1, \\'r\\') as f:\\n        lines1 = f.readlines()\\n\\n    with open(file2, \\'r\\') as f:\\n        lines2 = f.readlines()\\n\\n    num_lines1 = len(lines1)\\n    num_lines2 = len(lines2)\\n    for i in range(min(num_lines1, num_lines2)):\\n        if lines1[i] != lines2[i]:\\n            utl.report(f\"Differences found at line {i+1}.\")\\n            utl.report(lines1[i][:-1])\\n            utl.report(lines2[i][:-1])\\n            return 1\\n\\n    if num_lines1 != num_lines2:\\n        utl.report(f\"Number of lines differs {num_lines1} vs {num_lines2}.\")\\n        return 1\\n\\n    utl.report(\"No differences found.\")\\n    return 0\\n\\n# Output voltage file is specified as ...\\nutl.suppress_message(utl.PSM, 2)\\n# Output current file specified ...\\nutl.suppress_message(utl.PSM, 3)\\n# Error file is specified as ...\\nutl.suppress_message(utl.PSM, 83)\\n# Output spice file is specified as\\nutl.suppress_message(utl.PSM, 5)\\n# SPICE file is written at\\nutl.suppress_message(utl.PSM, 6)\\n# Reading DEF file\\nutl.suppress_message(utl.ODB, 127)\\n# Finished DEF file\\nutl.suppress_message(utl.ODB, 134)\\n\\n# suppress PPL info messages\\nutl.suppress_message(utl.PPL, 41)\\nutl.suppress_message(utl.PPL, 48)\\nutl.suppress_message(utl.PPL, 49)\\nutl.suppress_message(utl.PPL, 60)\\n\\n# suppress tap info messages\\nutl.suppress_message(utl.TAP, 100)\\nutl.suppress_message(utl.TAP, 101)\\n\\n\\n# suppress par messages with runtime\\nutl.suppress_message(utl.PAR, 1)\\nutl.suppress_message(utl.PAR, 30)\\nutl.suppress_message(utl.PAR, 109)\\nutl.suppress_message(utl.PAR, 110)', metadata={'source': 'src/cts/test/helpers.py', 'file_path': 'src/cts/test/helpers.py', 'file_name': 'helpers.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/cts/test/helpers.tcl', 'file_path': 'src/cts/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/cts/test/helpers.tcl', 'file_path': 'src/cts/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\nimport os\\n\\ntech = Tech()\\ntech.readLef(\"sky130hs/sky130hs.tlef\")\\ntech.readLef(\"sky130hs/sky130hs_std_cell.lef\")\\ntech.readLiberty(\"sky130hs/sky130hs_tt.lib\")\\n\\ndesign = Design(tech)\\n\\n# avoid potential name clash with tcl test\\ndef_file = \"max_cap-py.def\"\\ndesign.evalTclString(\"source ../../rsz/test/hi_fanout.tcl\")\\n\\ntcl_strg1 = f\\'write_hi_fanout_def1 {def_file} 20 \\\\\\n  \"rdrv\" \"sky130_fd_sc_hs__buf_1\" \"\" \"X\" \\\\\\n  \"r\" \"sky130_fd_sc_hs__dfxtp_1\" \"CLK\" \"D\" 200000 \\\\\\n  \"met1\" 1000\\'\\n\\ndesign.evalTclString(tcl_strg1)\\ndesign.readDef(def_file)\\nos.remove(def_file)\\n\\ntcl_strg2 = \\'\\'\\'create_clock -period 5 clk1\\nsource \"sky130hs/sky130hs.rc\"\\nset_wire_rc -signal -layer met2\\nset_wire_rc -clock  -layer met3\\'\\'\\'\\n\\ndesign.evalTclString(tcl_strg2)\\n\\ncts_aux.clock_tree_synthesis(design, root_buf=\"sky130_fd_sc_hs__clkbuf_1\",\\n                             buf_list=\"sky130_fd_sc_hs__clkbuf_1\",\\n                             obstruction_aware=True)\\n\\ntcl_strg3 = \\'\\'\\'set_propagated_clock clk1\\nestimate_parasitics -placement\\nreport_check_types -max_cap -max_slew -net [get_net -of_object [get_pin r1/CLK]]\\'\\'\\'\\n\\ndesign.evalTclString(tcl_strg3)', metadata={'source': 'src/cts/test/max_cap.py', 'file_path': 'src/cts/test/max_cap.py', 'file_name': 'max_cap.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# sky130hs liberty cap axis != max_capacitance -> max cap violations\\nread_lef sky130hs/sky130hs.tlef\\nread_lef sky130hs/sky130hs_std_cell.lef\\nread_liberty sky130hs/sky130hs_tt.lib\\n\\nset def_file \"max_cap.def\"\\n# used to generate def\\nsource ../../rsz/test/hi_fanout.tcl\\nwrite_hi_fanout_def1 $def_file 20 \\\\\\n  \"rdrv\" \"sky130_fd_sc_hs__buf_1\" \"\" \"X\" \\\\\\n  \"r\" \"sky130_fd_sc_hs__dfxtp_1\" \"CLK\" \"D\" 200000 \\\\\\n  \"met1\" 1000\\nread_def $def_file\\n\\ncreate_clock -period 5 clk1\\n\\nsource \"sky130hs/sky130hs.rc\"\\nset_wire_rc -signal -layer met2\\nset_wire_rc -clock  -layer met3\\n# same as met3\\n#set_wire_rc -clock  -capacitance [expr 1.4e-10 * 1e-6 * 1e+12] -resistance [expr 166800.0 * 1e-6 * 1e-3]\\n#set_wire_rc -clock  -capacitance [expr 100e-10 * 1e-6 * 1e+12] -resistance [expr 166800.0 * 1e-6 * 1e-3]\\n\\nclock_tree_synthesis -root_buf sky130_fd_sc_hs__clkbuf_1 \\\\\\n                     -buf_list sky130_fd_sc_hs__clkbuf_1 \\\\\\n                     -obstruction_aware    \\n\\nset_propagated_clock clk1\\nestimate_parasitics -placement\\nreport_check_types -max_cap -max_slew -net [get_net -of_object [get_pin r1/CLK]]', metadata={'source': 'src/cts/test/max_cap.tcl', 'file_path': 'src/cts/test/max_cap.tcl', 'file_name': 'max_cap.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"no_clock.def\")\\n\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal5\")\\n\\ntry:\\n    cts_aux.clock_tree_synthesis(design, root_buf=\"CLKBUF_X3\", buf_list=\"CLKBUF_X3\",\\n                                 wire_unit=20, obstruction_aware=True)\\nexcept Exception as inst:\\n    print(inst.args[0])\\n\\nprint(\"\") # so we match, tcl prints out extra line,', metadata={'source': 'src/cts/test/no_clocks.py', 'file_path': 'src/cts/test/no_clocks.py', 'file_name': 'no_clocks.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def \"no_clock.def\"\\n\\nset_wire_rc -clock -layer metal5\\ncatch {clock_tree_synthesis \\\\\\n         -root_buf CLKBUF_X3 \\\\\\n         -buf_list CLKBUF_X3 \\\\\\n         -wire_unit 20 \\\\\\n         -obstruction_aware} error\\nputs $error', metadata={'source': 'src/cts/test/no_clocks.tcl', 'file_path': 'src/cts/test/no_clocks.tcl', 'file_name': 'no_clocks.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"no_sinks.def\")\\n\\ndesign.evalTclString(\"create_clock -period 5 clk\")\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal5\")\\n\\ntry:\\n    cts_aux.clock_tree_synthesis(design, root_buf=\"CLKBUF_X3\", buf_list=\"CLKBUF_X3\",\\n                                 wire_unit=20, clk_nets=\"clk\", obstruction_aware=True)\\nexcept Exception as inst:\\n    print(inst.args[0])\\n\\nprint(\"\") # so we match, tcl prints out extra line,', metadata={'source': 'src/cts/test/no_sinks.py', 'file_path': 'src/cts/test/no_sinks.py', 'file_name': 'no_sinks.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def \"no_sinks.def\"\\n\\ncreate_clock -period 5 clk\\nset_wire_rc -clock -layer metal5\\n\\ncatch {clock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n         -buf_list CLKBUF_X3 \\\\\\n         -wire_unit 20 \\\\\\n         -clk_nets \"clk\" \\\\\\n         -obstruction_aware} error\\n      \\nputs $error', metadata={'source': 'src/cts/test/no_sinks.tcl', 'file_path': 'src/cts/test/no_sinks.tcl', 'file_name': 'no_sinks.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nsource \"cts-helpers.tcl\"\\n\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\n\\nset block [make_array 301]\\n\\nset inst [$block findInst \"ff300\"]\\n$inst setOrigin 99000 795000\\n\\nsta::db_network_defined\\n\\ncreate_clock -period 5 clk\\n\\nset_wire_rc -signal -layer metal3\\nset_wire_rc -clock -layer metal5\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n                     -buf_list CLKBUF_X3 \\\\\\n                     -wire_unit 20 \\\\\\n                     -sink_clustering_enable \\\\\\n                     -distance_between_buffers 100 \\\\\\n                     -num_static_layers 1 \\\\\\n                     -obstruction_aware', metadata={'source': 'src/cts/test/post_cts_opt.tcl', 'file_path': 'src/cts/test/post_cts_opt.tcl', 'file_name': 'post_cts_opt.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='record_tests {\\n  check_buffers\\n  check_buffers_blockages\\n  check_charBuf\\n  find_clock\\n  find_clock_pad\\n  no_clocks\\n  no_sinks\\n  simple_test\\n  simple_test_clustered\\n  simple_test_clustered_max_cap\\n  check_wire_rc_cts\\n  post_cts_opt\\n  balance_levels\\n  max_cap\\n  array\\n  array_no_blockages\\n}', metadata={'source': 'src/cts/test/regression_tests.tcl', 'file_path': 'src/cts/test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"16sinks.def\")\\n\\ndesign.evalTclString(\"create_clock -period 5 clk\")\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal3\")\\n\\ncts_aux.clock_tree_synthesis(design, root_buf=\"CLKBUF_X3\", buf_list=\"CLKBUF_X3\",\\n                                 wire_unit=20, obstruction_aware=True)', metadata={'source': 'src/cts/test/simple_test.py', 'file_path': 'src/cts/test/simple_test.py', 'file_name': 'simple_test.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def \"16sinks.def\"\\n\\ncreate_clock -period 5 clk\\n\\nset_wire_rc -clock -layer metal3\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n                     -buf_list CLKBUF_X3 \\\\\\n                     -wire_unit 20 \\\\\\n                     -obstruction_aware', metadata={'source': 'src/cts/test/simple_test.tcl', 'file_path': 'src/cts/test/simple_test.tcl', 'file_name': 'simple_test.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\nimport cts_helpers\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\n\\ndesign = Design(tech)\\ndesign.evalTclString(cts_helpers.make_array)\\ndesign.evalTclString(\"make_array 300\")\\ndesign.evalTclString(\"sta::db_network_defined\")\\ndesign.evalTclString(\"create_clock -period 5 clk\")\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal5\")\\n\\ncts_aux.clock_tree_synthesis(design,\\n                             root_buf=\"CLKBUF_X3\",\\n                             buf_list=\"CLKBUF_X3\",\\n                             wire_unit=20,\\n                             sink_clustering_enable=True,\\n                             distance_between_buffers=100.0,\\n                             sink_clustering_size=10,\\n                             sink_clustering_max_diameter=60.0,\\n                             num_static_layers=1,\\n                             obstruction_aware=True\\n                            )', metadata={'source': 'src/cts/test/simple_test_clustered.py', 'file_path': 'src/cts/test/simple_test_clustered.py', 'file_name': 'simple_test_clustered.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nsource \"cts-helpers.tcl\"\\n\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\n\\nmake_array 300\\nsta::db_network_defined\\n\\ncreate_clock -period 5 clk\\n\\nset_wire_rc -clock -layer metal5\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n                     -buf_list CLKBUF_X3 \\\\\\n                     -wire_unit 20 \\\\\\n                     -sink_clustering_enable \\\\\\n                     -distance_between_buffers 100 \\\\\\n                     -sink_clustering_size 10 \\\\\\n                     -sink_clustering_max_diameter 60 \\\\\\n                     -num_static_layers 1 \\\\\\n                     -obstruction_aware', metadata={'source': 'src/cts/test/simple_test_clustered.tcl', 'file_path': 'src/cts/test/simple_test_clustered.tcl', 'file_name': 'simple_test_clustered.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport cts_aux\\nimport cts_helpers\\n\\ntech = Tech()\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\n\\ndesign = Design(tech)\\ndesign.evalTclString(cts_helpers.make_array)\\ndesign.evalTclString(\"make_array 300\")\\ndesign.evalTclString(\"sta::db_network_defined\")\\ndesign.evalTclString(\"create_clock -period 5 clk\")\\ndesign.evalTclString(\"set_wire_rc -signal -layer metal3\")\\ndesign.evalTclString(\"set_wire_rc -clock -layer metal5\")\\n\\ncts_aux.clock_tree_synthesis(design,\\n                             root_buf=\"CLKBUF_X3\",\\n                             buf_list=\"CLKBUF_X3\",\\n                             wire_unit=20,\\n                             sink_clustering_enable=True,\\n                             distance_between_buffers=100.0,\\n                             num_static_layers=1,\\n                             obstruction_aware=True\\n                            )', metadata={'source': 'src/cts/test/simple_test_clustered_max_cap.py', 'file_path': 'src/cts/test/simple_test_clustered_max_cap.py', 'file_name': 'simple_test_clustered_max_cap.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nsource \"cts-helpers.tcl\"\\n\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\n\\nmake_array 300\\nsta::db_network_defined\\n\\ncreate_clock -period 5 clk\\n\\nset_wire_rc -signal -layer metal3\\nset_wire_rc -clock -layer metal5\\n\\nclock_tree_synthesis -root_buf CLKBUF_X3 \\\\\\n                     -buf_list CLKBUF_X3 \\\\\\n                     -wire_unit 20 \\\\\\n                     -sink_clustering_enable \\\\\\n                     -distance_between_buffers 100 \\\\\\n                     -num_static_layers 1 \\\\\\n                     -obstruction_aware', metadata={'source': 'src/cts/test/simple_test_clustered_max_cap.tcl', 'file_path': 'src/cts/test/simple_test_clustered_max_cap.tcl', 'file_name': 'simple_test_clustered_max_cap.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='// Copyright 2019-2023 The Regents of the University of California, Google LLC\\n//\\n// Use of this source code is governed by a BSD-style\\n// license that can be found in the LICENSE file or at\\n// https://developers.google.com/open-source/licenses/bsd\\n\\n#pragma once\\n\\n#include \"sta/PathRef.hh\"\\n\\nnamespace sta {\\n\\nclass AbstractPathRenderer\\n{\\n public:\\n  virtual ~AbstractPathRenderer() = default;\\n\\n  virtual void highlight(PathRef* path) = 0;\\n};\\n\\n}  // namespace sta', metadata={'source': 'src/dbSta/src/AbstractPathRenderer.h', 'file_path': 'src/dbSta/src/AbstractPathRenderer.h', 'file_name': 'AbstractPathRenderer.h', 'file_type': '.h'}),\n",
       " Document(page_content='// Copyright 2019-2023 The Regents of the University of California, Google LLC\\n//\\n// Use of this source code is governed by a BSD-style\\n// license that can be found in the LICENSE file or at\\n// https://developers.google.com/open-source/licenses/bsd\\n\\n#pragma once\\n\\nnamespace sta {\\n\\nclass AbstractPowerDensityDataSource\\n{\\n public:\\n  virtual ~AbstractPowerDensityDataSource() = default;\\n  virtual bool populateMap() = 0;\\n  virtual void combineMapData(bool base_has_value,\\n                              double& base,\\n                              double new_data,\\n                              double data_area,\\n                              double intersection_area,\\n                              double rect_area)\\n      = 0;\\n};\\n\\n}  // namespace sta', metadata={'source': 'src/dbSta/src/AbstractPowerDensityDataSource.h', 'file_path': 'src/dbSta/src/AbstractPowerDensityDataSource.h', 'file_name': 'AbstractPowerDensityDataSource.h', 'file_type': '.h'}),\n",
       " Document(page_content='// Copyright 2023 Google LLC\\n//\\n// Use of this source code is governed by a BSD-style\\n// license that can be found in the LICENSE file or at\\n// https://developers.google.com/open-source/licenses/bsd\\n\\n#include \"db_sta/MakeDbSta.hh\"\\n\\n#include <tcl.h>\\n\\n#include \"PathRenderer.h\"\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"db_sta/dbSta.hh\"\\n#include \"gui/gui.h\"\\n#include \"heatMap.h\"\\n#include \"odb/db.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/StaMain.hh\"\\n\\nextern \"C\" {\\nextern int Dbsta_Init(Tcl_Interp* interp);\\n}\\n\\nnamespace sta {\\nextern const char* dbSta_tcl_inits[];\\n}\\n\\nnamespace ord {\\n\\nusing sta::dbSta;\\n\\ndbSta* makeDbSta()\\n{\\n  return new dbSta;\\n}\\n\\nvoid deleteDbSta(sta::dbSta* sta)\\n{\\n  delete sta;\\n  sta::Sta::setSta(nullptr);\\n}\\n\\nvoid initDbSta(OpenRoad* openroad)\\n{\\n  dbSta* sta = openroad->getSta();\\n  sta::initSta();\\n\\n  utl::Logger* logger = openroad->getLogger();\\n  sta->initVars(openroad->tclInterp(), openroad->getDb(), logger);\\n  sta::Sta::setSta(sta);\\n\\n  if (gui::Gui::enabled()) {\\n    sta->setPathRenderer(std::make_unique<sta::PathRenderer>(sta));\\n  }\\n  sta->setPowerDensityDataSource(\\n      std::make_unique<sta::PowerDensityDataSource>(sta, logger));\\n\\n  Tcl_Interp* tcl_interp = openroad->tclInterp();\\n\\n  // Define swig TCL commands.\\n  Dbsta_Init(tcl_interp);\\n  // Eval encoded sta TCL sources.\\n  sta::evalTclInit(tcl_interp, sta::dbSta_tcl_inits);\\n\\n  openroad->addObserver(sta);\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/dbSta/src/MakeDbSta.cc', 'file_path': 'src/dbSta/src/MakeDbSta.cc', 'file_name': 'MakeDbSta.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='// Copyright 2019-2023 The Regents of the University of California, Google LLC\\n//\\n// Use of this source code is governed by a BSD-style\\n// license that can be found in the LICENSE file or at\\n// https://developers.google.com/open-source/licenses/bsd\\n\\n#include \"PathRenderer.h\"\\n\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"sta/PathExpanded.hh\"\\n#include \"sta/TimingRole.hh\"\\n\\nnamespace sta {\\n\\ngui::Painter::Color PathRenderer::signal_color = gui::Painter::red;\\ngui::Painter::Color PathRenderer::clock_color = gui::Painter::yellow;\\n\\nPathRenderer::PathRenderer(dbSta* sta) : sta_(sta)\\n{\\n  gui::Gui::get()->registerRenderer(this);\\n}\\n\\nPathRenderer::~PathRenderer() = default;\\n\\nvoid PathRenderer::highlight(PathRef* path)\\n{\\n  path_ = std::make_unique<PathExpanded>(path, sta_);\\n}\\n\\nvoid PathRenderer::drawObjects(gui::Painter& painter)\\n{\\n  if (path_ == nullptr) {\\n    return;\\n  }\\n  dbNetwork* network = sta_->getDbNetwork();\\n  odb::Point prev_pt;\\n  for (unsigned int i = 0; i < path_->size(); i++) {\\n    PathRef* path = path_->path(i);\\n    TimingArc* prev_arc = path_->prevArc(i);\\n    // Draw lines for wires on the path.\\n    if (prev_arc && prev_arc->role()->isWire()) {\\n      PathRef* prev_path = path_->path(i - 1);\\n      const Pin* pin = path->pin(sta_);\\n      const Pin* prev_pin = prev_path->pin(sta_);\\n      odb::Point pt1 = network->location(pin);\\n      odb::Point pt2 = network->location(prev_pin);\\n      gui::Painter::Color wire_color\\n          = sta_->isClock(pin) ? clock_color : signal_color;\\n      painter.setPen(wire_color, true);\\n      painter.drawLine(pt1, pt2);\\n      highlightInst(prev_pin, painter);\\n      if (i == path_->size() - 1) {\\n        highlightInst(pin, painter);\\n      }\\n    }\\n  }\\n}\\n\\n// Color in the instances to make them more visible.\\nvoid PathRenderer::highlightInst(const Pin* pin, gui::Painter& painter)\\n{\\n  dbNetwork* network = sta_->getDbNetwork();\\n  const Instance* inst = network->instance(pin);\\n  if (!network->isTopInstance(inst)) {\\n    dbInst* db_inst = nullptr;\\n    dbModInst* mod_inst;\\n    network->staToDb(inst, db_inst, mod_inst);\\n    if (db_inst != nullptr) {\\n      odb::dbBox* bbox = db_inst->getBBox();\\n      odb::Rect rect = bbox->getBox();\\n      gui::Painter::Color inst_color\\n          = sta_->isClock(pin) ? clock_color : signal_color;\\n      painter.setBrush(inst_color);\\n      painter.drawRect(rect);\\n    }\\n  }\\n}\\n\\n}  // namespace sta', metadata={'source': 'src/dbSta/src/PathRenderer.cc', 'file_path': 'src/dbSta/src/PathRenderer.cc', 'file_name': 'PathRenderer.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='// Copyright 2019-2023 The Regents of the University of California, Google LLC\\n//\\n// Use of this source code is governed by a BSD-style\\n// license that can be found in the LICENSE file or at\\n// https://developers.google.com/open-source/licenses/bsd\\n\\n#pragma once\\n\\n#include \"AbstractPathRenderer.h\"\\n#include \"db_sta/dbSta.hh\"\\n#include \"gui/gui.h\"\\n\\nnamespace sta {\\n\\nclass PathExpanded;\\n\\nclass PathRenderer : public gui::Renderer, public AbstractPathRenderer\\n{\\n public:\\n  explicit PathRenderer(dbSta* sta);\\n  ~PathRenderer() override;\\n\\n  void highlight(PathRef* path) override;\\n\\n  void drawObjects(gui::Painter& /* painter */) override;\\n\\n private:\\n  void highlightInst(const Pin* pin, gui::Painter& painter);\\n\\n  dbSta* sta_;\\n  // Expanded path is owned by PathRenderer.\\n  std::unique_ptr<PathExpanded> path_;\\n  static gui::Painter::Color signal_color;\\n  static gui::Painter::Color clock_color;\\n};\\n\\n}  // namespace sta', metadata={'source': 'src/dbSta/src/PathRenderer.h', 'file_path': 'src/dbSta/src/PathRenderer.h', 'file_name': 'PathRenderer.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n// dbSta, OpenSTA on OpenDB\\n\\n#include \"db_sta/dbNetwork.hh\"\\n\\n#include \"odb/db.h\"\\n#include \"sta/Liberty.hh\"\\n#include \"sta/PatternMatch.hh\"\\n#include \"sta/PortDirection.hh\"\\n#include \"utl/Logger.h\"\\n\\nnamespace sta {\\n\\nusing utl::ORD;\\n\\nusing odb::dbBlock;\\nusing odb::dbBoolProperty;\\nusing odb::dbBTerm;\\nusing odb::dbBTermObj;\\nusing odb::dbChip;\\nusing odb::dbDatabase;\\nusing odb::dbInst;\\nusing odb::dbInstObj;\\nusing odb::dbIoType;\\nusing odb::dbITerm;\\nusing odb::dbITermObj;\\nusing odb::dbLib;\\nusing odb::dbMaster;\\nusing odb::dbModInstObj;\\nusing odb::dbModule;\\nusing odb::dbMTerm;\\nusing odb::dbNet;\\nusing odb::dbObject;\\nusing odb::dbObjectType;\\nusing odb::dbPlacementStatus;\\nusing odb::dbSet;\\nusing odb::dbSigType;\\n\\n// TODO: move to StringUtil\\nchar* tmpStringCopy(const char* str)\\n{\\n  char* tmp = makeTmpString(strlen(str) + 1);\\n  strcpy(tmp, str);\\n  return tmp;\\n}\\n\\nclass DbLibraryIterator1 : public Iterator<Library*>\\n{\\n public:\\n  explicit DbLibraryIterator1(ConcreteLibraryIterator* iter);\\n  ~DbLibraryIterator1() override;\\n  bool hasNext() override;\\n  Library* next() override;\\n\\n private:\\n  ConcreteLibraryIterator* iter_;\\n};\\n\\nDbLibraryIterator1::DbLibraryIterator1(ConcreteLibraryIterator* iter)\\n    : iter_(iter)\\n{\\n}\\n\\nDbLibraryIterator1::~DbLibraryIterator1()\\n{\\n  delete iter_;\\n}\\n\\nbool DbLibraryIterator1::hasNext()\\n{\\n  return iter_->hasNext();\\n}\\n\\nLibrary* DbLibraryIterator1::next()\\n{\\n  return reinterpret_cast<Library*>(iter_->next());\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nclass DbInstanceChildIterator : public InstanceChildIterator\\n{\\n public:\\n  DbInstanceChildIterator(const Instance* instance, const dbNetwork* network);\\n  bool hasNext() override;\\n  Instance* next() override;\\n\\n private:\\n  const dbNetwork* network_;\\n  bool top_;\\n  dbSet<dbInst>::iterator iter_;\\n  dbSet<dbInst>::iterator end_;\\n};', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='private:\\n  const dbNetwork* network_;\\n  bool top_;\\n  dbSet<dbInst>::iterator iter_;\\n  dbSet<dbInst>::iterator end_;\\n};\\n\\nDbInstanceChildIterator::DbInstanceChildIterator(const Instance* instance,\\n                                                 const dbNetwork* network)\\n    : network_(network)\\n{\\n  dbBlock* block = network->block();\\n  if (instance == network->topInstance() && block) {\\n    dbSet<dbInst> insts = block->getInsts();\\n    top_ = true;\\n    iter_ = insts.begin();\\n    end_ = insts.end();\\n  } else {\\n    top_ = false;\\n  }\\n}\\n\\nbool DbInstanceChildIterator::hasNext()\\n{\\n  return top_ && iter_ != end_;\\n}\\n\\nInstance* DbInstanceChildIterator::next()\\n{\\n  dbInst* child = *iter_;\\n  iter_++;\\n  return network_->dbToSta(child);\\n}\\n\\nclass DbInstanceNetIterator : public InstanceNetIterator\\n{\\n public:\\n  DbInstanceNetIterator(const Instance* instance, const dbNetwork* network);\\n  bool hasNext() override;\\n  Net* next() override;\\n\\n private:\\n  const dbNetwork* network_;\\n  dbSet<dbNet>::iterator iter_;\\n  dbSet<dbNet>::iterator end_;\\n  Net* next_ = nullptr;\\n};\\n\\nDbInstanceNetIterator::DbInstanceNetIterator(const Instance* instance,\\n                                             const dbNetwork* network)\\n    : network_(network)\\n{\\n  if (instance == network->topInstance()) {\\n    dbSet<dbNet> nets = network->block()->getNets();\\n    iter_ = nets.begin();\\n    end_ = nets.end();\\n  }\\n}\\n\\nbool DbInstanceNetIterator::hasNext()\\n{\\n  while (iter_ != end_) {\\n    dbNet* net = *iter_;\\n    if (!net->getSigType().isSupply() || !net->isSpecial()) {\\n      next_ = network_->dbToSta(*iter_);\\n      ++iter_;\\n      return true;\\n    }\\n    iter_++;\\n  }\\n  return false;\\n}\\n\\nNet* DbInstanceNetIterator::next()\\n{\\n  return next_;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nclass DbInstancePinIterator : public InstancePinIterator\\n{\\n public:\\n  DbInstancePinIterator(const Instance* inst, const dbNetwork* network);\\n  bool hasNext() override;\\n  Pin* next() override;\\n\\n private:\\n  const dbNetwork* network_;\\n  bool top_;\\n  dbSet<dbITerm>::iterator iitr_;\\n  dbSet<dbITerm>::iterator iitr_end_;\\n  dbSet<dbBTerm>::iterator bitr_;\\n  dbSet<dbBTerm>::iterator bitr_end_;\\n  Pin* next_;\\n};\\n\\nDbInstancePinIterator::DbInstancePinIterator(const Instance* inst,\\n                                             const dbNetwork* network)\\n    : network_(network)\\n{\\n  top_ = (inst == network->topInstance());\\n  if (top_) {\\n    dbBlock* block = network->block();\\n    bitr_ = block->getBTerms().begin();\\n    bitr_end_ = block->getBTerms().end();\\n  } else {\\n    dbInst* db_inst;\\n    dbModInst* mod_inst;  // has no inst pins in odb\\n    network_->staToDb(inst, db_inst, mod_inst);\\n    if (db_inst) {\\n      iitr_ = db_inst->getITerms().begin();\\n      iitr_end_ = db_inst->getITerms().end();\\n    }\\n  }\\n}\\n\\nbool DbInstancePinIterator::hasNext()\\n{\\n  if (top_) {\\n    if (bitr_ == bitr_end_) {\\n      return false;\\n    }\\n    dbBTerm* bterm = *bitr_;\\n    next_ = network_->dbToSta(bterm);\\n    bitr_++;\\n    return true;\\n  }\\n\\n  while (iitr_ != iitr_end_) {\\n    dbITerm* iterm = *iitr_;\\n    if (!iterm->getSigType().isSupply()) {\\n      next_ = network_->dbToSta(*iitr_);\\n      ++iitr_;\\n      return true;\\n    }\\n    iitr_++;\\n  }\\n  return false;\\n}\\n\\nPin* DbInstancePinIterator::next()\\n{\\n  return next_;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nclass DbNetPinIterator : public NetPinIterator\\n{\\n public:\\n  DbNetPinIterator(const Net* net, const dbNetwork* network);\\n  bool hasNext() override;\\n  Pin* next() override;\\n\\n private:\\n  dbSet<dbITerm>::iterator iitr_;\\n  dbSet<dbITerm>::iterator iitr_end_;\\n  Pin* next_;\\n};\\n\\nDbNetPinIterator::DbNetPinIterator(const Net* net,\\n                                   const dbNetwork* /* network */)\\n{\\n  dbNet* dnet = reinterpret_cast<dbNet*>(const_cast<Net*>(net));\\n  iitr_ = dnet->getITerms().begin();\\n  iitr_end_ = dnet->getITerms().end();\\n  next_ = nullptr;\\n}', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='bool DbNetPinIterator::hasNext()\\n{\\n  while (iitr_ != iitr_end_) {\\n    dbITerm* iterm = *iitr_;\\n    if (!iterm->getSigType().isSupply()) {\\n      next_ = reinterpret_cast<Pin*>(*iitr_);\\n      ++iitr_;\\n      return true;\\n    }\\n    iitr_++;\\n  }\\n  return false;\\n}\\n\\nPin* DbNetPinIterator::next()\\n{\\n  return next_;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nclass DbNetTermIterator : public NetTermIterator\\n{\\n public:\\n  DbNetTermIterator(const Net* net, const dbNetwork* network);\\n  bool hasNext() override;\\n  Term* next() override;\\n\\n private:\\n  const dbNetwork* network_;\\n  dbSet<dbBTerm>::iterator iter_;\\n  dbSet<dbBTerm>::iterator end_;\\n};\\n\\nDbNetTermIterator::DbNetTermIterator(const Net* net, const dbNetwork* network)\\n    : network_(network)\\n{\\n  dbNet* dnet = network_->staToDb(net);\\n  dbSet<dbBTerm> terms = dnet->getBTerms();\\n  iter_ = terms.begin();\\n  end_ = terms.end();\\n}\\n\\nbool DbNetTermIterator::hasNext()\\n{\\n  return iter_ != end_;\\n}\\n\\nTerm* DbNetTermIterator::next()\\n{\\n  dbBTerm* bterm = *iter_;\\n  iter_++;\\n  return network_->dbToStaTerm(bterm);\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\ndbNetwork::dbNetwork() : top_instance_(reinterpret_cast<Instance*>(1))\\n{\\n}\\n\\ndbNetwork::~dbNetwork() = default;\\n\\nvoid dbNetwork::init(dbDatabase* db, Logger* logger)\\n{\\n  db_ = db;\\n  logger_ = logger;\\n}\\n\\nvoid dbNetwork::setBlock(dbBlock* block)\\n{\\n  block_ = block;\\n  readDbNetlistAfter();\\n}\\n\\nvoid dbNetwork::clear()\\n{\\n  ConcreteNetwork::clear();\\n  db_ = nullptr;\\n}\\n\\nInstance* dbNetwork::topInstance() const\\n{\\n  if (top_cell_) {\\n    return top_instance_;\\n  }\\n  return nullptr;\\n}\\n\\ndouble dbNetwork::dbuToMeters(int dist) const\\n{\\n  int dbu = db_->getTech()->getDbUnitsPerMicron();\\n  return dist / (dbu * 1e+6);\\n}\\n\\nint dbNetwork::metersToDbu(double dist) const\\n{\\n  int dbu = db_->getTech()->getDbUnitsPerMicron();\\n  return dist * dbu * 1e+6;\\n}\\n\\nObjectId dbNetwork::id(const Port* port) const\\n{\\n  if (!port) {\\n    // should not match anything else\\n    return std::numeric_limits<ObjectId>::max();\\n  }\\n  return ConcreteNetwork::id(port);\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nObjectId dbNetwork::id(const Instance* instance) const\\n{\\n  if (instance == top_instance_) {\\n    return 0;\\n  }\\n  return staToDb(instance)->getId();\\n}\\n\\nconst char* dbNetwork::name(const Instance* instance) const\\n{\\n  if (instance == top_instance_) {\\n    return tmpStringCopy(block_->getConstName());\\n  }\\n\\n  dbInst* db_inst;\\n  dbModInst* mod_inst;\\n  staToDb(instance, db_inst, mod_inst);\\n  if (db_inst) {\\n    return tmpStringCopy(db_inst->getConstName());\\n  }\\n  return tmpStringCopy(mod_inst->getName().c_str());\\n}\\n\\nCell* dbNetwork::cell(const Instance* instance) const\\n{\\n  if (instance == top_instance_) {\\n    return reinterpret_cast<Cell*>(top_cell_);\\n  }\\n\\n  dbInst* db_inst;\\n  dbModInst* mod_inst;\\n  staToDb(instance, db_inst, mod_inst);\\n  if (db_inst) {\\n    dbMaster* master = db_inst->getMaster();\\n    return dbToSta(master);\\n  }\\n  // no traversal of the hierarchy this way; we would have to split\\n  // Cell into dbMaster and dbModule otherwise.  When we have full\\n  // odb hierarchy this can be revisited.\\n  return nullptr;\\n}\\n\\nInstance* dbNetwork::parent(const Instance* instance) const\\n{\\n  if (instance == top_instance_) {\\n    return nullptr;\\n  }\\n\\n  dbInst* db_inst;\\n  dbModInst* mod_inst;\\n  staToDb(instance, db_inst, mod_inst);\\n  if (mod_inst) {\\n    auto parent_module = mod_inst->getParent();\\n    if (auto parent_inst = parent_module->getModInst()) {\\n      return dbToSta(parent_inst);\\n    }\\n  }\\n\\n  return top_instance_;\\n}\\n\\nbool dbNetwork::isLeaf(const Instance* instance) const\\n{\\n  return instance != top_instance_;\\n}\\n\\nInstance* dbNetwork::findInstance(const char* path_name) const\\n{\\n  dbInst* inst = block_->findInst(path_name);\\n  return dbToSta(inst);\\n}', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='Instance* dbNetwork::findInstance(const char* path_name) const\\n{\\n  dbInst* inst = block_->findInst(path_name);\\n  return dbToSta(inst);\\n}\\n\\nInstance* dbNetwork::findChild(const Instance* parent, const char* name) const\\n{\\n  if (parent == top_instance_) {\\n    dbInst* inst = block_->findInst(name);\\n    if (!inst) {\\n      auto top_module = block_->getTopModule();\\n      dbModInst* mod_inst = top_module->findModInst(name);\\n      return dbToSta(mod_inst);\\n    }\\n\\n    return dbToSta(inst);\\n  }\\n  dbInst* db_inst;\\n  dbModInst* mod_inst;\\n  staToDb(parent, db_inst, mod_inst);\\n  if (!mod_inst) {\\n    return nullptr;\\n  }\\n  dbModule* master_module = mod_inst->getMaster();\\n  dbModInst* child_inst = master_module->findModInst(name);\\n  if (child_inst) {\\n    return dbToSta(child_inst);\\n  }\\n  // Look for a leaf instance\\n  std::string full_name = mod_inst->getHierarchicalName();\\n  full_name += pathDivider() + std::string(name);\\n  dbInst* inst = block_->findInst(full_name.c_str());\\n  return dbToSta(inst);\\n}\\n\\nPin* dbNetwork::findPin(const Instance* instance, const char* port_name) const\\n{\\n  if (instance == top_instance_) {\\n    dbBTerm* bterm = block_->findBTerm(port_name);\\n    return dbToSta(bterm);\\n  }\\n\\n  dbInst* db_inst;\\n  dbModInst* mod_inst;\\n  staToDb(instance, db_inst, mod_inst);\\n  if (db_inst) {\\n    dbITerm* iterm = db_inst->findITerm(port_name);\\n    return dbToSta(iterm);\\n  }\\n  return nullptr;  // no pins on dbModInst in odb currently\\n}\\n\\nPin* dbNetwork::findPin(const Instance* instance, const Port* port) const\\n{\\n  const char* port_name = this->name(port);\\n  return findPin(instance, port_name);\\n}\\n\\nNet* dbNetwork::findNet(const Instance* instance, const char* net_name) const\\n{\\n  if (instance == top_instance_) {\\n    dbNet* dnet = block_->findNet(net_name);\\n    return dbToSta(dnet);\\n  }\\n  std::string flat_net_name = pathName(instance);\\n  flat_net_name += pathDivider() + std::string(net_name);\\n  dbNet* dnet = block_->findNet(flat_net_name.c_str());\\n  return dbToSta(dnet);\\n}\\n\\nvoid dbNetwork::findInstNetsMatching(const Instance* instance,\\n                                     const PatternMatch* pattern,\\n                                     NetSeq& nets) const\\n{\\n  if (instance == top_instance_) {\\n    if (pattern->hasWildcards()) {\\n      for (dbNet* dnet : block_->getNets()) {\\n        const char* net_name = dnet->getConstName();\\n        if (pattern->match(net_name)) {\\n          nets.push_back(dbToSta(dnet));\\n        }\\n      }\\n    } else {\\n      dbNet* dnet = block_->findNet(pattern->pattern());\\n      if (dnet) {\\n        nets.push_back(dbToSta(dnet));\\n      }\\n    }\\n  }\\n}\\n\\nInstanceChildIterator* dbNetwork::childIterator(const Instance* instance) const\\n{\\n  return new DbInstanceChildIterator(instance, this);\\n}\\n\\nInstancePinIterator* dbNetwork::pinIterator(const Instance* instance) const\\n{\\n  return new DbInstancePinIterator(instance, this);\\n}\\n\\nInstanceNetIterator* dbNetwork::netIterator(const Instance* instance) const\\n{\\n  return new DbInstanceNetIterator(instance, this);\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nObjectId dbNetwork::id(const Pin* pin) const\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n\\n  if (iterm) {\\n    return iterm->getId() + iterm->getBlock()->getBTerms().size();\\n  }\\n  return bterm->getId();\\n}\\n\\nInstance* dbNetwork::instance(const Pin* pin) const\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    dbInst* dinst = iterm->getInst();\\n    return dbToSta(dinst);\\n  }\\n  if (bterm) {\\n    return top_instance_;\\n  }\\n  return nullptr;\\n}\\n\\nNet* dbNetwork::net(const Pin* pin) const\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    dbNet* dnet = iterm->getNet();\\n    return dbToSta(dnet);\\n  }\\n  return nullptr;\\n}\\n\\nTerm* dbNetwork::term(const Pin* pin) const\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    return nullptr;\\n  }\\n  if (bterm) {\\n    return dbToStaTerm(bterm);\\n  }\\n  return nullptr;\\n}', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='Port* dbNetwork::port(const Pin* pin) const\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    dbMTerm* mterm = iterm->getMTerm();\\n    return dbToSta(mterm);\\n  }\\n  if (bterm) {\\n    const char* port_name = bterm->getConstName();\\n    return findPort(top_cell_, port_name);\\n  }\\n  return nullptr;\\n}\\n\\nPortDirection* dbNetwork::direction(const Pin* pin) const\\n{\\n  // ODB does not undestand tristates so look to liberty before ODB for port\\n  // direction.\\n  LibertyPort* lib_port = libertyPort(pin);\\n  if (lib_port) {\\n    return lib_port->direction();\\n  }\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    PortDirection* dir = dbToSta(iterm->getSigType(), iterm->getIoType());\\n    return dir;\\n  }\\n  if (bterm) {\\n    PortDirection* dir = dbToSta(bterm->getSigType(), bterm->getIoType());\\n    return dir;\\n  }\\n  return PortDirection::unknown();\\n}\\n\\nVertexId dbNetwork::vertexId(const Pin* pin) const\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    return iterm->staVertexId();\\n  }\\n  if (bterm) {\\n    return bterm->staVertexId();\\n  }\\n  return object_id_null;\\n}\\n\\nvoid dbNetwork::setVertexId(Pin* pin, VertexId id)\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    iterm->staSetVertexId(id);\\n  } else if (bterm) {\\n    bterm->staSetVertexId(id);\\n  }\\n}\\n\\nvoid dbNetwork::location(const Pin* pin,\\n                         // Return values.\\n                         double& x,\\n                         double& y,\\n                         bool& exists) const\\n{\\n  if (isPlaced(pin)) {\\n    Point pt = location(pin);\\n    x = dbuToMeters(pt.getX());\\n    y = dbuToMeters(pt.getY());\\n    exists = true;\\n  } else {\\n    x = 0;\\n    y = 0;\\n    exists = false;\\n  }\\n}\\n\\nPoint dbNetwork::location(const Pin* pin) const\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    int x, y;\\n    if (iterm->getAvgXY(&x, &y)) {\\n      return Point(x, y);\\n    }\\n    dbInst* inst = iterm->getInst();\\n    inst->getOrigin(x, y);\\n    return Point(x, y);\\n  }\\n  if (bterm) {\\n    int x, y;\\n    if (bterm->getFirstPinLocation(x, y)) {\\n      return Point(x, y);\\n    }\\n  }\\n  return Point(0, 0);\\n}\\n\\nbool dbNetwork::isPlaced(const Pin* pin) const\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  dbPlacementStatus status = dbPlacementStatus::UNPLACED;\\n  if (iterm) {\\n    dbInst* inst = iterm->getInst();\\n    status = inst->getPlacementStatus();\\n  }\\n  if (bterm) {\\n    status = bterm->getFirstPinPlacementStatus();\\n  }\\n  return status.isPlaced();\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nObjectId dbNetwork::id(const Net* net) const\\n{\\n  return staToDb(net)->getId();\\n}\\n\\nconst char* dbNetwork::name(const Net* net) const\\n{\\n  dbNet* dnet = staToDb(net);\\n  const char* name = dnet->getConstName();\\n  return tmpStringCopy(name);\\n}\\n\\nInstance* dbNetwork::instance(const Net*) const\\n{\\n  return top_instance_;\\n}\\n\\nbool dbNetwork::isPower(const Net* net) const\\n{\\n  dbNet* dnet = staToDb(net);\\n  return (dnet->getSigType() == dbSigType::POWER);\\n}\\n\\nbool dbNetwork::isGround(const Net* net) const\\n{\\n  dbNet* dnet = staToDb(net);\\n  return (dnet->getSigType() == dbSigType::GROUND);\\n}\\n\\nNetPinIterator* dbNetwork::pinIterator(const Net* net) const\\n{\\n  return new DbNetPinIterator(net, this);\\n}\\n\\nNetTermIterator* dbNetwork::termIterator(const Net* net) const\\n{\\n  return new DbNetTermIterator(net, this);\\n}\\n\\n// override ConcreteNetwork::visitConnectedPins\\nvoid dbNetwork::visitConnectedPins(const Net* net,\\n                                   PinVisitor& visitor,\\n                                   NetSet& visited_nets) const\\n{\\n  dbNet* db_net = staToDb(net);\\n  for (dbITerm* iterm : db_net->getITerms()) {\\n    Pin* pin = dbToSta(iterm);\\n    visitor(pin);\\n  }\\n  for (dbBTerm* bterm : db_net->getBTerms()) {\\n    Pin* pin = dbToSta(bterm);\\n    visitor(pin);\\n  }\\n}\\n\\nconst Net* dbNetwork::highestConnectedNet(Net* net) const\\n{\\n  return net;\\n}', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='const Net* dbNetwork::highestConnectedNet(Net* net) const\\n{\\n  return net;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nObjectId dbNetwork::id(const Term* term) const\\n{\\n  return staToDb(term)->getId();\\n}\\n\\nPin* dbNetwork::pin(const Term* term) const\\n{\\n  // Only terms are for top level instance pins, which are also BTerms.\\n  return reinterpret_cast<Pin*>(const_cast<Term*>(term));\\n}\\n\\nNet* dbNetwork::net(const Term* term) const\\n{\\n  dbBTerm* bterm = staToDb(term);\\n  dbNet* dnet = bterm->getNet();\\n  return dbToSta(dnet);\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nbool dbNetwork::isLinked() const\\n{\\n  return top_cell_ != nullptr;\\n}\\n\\nbool dbNetwork::linkNetwork(const char*, bool, Report*)\\n{\\n  // Not called.\\n  return true;\\n}\\n\\nvoid dbNetwork::readLefAfter(dbLib* lib)\\n{\\n  makeLibrary(lib);\\n}\\n\\nvoid dbNetwork::readDefAfter(dbBlock* block)\\n{\\n  db_ = block->getDataBase();\\n  block_ = block;\\n  readDbNetlistAfter();\\n}\\n\\n// Make ConcreteLibrary/Cell/Port objects for the\\n// db library/master/MTerm objects.\\nvoid dbNetwork::readDbAfter(odb::dbDatabase* db)\\n{\\n  db_ = db;\\n  dbChip* chip = db_->getChip();\\n  if (chip) {\\n    block_ = chip->getBlock();\\n    for (dbLib* lib : db_->getLibs()) {\\n      makeLibrary(lib);\\n    }\\n    readDbNetlistAfter();\\n  }\\n\\n  for (auto* observer : observers_) {\\n    observer->postReadDb();\\n  }\\n}\\n\\nvoid dbNetwork::makeLibrary(dbLib* lib)\\n{\\n  const char* lib_name = lib->getConstName();\\n  Library* library = makeLibrary(lib_name, nullptr);\\n  for (dbMaster* master : lib->getMasters()) {\\n    makeCell(library, master);\\n  }\\n}\\n\\nvoid dbNetwork::makeCell(Library* library, dbMaster* master)\\n{\\n  const char* cell_name = master->getConstName();\\n  Cell* cell = makeCell(library, cell_name, true, nullptr);\\n  master->staSetCell(reinterpret_cast<void*>(cell));\\n  ConcreteCell* ccell = reinterpret_cast<ConcreteCell*>(cell);\\n  ccell->setExtCell(reinterpret_cast<void*>(master));\\n\\n  // Use the default liberty for \"linking\" the db/LEF masters.\\n  LibertyCell* lib_cell = findLibertyCell(cell_name);\\n  if (lib_cell) {\\n    ccell->setLibertyCell(lib_cell);\\n    lib_cell->setExtCell(reinterpret_cast<void*>(master));\\n  }\\n\\n  for (dbMTerm* mterm : master->getMTerms()) {\\n    const char* port_name = mterm->getConstName();\\n    Port* port = makePort(cell, port_name);\\n    PortDirection* dir = dbToSta(mterm->getSigType(), mterm->getIoType());\\n    setDirection(port, dir);\\n    mterm->staSetPort(reinterpret_cast<void*>(port));\\n    ConcretePort* cport = reinterpret_cast<ConcretePort*>(port);\\n    cport->setExtPort(reinterpret_cast<void*>(mterm));\\n\\n    if (lib_cell) {\\n      LibertyPort* lib_port = lib_cell->findLibertyPort(port_name);\\n      if (lib_port) {\\n        cport->setLibertyPort(lib_port);\\n        lib_port->setExtPort(mterm);\\n      } else if (!dir->isPowerGround() && !lib_cell->findPgPort(port_name)) {\\n        logger_->warn(ORD,\\n                      2001,\\n                      \"LEF macro {} pin {} missing from liberty cell.\",\\n                      cell_name,\\n                      port_name);\\n      }\\n    }\\n  }\\n  // Assume msb first busses because LEF has no clue about busses.\\n  groupBusPorts(cell, [](const char*) { return true; });\\n\\n  // Fill in liberty to db/LEF master correspondence for libraries not used\\n  // for corners that are not used for \"linking\".\\n  LibertyLibraryIterator* lib_iter = libertyLibraryIterator();\\n  while (lib_iter->hasNext()) {\\n    LibertyLibrary* lib = lib_iter->next();\\n    LibertyCell* lib_cell = lib->findLibertyCell(cell_name);\\n    if (lib_cell) {\\n      lib_cell->setExtCell(reinterpret_cast<void*>(master));\\n\\n      for (dbMTerm* mterm : master->getMTerms()) {\\n        const char* port_name = mterm->getConstName();\\n        LibertyPort* lib_port = lib_cell->findLibertyPort(port_name);\\n        if (lib_port) {\\n          lib_port->setExtPort(mterm);\\n        }\\n      }\\n    }\\n  }\\n  delete lib_iter;\\n}\\n\\nvoid dbNetwork::readDbNetlistAfter()\\n{\\n  makeTopCell();\\n  findConstantNets();\\n  checkLibertyCorners();\\n}', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void dbNetwork::readDbNetlistAfter()\\n{\\n  makeTopCell();\\n  findConstantNets();\\n  checkLibertyCorners();\\n}\\n\\nvoid dbNetwork::makeTopCell()\\n{\\n  if (top_cell_) {\\n    // Reading DEF or linking when a network already exists; remove previous top\\n    // cell.\\n    Library* top_lib = library(top_cell_);\\n    deleteLibrary(top_lib);\\n  }\\n  const char* design_name = block_->getConstName();\\n  Library* top_lib = makeLibrary(design_name, nullptr);\\n  top_cell_ = makeCell(top_lib, design_name, false, nullptr);\\n  for (dbBTerm* bterm : block_->getBTerms()) {\\n    makeTopPort(bterm);\\n  }\\n  groupBusPorts(top_cell_,\\n                [=](const char* port_name) { return portMsbFirst(port_name); });\\n}\\n\\nPort* dbNetwork::makeTopPort(dbBTerm* bterm)\\n{\\n  const char* port_name = bterm->getConstName();\\n  Port* port = makePort(top_cell_, port_name);\\n  PortDirection* dir = dbToSta(bterm->getSigType(), bterm->getIoType());\\n  setDirection(port, dir);\\n  return port;\\n}\\n\\nvoid dbNetwork::setTopPortDirection(dbBTerm* bterm, const dbIoType& io_type)\\n{\\n  Port* port = findPort(top_cell_, bterm->getConstName());\\n  PortDirection* dir = dbToSta(bterm->getSigType(), bterm->getIoType());\\n  setDirection(port, dir);\\n}\\n\\n// read_verilog / Verilog2db::makeDbPins leaves a cookie to know if a bus port\\n// is msb first or lsb first.\\nbool dbNetwork::portMsbFirst(const char* port_name)\\n{\\n  string key = \"bus_msb_first \";\\n  key += port_name;\\n  dbBoolProperty* property = odb::dbBoolProperty::find(block_, key.c_str());\\n  if (property) {\\n    return property->getValue();\\n  }\\n  // Default when DEF did not come from read_verilog.\\n  return true;\\n}\\n\\nvoid dbNetwork::findConstantNets()\\n{\\n  clearConstantNets();\\n  for (dbNet* dnet : block_->getNets()) {\\n    if (dnet->getSigType() == dbSigType::GROUND) {\\n      addConstantNet(dbToSta(dnet), LogicValue::zero);\\n    } else if (dnet->getSigType() == dbSigType::POWER) {\\n      addConstantNet(dbToSta(dnet), LogicValue::one);\\n    }\\n  }\\n}\\n\\n// Setup mapping from Cell/Port to LibertyCell/LibertyPort.\\nvoid dbNetwork::readLibertyAfter(LibertyLibrary* lib)\\n{\\n  for (ConcreteLibrary* clib : library_seq_) {\\n    if (!clib->isLiberty()) {\\n      ConcreteLibraryCellIterator* cell_iter = clib->cellIterator();\\n      while (cell_iter->hasNext()) {\\n        ConcreteCell* ccell = cell_iter->next();\\n        // Don\\'t clobber an existing liberty cell so link points to the first.\\n        if (ccell->libertyCell() == nullptr) {\\n          LibertyCell* lcell = lib->findLibertyCell(ccell->name());\\n          if (lcell) {\\n            lcell->setExtCell(ccell->extCell());\\n            ccell->setLibertyCell(lcell);\\n            ConcreteCellPortBitIterator* port_iter = ccell->portBitIterator();\\n            while (port_iter->hasNext()) {\\n              ConcretePort* cport = port_iter->next();\\n              const char* port_name = cport->name();\\n              LibertyPort* lport = lcell->findLibertyPort(port_name);\\n              if (lport) {\\n                cport->setLibertyPort(lport);\\n                lport->setExtPort(cport->extPort());\\n              } else if (!cport->direction()->isPowerGround()\\n                         && !lcell->findPgPort(port_name)) {\\n                logger_->warn(ORD,\\n                              2002,\\n                              \"Liberty cell {} pin {} missing from LEF macro.\",\\n                              lcell->name(),\\n                              port_name);\\n              }\\n            }\\n            delete port_iter;\\n          }\\n        }\\n      }\\n      delete cell_iter;\\n    }\\n  }\\n\\n  for (auto* observer : observers_) {\\n    observer->postReadLiberty();\\n  }\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\n// Edit functions', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='for (auto* observer : observers_) {\\n    observer->postReadLiberty();\\n  }\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\n// Edit functions\\n\\nInstance* dbNetwork::makeInstance(LibertyCell* cell,\\n                                  const char* name,\\n                                  Instance* parent)\\n{\\n  if (parent == top_instance_) {\\n    const char* cell_name = cell->name();\\n    dbMaster* master = db_->findMaster(cell_name);\\n    if (master) {\\n      dbInst* inst = dbInst::create(block_, master, name);\\n      return dbToSta(inst);\\n    }\\n  }\\n  return nullptr;\\n}\\n\\nvoid dbNetwork::makePins(Instance*)\\n{\\n  // This space intentionally left blank.\\n}\\n\\nvoid dbNetwork::replaceCell(Instance* inst, Cell* cell)\\n{\\n  dbMaster* master = staToDb(cell);\\n  dbInst* db_inst;\\n  dbModInst* mod_inst;\\n  staToDb(inst, db_inst, mod_inst);\\n  if (db_inst) {\\n    db_inst->swapMaster(master);\\n  }\\n}\\n\\nvoid dbNetwork::deleteInstance(Instance* inst)\\n{\\n  dbInst* db_inst;\\n  dbModInst* mod_inst;\\n  staToDb(inst, db_inst, mod_inst);\\n  if (db_inst) {\\n    dbInst::destroy(db_inst);\\n  } else {\\n    dbModInst::destroy(mod_inst);\\n  }\\n}\\n\\nPin* dbNetwork::connect(Instance* inst, Port* port, Net* net)\\n{\\n  Pin* pin = nullptr;\\n  dbNet* dnet = staToDb(net);\\n  if (inst == top_instance_) {\\n    const char* port_name = name(port);\\n    dbBTerm* bterm = block_->findBTerm(port_name);\\n    if (bterm) {\\n      bterm->connect(dnet);\\n    } else {\\n      bterm = dbBTerm::create(dnet, port_name);\\n      PortDirection* dir = direction(port);\\n      dbSigType sig_type;\\n      dbIoType io_type;\\n      staToDb(dir, sig_type, io_type);\\n      bterm->setSigType(sig_type);\\n      bterm->setIoType(io_type);\\n    }\\n    pin = dbToSta(bterm);\\n  } else {\\n    dbInst* db_inst;\\n    dbModInst* mod_inst;\\n    staToDb(inst, db_inst, mod_inst);\\n    if (db_inst) {\\n      dbMTerm* dterm = staToDb(port);\\n      dbITerm* iterm = db_inst->getITerm(dterm);\\n      iterm->connect(dnet);\\n      pin = dbToSta(iterm);\\n    }\\n  }\\n  return pin;\\n}\\n\\n// Used by dbStaCbk\\n// Incrementally update drivers.\\nvoid dbNetwork::connectPinAfter(Pin* pin)\\n{\\n  if (isDriver(pin)) {\\n    Net* net = this->net(pin);\\n    PinSet* drvrs = net_drvr_pin_map_.findKey(net);\\n    if (drvrs) {\\n      drvrs->insert(pin);\\n    }\\n  }\\n}\\n\\nPin* dbNetwork::connect(Instance* inst, LibertyPort* port, Net* net)\\n{\\n  dbNet* dnet = staToDb(net);\\n  const char* port_name = port->name();\\n  Pin* pin = nullptr;\\n  if (inst == top_instance_) {\\n    dbBTerm* bterm = block_->findBTerm(port_name);\\n    if (bterm) {\\n      bterm->connect(dnet);\\n    } else {\\n      bterm = dbBTerm::create(dnet, port_name);\\n    }\\n    PortDirection* dir = port->direction();\\n    dbSigType sig_type;\\n    dbIoType io_type;\\n    staToDb(dir, sig_type, io_type);\\n    bterm->setSigType(sig_type);\\n    bterm->setIoType(io_type);\\n    pin = dbToSta(bterm);\\n  } else {\\n    dbInst* db_inst;\\n    dbModInst* mod_inst;\\n    staToDb(inst, db_inst, mod_inst);\\n    if (db_inst) {\\n      dbMaster* master = db_inst->getMaster();\\n      dbMTerm* dterm = master->findMTerm(port_name);\\n      dbITerm* iterm = db_inst->getITerm(dterm);\\n      iterm->connect(dnet);\\n      pin = dbToSta(iterm);\\n    }\\n  }\\n  return pin;\\n}\\n\\nvoid dbNetwork::disconnectPin(Pin* pin)\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    iterm->disconnect();\\n  } else if (bterm) {\\n    bterm->disconnect();\\n  }\\n}\\n\\nvoid dbNetwork::disconnectPinBefore(const Pin* pin)\\n{\\n  Net* net = this->net(pin);\\n  // Incrementally update drivers.\\n  if (net && isDriver(pin)) {\\n    PinSet* drvrs = net_drvr_pin_map_.findKey(net);\\n    if (drvrs) {\\n      drvrs->erase(pin);\\n    }\\n  }\\n}\\n\\nvoid dbNetwork::deletePin(Pin* pin)\\n{\\n  dbITerm* iterm;\\n  dbBTerm* bterm;\\n  staToDb(pin, iterm, bterm);\\n  if (iterm) {\\n    logger_->critical(ORD, 2003, \"deletePin not implemented for dbITerm\");\\n  }\\n  if (bterm) {\\n    dbBTerm::destroy(bterm);\\n  }\\n}', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='Port* dbNetwork::makePort(Cell* cell, const char* name)\\n{\\n  if (cell == top_cell_ && !block_->findBTerm(name)) {\\n    odb::dbNet* net = block_->findNet(name);\\n    if (!net) {\\n      // a bterm must have a net\\n      net = odb::dbNet::create(block_, name);\\n    }\\n    // Making the bterm creates the port in the db callback\\n    odb::dbBTerm::create(net, name);\\n    return findPort(cell, name);\\n  }\\n  return ConcreteNetwork::makePort(cell, name);\\n}\\n\\nPin* dbNetwork::makePin(Instance* inst, Port* port, Net* net)\\n{\\n  if (inst != top_instance_) {\\n    return ConcreteNetwork::makePin(inst, port, net);\\n  }\\n  return nullptr;\\n}\\n\\nNet* dbNetwork::makeNet(const char* name, Instance* parent)\\n{\\n  if (parent == top_instance_) {\\n    dbNet* dnet = dbNet::create(block_, name, false);\\n    return dbToSta(dnet);\\n  }\\n  return nullptr;\\n}\\n\\nvoid dbNetwork::deleteNet(Net* net)\\n{\\n  deleteNetBefore(net);\\n  dbNet* dnet = staToDb(net);\\n  dbNet::destroy(dnet);\\n}\\n\\nvoid dbNetwork::deleteNetBefore(const Net* net)\\n{\\n  PinSet* drvrs = net_drvr_pin_map_.findKey(net);\\n  delete drvrs;\\n  net_drvr_pin_map_.erase(net);\\n}\\n\\nvoid dbNetwork::mergeInto(Net*, Net*)\\n{\\n  logger_->critical(ORD, 2004, \"unimplemented network function mergeInto\");\\n}\\n\\nNet* dbNetwork::mergedInto(Net*)\\n{\\n  logger_->critical(ORD, 2005, \"unimplemented network function mergeInto\");\\n  return nullptr;\\n}\\n\\nbool dbNetwork::isSpecial(Net* net)\\n{\\n  dbNet* db_net = staToDb(net);\\n  return db_net->isSpecial();\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\ndbInst* dbNetwork::staToDb(const Instance* instance) const\\n{\\n  dbInst* db_inst;\\n  dbModInst* mod_inst;\\n  staToDb(instance, db_inst, mod_inst);\\n  return db_inst;\\n}\\n\\nvoid dbNetwork::staToDb(const Instance* instance,\\n                        // Return values.\\n                        dbInst*& db_inst,\\n                        dbModInst*& mod_inst) const\\n{\\n  if (instance) {\\n    dbObject* obj\\n        = reinterpret_cast<dbObject*>(const_cast<Instance*>(instance));\\n    dbObjectType type = obj->getObjectType();\\n    if (type == dbInstObj) {\\n      db_inst = static_cast<dbInst*>(obj);\\n      mod_inst = nullptr;\\n    } else if (type == dbModInstObj) {\\n      db_inst = nullptr;\\n      mod_inst = static_cast<dbModInst*>(obj);\\n    } else {\\n      logger_->critical(ORD, 2016, \"instance is not Inst or ModInst\");\\n    }\\n  } else {\\n    db_inst = nullptr;\\n    mod_inst = nullptr;\\n  }\\n}\\n\\ndbNet* dbNetwork::staToDb(const Net* net) const\\n{\\n  return reinterpret_cast<dbNet*>(const_cast<Net*>(net));\\n}\\n\\nvoid dbNetwork::staToDb(const Pin* pin,\\n                        // Return values.\\n                        dbITerm*& iterm,\\n                        dbBTerm*& bterm) const\\n{\\n  if (pin) {\\n    dbObject* obj = reinterpret_cast<dbObject*>(const_cast<Pin*>(pin));\\n    dbObjectType type = obj->getObjectType();\\n    if (type == dbITermObj) {\\n      iterm = static_cast<dbITerm*>(obj);\\n      bterm = nullptr;\\n    } else if (type == dbBTermObj) {\\n      iterm = nullptr;\\n      bterm = static_cast<dbBTerm*>(obj);\\n    } else {\\n      logger_->critical(ORD, 2006, \"pin is not ITerm or BTerm\");\\n    }\\n  } else {\\n    iterm = nullptr;\\n    bterm = nullptr;\\n  }\\n}\\n\\ndbBTerm* dbNetwork::staToDb(const Term* term) const\\n{\\n  return reinterpret_cast<dbBTerm*>(const_cast<Term*>(term));\\n}\\n\\ndbMaster* dbNetwork::staToDb(const Cell* cell) const\\n{\\n  const ConcreteCell* ccell = reinterpret_cast<const ConcreteCell*>(cell);\\n  return reinterpret_cast<dbMaster*>(ccell->extCell());\\n}\\n\\ndbMaster* dbNetwork::staToDb(const LibertyCell* cell) const\\n{\\n  const ConcreteCell* ccell = cell;\\n  return reinterpret_cast<dbMaster*>(ccell->extCell());\\n}\\n\\ndbMTerm* dbNetwork::staToDb(const Port* port) const\\n{\\n  const ConcretePort* cport = reinterpret_cast<const ConcretePort*>(port);\\n  return reinterpret_cast<dbMTerm*>(cport->extPort());\\n}\\n\\ndbMTerm* dbNetwork::staToDb(const LibertyPort* port) const\\n{\\n  return reinterpret_cast<dbMTerm*>(port->extPort());\\n}', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='dbMTerm* dbNetwork::staToDb(const LibertyPort* port) const\\n{\\n  return reinterpret_cast<dbMTerm*>(port->extPort());\\n}\\n\\nvoid dbNetwork::staToDb(PortDirection* dir,\\n                        // Return values.\\n                        dbSigType& sig_type,\\n                        dbIoType& io_type) const\\n{\\n  if (dir == PortDirection::input()) {\\n    sig_type = dbSigType::SIGNAL;\\n    io_type = dbIoType::INPUT;\\n  } else if (dir == PortDirection::output()) {\\n    sig_type = dbSigType::SIGNAL;\\n    io_type = dbIoType::OUTPUT;\\n  } else if (dir == PortDirection::bidirect()) {\\n    sig_type = dbSigType::SIGNAL;\\n    io_type = dbIoType::INOUT;\\n  } else if (dir == PortDirection::power()) {\\n    sig_type = dbSigType::POWER;\\n    io_type = dbIoType::INOUT;\\n  } else if (dir == PortDirection::ground()) {\\n    sig_type = dbSigType::GROUND;\\n    io_type = dbIoType::INOUT;\\n  } else {\\n    logger_->critical(ORD, 2007, \"unhandled port direction\");\\n  }\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nInstance* dbNetwork::dbToSta(dbInst* inst) const\\n{\\n  return reinterpret_cast<Instance*>(inst);\\n}\\n\\nInstance* dbNetwork::dbToSta(dbModInst* inst) const\\n{\\n  return reinterpret_cast<Instance*>(inst);\\n}\\n\\nNet* dbNetwork::dbToSta(dbNet* net) const\\n{\\n  return reinterpret_cast<Net*>(net);\\n}\\n\\nconst Net* dbNetwork::dbToSta(const dbNet* net) const\\n{\\n  return reinterpret_cast<const Net*>(net);\\n}\\n\\nPin* dbNetwork::dbToSta(dbBTerm* bterm) const\\n{\\n  return reinterpret_cast<Pin*>(bterm);\\n}\\n\\nPin* dbNetwork::dbToSta(dbITerm* iterm) const\\n{\\n  return reinterpret_cast<Pin*>(iterm);\\n}\\n\\nTerm* dbNetwork::dbToStaTerm(dbBTerm* bterm) const\\n{\\n  return reinterpret_cast<Term*>(bterm);\\n}\\n\\nPort* dbNetwork::dbToSta(dbMTerm* mterm) const\\n{\\n  return reinterpret_cast<Port*>(mterm->staPort());\\n}\\n\\nCell* dbNetwork::dbToSta(dbMaster* master) const\\n{\\n  return reinterpret_cast<Cell*>(master->staCell());\\n}\\n\\nPortDirection* dbNetwork::dbToSta(const dbSigType& sig_type,\\n                                  const dbIoType& io_type) const\\n{\\n  if (sig_type == dbSigType::POWER) {\\n    return PortDirection::power();\\n  }\\n  if (sig_type == dbSigType::GROUND) {\\n    return PortDirection::ground();\\n  }\\n  if (io_type == dbIoType::INPUT) {\\n    return PortDirection::input();\\n  }\\n  if (io_type == dbIoType::OUTPUT) {\\n    return PortDirection::output();\\n  }\\n  if (io_type == dbIoType::INOUT) {\\n    return PortDirection::bidirect();\\n  }\\n  if (io_type == dbIoType::FEEDTHRU) {\\n    return PortDirection::bidirect();\\n  }\\n  logger_->critical(ORD, 2008, \"unknown master term type\");\\n  return PortDirection::bidirect();\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nLibertyCell* dbNetwork::libertyCell(dbInst* inst)\\n{\\n  return libertyCell(dbToSta(inst));\\n}\\n\\n////////////////////////////////////////////////////////////////\\n// Observer\\n\\nvoid dbNetwork::addObserver(dbNetworkObserver* observer)\\n{\\n  observer->owner_ = this;\\n  observers_.insert(observer);\\n}\\n\\nvoid dbNetwork::removeObserver(dbNetworkObserver* observer)\\n{\\n  observer->owner_ = nullptr;\\n  observers_.erase(observer);\\n}\\n\\n////////\\n\\ndbNetworkObserver::~dbNetworkObserver()\\n{\\n  if (owner_ != nullptr) {\\n    owner_->removeObserver(this);\\n  }\\n}\\n\\n}  // namespace sta', metadata={'source': 'src/dbSta/src/dbNetwork.cc', 'file_path': 'src/dbSta/src/dbNetwork.cc', 'file_name': 'dbNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"db_sta/dbReadVerilog.hh\"\\n\\n#include <map>\\n#include <string>\\n\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"odb/db.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/ConcreteNetwork.hh\"\\n#include \"sta/NetworkCmp.hh\"\\n#include \"sta/PortDirection.hh\"\\n#include \"sta/Vector.hh\"\\n#include \"sta/VerilogReader.hh\"\\n#include \"utl/Logger.h\"\\n\\nnamespace ord {\\n\\nusing odb::dbBlock;\\nusing odb::dbBTerm;\\nusing odb::dbChip;\\nusing odb::dbDatabase;\\nusing odb::dbInst;\\nusing odb::dbIoType;\\nusing odb::dbMaster;\\nusing odb::dbModInst;\\nusing odb::dbModule;\\nusing odb::dbMTerm;\\nusing odb::dbNet;\\nusing odb::dbTech;\\nusing utl::ORD;\\n\\nusing sta::Cell;\\nusing sta::CellPortBitIterator;\\nusing sta::CellPortIterator;\\nusing sta::ConnectedPinIterator;\\nusing sta::dbNetwork;\\nusing sta::deleteVerilogReader;\\nusing sta::Instance;\\nusing sta::InstanceChildIterator;\\nusing sta::InstancePinIterator;\\nusing sta::LeafInstanceIterator;\\nusing sta::LibertyCell;\\nusing sta::Net;\\nusing sta::NetConnectedPinIterator;\\nusing sta::NetIterator;\\nusing sta::NetTermIterator;\\nusing sta::Network;\\nusing sta::Pin;\\nusing sta::PinPathNameLess;\\nusing sta::PinSeq;\\nusing sta::Port;\\nusing sta::PortDirection;\\n\\nusing utl::Logger;\\n\\ndbVerilogNetwork::dbVerilogNetwork()\\n{\\n  report_ = nullptr;\\n  debug_ = nullptr;\\n}\\n\\nvoid dbVerilogNetwork::init(dbNetwork* db_network)\\n{\\n  db_network_ = db_network;\\n  copyState(db_network_);\\n}\\n\\ndbVerilogNetwork* makeDbVerilogNetwork()\\n{\\n  return new dbVerilogNetwork;\\n}\\n\\nvoid initDbVerilogNetwork(ord::OpenRoad* openroad)\\n{\\n  openroad->getVerilogNetwork()->init(openroad->getDbNetwork());\\n}\\n\\nvoid deleteDbVerilogNetwork(dbVerilogNetwork* verilog_network)\\n{\\n  delete verilog_network;\\n}\\n\\n// Facade that looks in the db network for a liberty cell if\\n// there isn\\'t one in the verilog network.\\nCell* dbVerilogNetwork::findAnyCell(const char* name)\\n{\\n  Cell* cell = ConcreteNetwork::findAnyCell(name);\\n  if (cell == nullptr) {\\n    cell = db_network_->findAnyCell(name);\\n  }\\n  return cell;\\n}\\n\\nvoid dbReadVerilog(const char* filename, dbVerilogNetwork* verilog_network)\\n{\\n  sta::readVerilogFile(filename, verilog_network);\\n}\\n\\n////////////////////////////////////////////////////////////////', metadata={'source': 'src/dbSta/src/dbReadVerilog.cc', 'file_path': 'src/dbSta/src/dbReadVerilog.cc', 'file_name': 'dbReadVerilog.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void dbReadVerilog(const char* filename, dbVerilogNetwork* verilog_network)\\n{\\n  sta::readVerilogFile(filename, verilog_network);\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nclass Verilog2db\\n{\\n public:\\n  Verilog2db(Network* verilog_network, dbDatabase* db, Logger* logger);\\n  void makeBlock();\\n  void makeDbNetlist();\\n\\n protected:\\n  void makeDbModule(Instance* inst, dbModule* parent);\\n  dbIoType staToDb(PortDirection* dir);\\n  void recordBusPortsOrder();\\n  void makeDbNets(const Instance* inst);\\n  bool hasTerminals(Net* net) const;\\n  dbMaster* getMaster(Cell* cell);\\n  dbModule* makeUniqueDbModule(const char* name);\\n\\n  Network* network_;\\n  dbDatabase* db_;\\n  dbBlock* block_ = nullptr;\\n  Logger* logger_;\\n  std::map<Cell*, dbMaster*> master_map_;\\n  std::map<std::string, int> uniquify_id_;  // key: module name\\n};\\n\\nvoid dbLinkDesign(const char* top_cell_name,\\n                  dbVerilogNetwork* verilog_network,\\n                  dbDatabase* db,\\n                  Logger* logger)\\n{\\n  bool link_make_black_boxes = true;\\n  bool success = verilog_network->linkNetwork(\\n      top_cell_name, link_make_black_boxes, verilog_network->report());\\n  if (success) {\\n    Verilog2db v2db(verilog_network, db, logger);\\n    v2db.makeBlock();\\n    v2db.makeDbNetlist();\\n    deleteVerilogReader();\\n  }\\n}\\n\\nVerilog2db::Verilog2db(Network* network, dbDatabase* db, Logger* logger)\\n    : network_(network), db_(db), logger_(logger)\\n{\\n}\\n\\nvoid Verilog2db::makeBlock()\\n{\\n  dbChip* chip = db_->getChip();\\n  if (chip == nullptr) {\\n    chip = dbChip::create(db_);\\n  }\\n  block_ = chip->getBlock();\\n  if (block_) {\\n    // Delete existing db network objects.\\n    auto insts = block_->getInsts();\\n    for (auto iter = insts.begin(); iter != insts.end();) {\\n      iter = dbInst::destroy(iter);\\n    }\\n    auto nets = block_->getNets();\\n    for (auto iter = nets.begin(); iter != nets.end();) {\\n      iter = dbNet::destroy(iter);\\n    }\\n    auto bterms = block_->getBTerms();\\n    for (auto iter = bterms.begin(); iter != bterms.end();) {\\n      iter = dbBTerm::destroy(iter);\\n    }\\n    auto mod_insts = block_->getTopModule()->getChildren();\\n    for (auto iter = mod_insts.begin(); iter != mod_insts.end();) {\\n      iter = dbModInst::destroy(iter);\\n    }\\n  } else {\\n    const char* design\\n        = network_->name(network_->cell(network_->topInstance()));\\n    block_ = dbBlock::create(\\n        chip, design, db_->getTech(), network_->pathDivider());\\n  }\\n  dbTech* tech = db_->getTech();\\n  block_->setDefUnits(tech->getLefUnits());\\n  block_->setBusDelimeters(\\'[\\', \\']\\');\\n}\\n\\nvoid Verilog2db::makeDbNetlist()\\n{\\n  recordBusPortsOrder();\\n  makeDbModule(network_->topInstance(), /* parent */ nullptr);\\n  makeDbNets(network_->topInstance());\\n}\\n\\nvoid Verilog2db::recordBusPortsOrder()\\n{\\n  // OpenDB does not have any concept of bus ports.\\n  // Use a property to annotate the bus names as msb or lsb first for writing\\n  // verilog.\\n  Cell* top_cell = network_->cell(network_->topInstance());\\n  CellPortIterator* bus_iter = network_->portIterator(top_cell);\\n  while (bus_iter->hasNext()) {\\n    Port* port = bus_iter->next();\\n    if (network_->isBus(port)) {\\n      const char* port_name = network_->name(port);\\n      int from = network_->fromIndex(port);\\n      int to = network_->toIndex(port);\\n      string key = \"bus_msb_first \";\\n      key += port_name;\\n      odb::dbBoolProperty::create(block_, key.c_str(), from > to);\\n    }\\n  }\\n  delete bus_iter;\\n}\\n\\ndbModule* Verilog2db::makeUniqueDbModule(const char* name)\\n{\\n  dbModule* module;\\n  do {\\n    std::string full_name(name);\\n    int& id = uniquify_id_[name];\\n    if (id > 0) {\\n      full_name += \\'-\\' + std::to_string(id);\\n    }\\n    ++id;\\n    module = dbModule::create(block_, full_name.c_str());\\n  } while (module == nullptr);\\n  return module;\\n}\\n\\n// Recursively builds odb\\'s dbModule/dbModInst hierarchy corresponding\\n// to the sta network rooted at inst.  parent is the dbModule to build\\n// the hierarchy under. If null the top module is used.', metadata={'source': 'src/dbSta/src/dbReadVerilog.cc', 'file_path': 'src/dbSta/src/dbReadVerilog.cc', 'file_name': 'dbReadVerilog.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='// Recursively builds odb\\'s dbModule/dbModInst hierarchy corresponding\\n// to the sta network rooted at inst.  parent is the dbModule to build\\n// the hierarchy under. If null the top module is used.\\n\\nvoid Verilog2db::makeDbModule(Instance* inst, dbModule* parent)\\n{\\n  Cell* cell = network_->cell(inst);\\n\\n  dbModule* module;\\n  if (parent == nullptr) {\\n    module = block_->getTopModule();\\n  } else {\\n    module = makeUniqueDbModule(network_->name(cell));\\n    dbModInst* modinst\\n        = dbModInst::create(parent, module, network_->name(inst));\\n    if (modinst == nullptr) {\\n      logger_->warn(ORD,\\n                    2014,\\n                    \"hierachical instance creation failed for {} of {}\",\\n                    network_->name(inst),\\n                    network_->name(cell));\\n      return;\\n    }\\n  }\\n  InstanceChildIterator* child_iter = network_->childIterator(inst);\\n  while (child_iter->hasNext()) {\\n    Instance* child = child_iter->next();\\n    if (network_->isHierarchical(child)) {\\n      makeDbModule(child, module);\\n    } else {\\n      const char* child_name = network_->pathName(child);\\n      Cell* cell = network_->cell(child);\\n      dbMaster* master = getMaster(cell);\\n      if (master == nullptr) {\\n        logger_->warn(ORD,\\n                      2013,\\n                      \"instance {} LEF master {} not found.\",\\n                      child_name,\\n                      network_->name(cell));\\n        continue;\\n      }\\n      auto db_inst = dbInst::create(block_, master, child_name);\\n      if (db_inst == nullptr) {\\n        logger_->warn(ORD,\\n                      2015,\\n                      \"leaf instance creation failed for {} of {}\",\\n                      network_->name(child),\\n                      module->getName());\\n        continue;\\n      }\\n      module->addInst(db_inst);\\n    }\\n  }\\n  delete child_iter;\\n\\n  if (module->getChildren().reversible()\\n      && module->getChildren().orderReversed()) {\\n    module->getChildren().reverse();\\n  }\\n  if (module->getInsts().reversible() && module->getInsts().orderReversed()) {\\n    module->getInsts().reverse();\\n  }\\n}\\n\\ndbIoType Verilog2db::staToDb(PortDirection* dir)\\n{\\n  if (dir == PortDirection::input()) {\\n    return dbIoType::INPUT;\\n  }\\n  if (dir == PortDirection::output()) {\\n    return dbIoType::OUTPUT;\\n  }\\n  if (dir == PortDirection::bidirect()) {\\n    return dbIoType::INOUT;\\n  }\\n  if (dir == PortDirection::tristate()) {\\n    return dbIoType::OUTPUT;\\n  }\\n  if (dir == PortDirection::unknown()) {\\n    return dbIoType::INPUT;\\n  }\\n  return dbIoType::INOUT;\\n}\\n\\nvoid Verilog2db::makeDbNets(const Instance* inst)\\n{\\n  bool is_top = (inst == network_->topInstance());\\n  NetIterator* net_iter = network_->netIterator(inst);\\n  while (net_iter->hasNext()) {\\n    Net* net = net_iter->next();\\n    const char* net_name = network_->pathName(net);\\n    if (is_top || !hasTerminals(net)) {\\n      dbNet* db_net = dbNet::create(block_, net_name);\\n\\n      if (network_->isPower(net)) {\\n        db_net->setSigType(odb::dbSigType::POWER);\\n      }\\n      if (network_->isGround(net)) {\\n        db_net->setSigType(odb::dbSigType::GROUND);\\n      }\\n\\n      // Sort connected pins for regression stability.\\n      PinSeq net_pins;\\n      NetConnectedPinIterator* pin_iter = network_->connectedPinIterator(net);\\n      while (pin_iter->hasNext()) {\\n        const Pin* pin = pin_iter->next();\\n        net_pins.push_back(pin);\\n      }\\n      delete pin_iter;\\n      sort(net_pins, PinPathNameLess(network_));', metadata={'source': 'src/dbSta/src/dbReadVerilog.cc', 'file_path': 'src/dbSta/src/dbReadVerilog.cc', 'file_name': 'dbReadVerilog.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='for (const Pin* pin : net_pins) {\\n        if (network_->isTopLevelPort(pin)) {\\n          const char* port_name = network_->portName(pin);\\n          if (block_->findBTerm(port_name) == nullptr) {\\n            dbBTerm* bterm = dbBTerm::create(db_net, port_name);\\n            dbIoType io_type = staToDb(network_->direction(pin));\\n            bterm->setIoType(io_type);\\n          }\\n        } else if (network_->isLeaf(pin)) {\\n          const char* port_name = network_->portName(pin);\\n          Instance* inst = network_->instance(pin);\\n          const char* inst_name = network_->pathName(inst);\\n          dbInst* db_inst = block_->findInst(inst_name);\\n          if (db_inst) {\\n            dbMaster* master = db_inst->getMaster();\\n            dbMTerm* mterm = master->findMTerm(block_, port_name);\\n            if (mterm) {\\n              db_inst->getITerm(mterm)->connect(db_net);\\n            }\\n          }\\n        }\\n      }\\n    }\\n  }\\n  delete net_iter;\\n\\n  InstanceChildIterator* child_iter = network_->childIterator(inst);\\n  while (child_iter->hasNext()) {\\n    const Instance* child = child_iter->next();\\n    makeDbNets(child);\\n  }\\n  delete child_iter;\\n}\\n\\nbool Verilog2db::hasTerminals(Net* net) const\\n{\\n  NetTermIterator* term_iter = network_->termIterator(net);\\n  bool has_terms = term_iter->hasNext();\\n  delete term_iter;\\n  return has_terms;\\n}\\n\\ndbMaster* Verilog2db::getMaster(Cell* cell)\\n{\\n  auto miter = master_map_.find(cell);\\n  if (miter != master_map_.end()) {\\n    return miter->second;\\n  }\\n  const char* cell_name = network_->name(cell);\\n  dbMaster* master = db_->findMaster(cell_name);\\n  if (master) {\\n    master_map_[cell] = master;\\n    // Check for corresponding liberty cell.\\n    LibertyCell* lib_cell = network_->libertyCell(cell);\\n    if (lib_cell == nullptr) {\\n      logger_->warn(ORD, 2011, \"LEF master {} has no liberty cell.\", cell_name);\\n    }\\n    return master;\\n  }\\n  LibertyCell* lib_cell = network_->libertyCell(cell);\\n  if (lib_cell) {\\n    logger_->warn(ORD, 2012, \"Liberty cell {} has no LEF master.\", cell_name);\\n  }\\n  // OpenSTA read_verilog warns about missing cells.\\n  master_map_[cell] = nullptr;\\n  return nullptr;\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/dbSta/src/dbReadVerilog.cc', 'file_path': 'src/dbSta/src/dbReadVerilog.cc', 'file_name': 'dbReadVerilog.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='############################################################################\\n##\\n## Copyright (c) 2019, The Regents of the University of California\\n## All rights reserved.\\n##\\n## BSD 3-Clause License\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n##\\n############################################################################\\n\\n# Read Verilog to OpenDB\\n\\nsta::define_cmd_args \"read_verilog\" {filename}\\n\\nproc read_verilog { filename } {\\n  ord::read_verilog_cmd [file nativename $filename]\\n}\\n\\nsta::define_cmd_args \"link_design\" {[top_cell_name]}\\n\\nproc link_design { {top_cell_name \"\"} } {\\n  variable current_design_name\\n\\n  if { $top_cell_name == \"\" } {\\n    if { $current_design_name == \"\" } {\\n      utl::error ORD 2009 \"missing top_cell_name argument and no current_design.\"\\n      return 0\\n    } else {\\n      set top_cell_name $current_design_name\\n    }\\n  }\\n  if { ![ord::db_has_tech] } {\\n    utl::error ORD 2010 \"no technology has been read.\"\\n  }\\n  ord::link_design_db_cmd $top_cell_name\\n}\\n\\nsta::define_cmd_args \"write_verilog\" {[-sort] [-include_pwr_gnd]\\\\\\n                                        [-remove_cells cells] filename}\\n\\n# Copied from sta/verilog/Verilog.tcl because we don\\'t want sta::read_verilog\\n# that is in the same file.\\nproc write_verilog { args } {\\n  sta::parse_key_args \"write_verilog\" args keys {-remove_cells} \\\\\\n    flags {-sort -include_pwr_gnd}\\n\\n  set remove_cells {}\\n  if { [info exists keys(-remove_cells)] } {\\n    set remove_cells [sta::parse_cell_arg $keys(-remove_cells)]\\n  }\\n  set sort [info exists flags(-sort)]\\n  set include_pwr_gnd [info exists flags(-include_pwr_gnd)]\\n  sta::check_argc_eq1 \"write_verilog\" $args\\n  set filename [file nativename [lindex $args 0]]\\n  sta::write_verilog_cmd $filename $sort $include_pwr_gnd $remove_cells\\n}', metadata={'source': 'src/dbSta/src/dbReadVerilog.tcl', 'file_path': 'src/dbSta/src/dbReadVerilog.tcl', 'file_name': 'dbReadVerilog.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"dbSdcNetwork.hh\"\\n\\n#include \"sta/ParseBus.hh\"\\n#include \"sta/PatternMatch.hh\"\\n\\nnamespace sta {\\n\\nstatic string escapeDividers(const char* token, const Network* network);\\nstatic string escapeBrackets(const char* token, const Network* network);\\n\\ndbSdcNetwork::dbSdcNetwork(Network* network) : SdcNetwork(network)\\n{\\n}\\n\\n// Override SdcNetwork to NetworkNameAdapter.\\nInstance* dbSdcNetwork::findInstance(const char* path_name) const\\n{\\n  Instance* inst = network_->findInstance(path_name);\\n  if (inst == nullptr) {\\n    inst = network_->findInstance(escapeDividers(path_name, this).c_str());\\n  }\\n  if (inst == nullptr) {\\n    inst = network_->findInstance(escapeBrackets(path_name, this).c_str());\\n  }\\n  return inst;\\n}\\n\\nInstanceSeq dbSdcNetwork::findInstancesMatching(\\n    const Instance*,\\n    const PatternMatch* pattern) const\\n{\\n  InstanceSeq insts;\\n  if (pattern->hasWildcards()) {\\n    findInstancesMatching1(pattern, insts);\\n  } else {\\n    Instance* inst = findInstance(pattern->pattern());\\n    if (inst) {\\n      insts.push_back(inst);\\n    } else {\\n      // Look for a match with path dividers escaped.\\n      std::string escaped\\n          = escapeChars(pattern->pattern(), divider_, \\'\\\\0\\', escape_);\\n      inst = findInstance(escaped.c_str());\\n      if (inst) {\\n        insts.push_back(inst);\\n      } else {\\n        // Malo\\n        findInstancesMatching1(pattern, insts);\\n      }\\n    }\\n  }\\n\\n  return insts;\\n}\\n\\nvoid dbSdcNetwork::findInstancesMatching1(const PatternMatch* pattern,\\n                                          InstanceSeq& insts) const\\n{\\n  InstanceChildIterator* child_iter = childIterator(topInstance());\\n  while (child_iter->hasNext()) {\\n    Instance* child = child_iter->next();\\n    if (pattern->match(staToSdc(name(child)))) {\\n      insts.push_back(child);\\n    }\\n  }\\n  delete child_iter;\\n}', metadata={'source': 'src/dbSta/src/dbSdcNetwork.cc', 'file_path': 'src/dbSta/src/dbSdcNetwork.cc', 'file_name': 'dbSdcNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='NetSeq dbSdcNetwork::findNetsMatching(const Instance*,\\n                                      const PatternMatch* pattern) const\\n{\\n  NetSeq nets;\\n  if (pattern->hasWildcards()) {\\n    findNetsMatching1(pattern, nets);\\n  } else {\\n    Net* net = findNet(pattern->pattern());\\n    if (net) {\\n      nets.push_back(net);\\n    } else {\\n      // Look for a match with path dividers escaped.\\n      std::string escaped\\n          = escapeChars(pattern->pattern(), divider_, \\'\\\\0\\', escape_);\\n      net = findNet(escaped.c_str());\\n      if (net) {\\n        nets.push_back(net);\\n      } else {\\n        findNetsMatching1(pattern, nets);\\n      }\\n    }\\n  }\\n  return nets;\\n}\\n\\nvoid dbSdcNetwork::findNetsMatching1(const PatternMatch* pattern,\\n                                     NetSeq& nets) const\\n{\\n  NetIterator* net_iter = netIterator(topInstance());\\n  while (net_iter->hasNext()) {\\n    Net* net = net_iter->next();\\n    if (pattern->match(staToSdc(name(net)))) {\\n      nets.push_back(net);\\n    }\\n  }\\n  delete net_iter;\\n}\\n\\nPinSeq dbSdcNetwork::findPinsMatching(const Instance* instance,\\n                                      const PatternMatch* pattern) const\\n{\\n  PinSeq pins;\\n  if (stringEq(pattern->pattern(), \"*\")) {\\n    // Pattern of \\'*\\' matches all child instance pins.\\n    InstanceChildIterator* child_iter = childIterator(instance);\\n    while (child_iter->hasNext()) {\\n      Instance* child = child_iter->next();\\n      InstancePinIterator* pin_iter = pinIterator(child);\\n      while (pin_iter->hasNext()) {\\n        Pin* pin = pin_iter->next();\\n        pins.push_back(pin);\\n      }\\n      delete pin_iter;\\n    }\\n    delete child_iter;\\n  } else {\\n    char *inst_path, *port_name;\\n    pathNameLast(pattern->pattern(), inst_path, port_name);\\n    if (port_name) {\\n      PatternMatch inst_pattern(inst_path, pattern);\\n      InstanceSeq insts = findInstancesMatching(nullptr, &inst_pattern);\\n      PatternMatch port_pattern(port_name, pattern);\\n      for (auto inst : insts) {\\n        findMatchingPins(inst, &port_pattern, pins);\\n      }\\n    }\\n    stringDelete(inst_path);\\n    stringDelete(port_name);\\n  }\\n\\n  return pins;\\n}\\n\\nvoid dbSdcNetwork::findMatchingPins(const Instance* instance,\\n                                    const PatternMatch* port_pattern,\\n                                    PinSeq& pins) const\\n{\\n  if (instance != network_->topInstance()) {\\n    Cell* cell = network_->cell(instance);\\n    CellPortIterator* port_iter = network_->portIterator(cell);\\n    while (port_iter->hasNext()) {\\n      Port* port = port_iter->next();\\n      const char* port_name = network_->name(port);\\n      if (network_->hasMembers(port)) {\\n        bool bus_matches\\n            = port_pattern->match(port_name)\\n              || port_pattern->match(escapeDividers(port_name, network_));\\n        PortMemberIterator* member_iter = network_->memberIterator(port);\\n        while (member_iter->hasNext()) {\\n          Port* member_port = member_iter->next();\\n          Pin* pin = network_->findPin(instance, member_port);\\n          if (pin) {\\n            if (bus_matches) {\\n              pins.push_back(pin);\\n            } else {\\n              const char* member_name = network_->name(member_port);\\n              if (port_pattern->match(member_name)\\n                  || port_pattern->match(\\n                      escapeDividers(member_name, network_))) {\\n                pins.push_back(pin);\\n              }\\n            }\\n          }\\n        }\\n        delete member_iter;\\n      } else if (port_pattern->match(port_name)\\n                 || port_pattern->match(escapeDividers(port_name, network_))) {\\n        Pin* pin = network_->findPin(instance, port);\\n        if (pin) {\\n          pins.push_back(pin);\\n        }\\n      }\\n    }\\n    delete port_iter;\\n  }\\n}', metadata={'source': 'src/dbSta/src/dbSdcNetwork.cc', 'file_path': 'src/dbSta/src/dbSdcNetwork.cc', 'file_name': 'dbSdcNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content=\"Pin* dbSdcNetwork::findPin(const char* path_name) const\\n{\\n  char *inst_path, *port_name;\\n  pathNameLast(path_name, inst_path, port_name);\\n  Pin* pin = nullptr;\\n  if (inst_path) {\\n    Instance* inst = findInstance(inst_path);\\n    if (inst) {\\n      pin = findPin(inst, port_name);\\n    } else {\\n      pin = nullptr;\\n    }\\n  } else {\\n    pin = findPin(topInstance(), path_name);\\n  }\\n  stringDelete(inst_path);\\n  stringDelete(port_name);\\n  return pin;\\n}\\n\\nstatic string escapeDividers(const char* token, const Network* network)\\n{\\n  return escapeChars(\\n      token, network->pathDivider(), '\\\\0', network->pathEscape());\\n}\\n\\nstatic string escapeBrackets(const char* token, const Network* network)\\n{\\n  return escapeChars(token, '[', ']', network->pathEscape());\\n}\\n\\n}  // namespace sta\", metadata={'source': 'src/dbSta/src/dbSdcNetwork.cc', 'file_path': 'src/dbSta/src/dbSdcNetwork.cc', 'file_name': 'dbSdcNetwork.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include \"sta/SdcNetwork.hh\"\\n\\nnamespace sta {\\n\\nclass dbSdcNetwork : public SdcNetwork\\n{\\n public:\\n  explicit dbSdcNetwork(Network* network);\\n  Instance* findInstance(const char* path_name) const override;\\n  InstanceSeq findInstancesMatching(const Instance* contex,\\n                                    const PatternMatch* pattern) const override;\\n  NetSeq findNetsMatching(const Instance*,\\n                          const PatternMatch* pattern) const override;\\n  PinSeq findPinsMatching(const Instance* instance,\\n                          const PatternMatch* pattern) const override;\\n\\n protected:\\n  void findInstancesMatching1(const PatternMatch* pattern,\\n                              InstanceSeq& insts) const;\\n  void findNetsMatching1(const PatternMatch* pattern, NetSeq& nets) const;\\n  void findMatchingPins(const Instance* instance,\\n                        const PatternMatch* port_pattern,\\n                        PinSeq& pins) const;\\n  Pin* findPin(const char* path_name) const override;\\n  using SdcNetwork::findPin;\\n};\\n\\n}  // namespace sta', metadata={'source': 'src/dbSta/src/dbSdcNetwork.hh', 'file_path': 'src/dbSta/src/dbSdcNetwork.hh', 'file_name': 'dbSdcNetwork.hh', 'file_type': '.hh'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n// dbSta, OpenSTA on OpenDB\\n\\n// Network edit function flow\\n// tcl edit cmd -> dbNetwork -> db -> dbStaCbk -> Sta\\n// Edits from tcl, Sta api and db edits are all supported.\\n\\n#include \"db_sta/dbSta.hh\"\\n\\n#include <tcl.h>\\n\\n#include <algorithm>  // min\\n#include <mutex>\\n\\n#include \"AbstractPathRenderer.h\"\\n#include \"AbstractPowerDensityDataSource.h\"\\n#include \"dbSdcNetwork.hh\"\\n#include \"db_sta/MakeDbSta.hh\"\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"odb/db.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/Bfs.hh\"\\n#include \"sta/Clock.hh\"\\n#include \"sta/EquivCells.hh\"\\n#include \"sta/Graph.hh\"\\n#include \"sta/PathExpanded.hh\"\\n#include \"sta/PathRef.hh\"\\n#include \"sta/ReportTcl.hh\"\\n#include \"sta/Sdc.hh\"\\n#include \"sta/Search.hh\"\\n#include \"sta/StaMain.hh\"\\n#include \"utl/Logger.h\"\\n\\n////////////////////////////////////////////////////////////////\\n\\nnamespace sta {\\n\\nusing utl::Logger;\\nusing utl::STA;\\n\\nclass dbStaReport : public sta::ReportTcl\\n{\\n public:\\n  explicit dbStaReport(bool gui_is_on) : gui_is_on_(gui_is_on) {}\\n\\n  void setLogger(Logger* logger);\\n  void warn(int id, const char* fmt, ...) override\\n      __attribute__((format(printf, 3, 4)));\\n  void fileWarn(int id,\\n                const char* filename,\\n                int line,\\n                const char* fmt,\\n                ...) override __attribute__((format(printf, 5, 6)));\\n  void vfileWarn(int id,\\n                 const char* filename,\\n                 int line,\\n                 const char* fmt,\\n                 va_list args) override;\\n\\n  void error(int id, const char* fmt, ...) override\\n      __attribute__((format(printf, 3, 4)));\\n  void fileError(int id,\\n                 const char* filename,\\n                 int line,\\n                 const char* fmt,\\n                 ...) override __attribute__((format(printf, 5, 6)));\\n  void vfileError(int id,\\n                  const char* filename,\\n                  int line,\\n                  const char* fmt,\\n                  va_list args) override;\\n\\n  void critical(int id, const char* fmt, ...) override\\n      __attribute__((format(printf, 3, 4)));\\n  size_t printString(const char* buffer, size_t length) override;\\n\\n protected:\\n  void printLine(const char* line, size_t length) override;', metadata={'source': 'src/dbSta/src/dbSta.cc', 'file_path': 'src/dbSta/src/dbSta.cc', 'file_name': 'dbSta.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='protected:\\n  void printLine(const char* line, size_t length) override;\\n\\n  Logger* logger_;\\n\\n private:\\n  // text buffer for tcl puts output when in GUI mode.\\n  std::string tcl_buffer_;\\n  bool gui_is_on_;\\n};\\n\\nclass dbStaCbk : public dbBlockCallBackObj\\n{\\n public:\\n  dbStaCbk(dbSta* sta, Logger* logger);\\n  void setNetwork(dbNetwork* network);\\n  void inDbInstCreate(dbInst* inst) override;\\n  void inDbInstDestroy(dbInst* inst) override;\\n  void inDbInstSwapMasterBefore(dbInst* inst, dbMaster* master) override;\\n  void inDbInstSwapMasterAfter(dbInst* inst) override;\\n  void inDbNetDestroy(dbNet* net) override;\\n  void inDbITermPostConnect(dbITerm* iterm) override;\\n  void inDbITermPreDisconnect(dbITerm* iterm) override;\\n  void inDbITermDestroy(dbITerm* iterm) override;\\n  void inDbBTermPostConnect(dbBTerm* bterm) override;\\n  void inDbBTermPreDisconnect(dbBTerm* bterm) override;\\n  void inDbBTermCreate(dbBTerm*) override;\\n  void inDbBTermDestroy(dbBTerm* bterm) override;\\n  void inDbBTermSetIoType(dbBTerm* bterm, const dbIoType& io_type) override;\\n\\n private:\\n  dbSta* sta_;\\n  dbNetwork* network_ = nullptr;\\n  Logger* logger_;\\n};\\n\\ndbSta::~dbSta() = default;\\n\\nvoid dbSta::initVars(Tcl_Interp* tcl_interp,\\n                     odb::dbDatabase* db,\\n                     utl::Logger* logger)\\n{\\n  db_ = db;\\n  logger_ = logger;\\n  makeComponents();\\n  setTclInterp(tcl_interp);\\n  db_report_->setLogger(logger);\\n  db_network_->init(db, logger);\\n  db_cbk_ = new dbStaCbk(this, logger);\\n}\\n\\nvoid dbSta::setPathRenderer(std::unique_ptr<AbstractPathRenderer> path_renderer)\\n{\\n  path_renderer_ = std::move(path_renderer);\\n}\\n\\nvoid dbSta::setPowerDensityDataSource(\\n    std::unique_ptr<AbstractPowerDensityDataSource> power_density_data_source)\\n{\\n  power_density_data_source_ = std::move(power_density_data_source);\\n}\\n\\nstd::unique_ptr<dbSta> dbSta::makeBlockSta(odb::dbBlock* block)\\n{\\n  auto clone = std::make_unique<dbSta>();\\n  clone->makeComponents();\\n  clone->initVars(tclInterp(), db_, logger_);\\n  clone->getDbNetwork()->setBlock(block);\\n  clone->getDbNetwork()->setDefaultLibertyLibrary(\\n      network_->defaultLibertyLibrary());\\n  clone->copyUnits(units());\\n  return clone;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nvoid dbSta::makeReport()\\n{\\n  db_report_ = new dbStaReport(/*gui_is_on=*/path_renderer_ != nullptr);\\n  report_ = db_report_;\\n}\\n\\nvoid dbSta::makeNetwork()\\n{\\n  db_network_ = new class dbNetwork();\\n  network_ = db_network_;\\n}\\n\\nvoid dbSta::makeSdcNetwork()\\n{\\n  sdc_network_ = new dbSdcNetwork(network_);\\n}\\n\\nvoid dbSta::postReadLef(dbTech* tech, dbLib* library)\\n{\\n  if (library) {\\n    db_network_->readLefAfter(library);\\n  }\\n}\\n\\nvoid dbSta::postReadDef(dbBlock* block)\\n{\\n  if (!block->getParent()) {\\n    db_network_->readDefAfter(block);\\n    db_cbk_->addOwner(block);\\n    db_cbk_->setNetwork(db_network_);\\n  }\\n}\\n\\nvoid dbSta::postReadDb(dbDatabase* db)\\n{\\n  db_network_->readDbAfter(db);\\n  odb::dbChip* chip = db_->getChip();\\n  if (chip) {\\n    odb::dbBlock* block = chip->getBlock();\\n    if (block) {\\n      db_cbk_->addOwner(block);\\n      db_cbk_->setNetwork(db_network_);\\n    }\\n  }\\n}\\n\\nSlack dbSta::netSlack(const dbNet* db_net, const MinMax* min_max)\\n{\\n  const Net* net = db_network_->dbToSta(db_net);\\n  return netSlack(net, min_max);\\n}\\n\\nstd::set<dbNet*> dbSta::findClkNets()\\n{\\n  ensureClkNetwork();\\n  std::set<dbNet*> clk_nets;\\n  for (Clock* clk : sdc_->clks()) {\\n    const PinSet* clk_pins = pins(clk);\\n    if (clk_pins) {\\n      for (const Pin* pin : *clk_pins) {\\n        Net* net = network_->net(pin);\\n        if (net) {\\n          clk_nets.insert(db_network_->staToDb(net));\\n        }\\n      }\\n    }\\n  }\\n  return clk_nets;\\n}\\n\\nstd::set<dbNet*> dbSta::findClkNets(const Clock* clk)\\n{\\n  ensureClkNetwork();\\n  std::set<dbNet*> clk_nets;\\n  const PinSet* clk_pins = pins(clk);\\n  if (clk_pins) {\\n    for (const Pin* pin : *clk_pins) {\\n      Net* net = network_->net(pin);\\n      if (net) {\\n        clk_nets.insert(db_network_->staToDb(net));\\n      }\\n    }\\n  }\\n  return clk_nets;\\n}', metadata={'source': 'src/dbSta/src/dbSta.cc', 'file_path': 'src/dbSta/src/dbSta.cc', 'file_name': 'dbSta.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='////////////////////////////////////////////////////////////////\\n\\n// Network edit functions.\\n// These override the default sta functions that call sta before/after\\n// functions because the db calls them via callbacks.\\n\\nvoid dbSta::deleteInstance(Instance* inst)\\n{\\n  NetworkEdit* network = networkCmdEdit();\\n  network->deleteInstance(inst);\\n}\\n\\nvoid dbSta::replaceCell(Instance* inst, Cell* to_cell, LibertyCell* to_lib_cell)\\n{\\n  NetworkEdit* network = networkCmdEdit();\\n  LibertyCell* from_lib_cell = network->libertyCell(inst);\\n  if (sta::equivCells(from_lib_cell, to_lib_cell)) {\\n    replaceEquivCellBefore(inst, to_lib_cell);\\n    network->replaceCell(inst, to_cell);\\n    replaceEquivCellAfter(inst);\\n  } else {\\n    replaceCellBefore(inst, to_lib_cell);\\n    network->replaceCell(inst, to_cell);\\n    replaceCellAfter(inst);\\n  }\\n}\\n\\nvoid dbSta::deleteNet(Net* net)\\n{\\n  NetworkEdit* network = networkCmdEdit();\\n  network->deleteNet(net);\\n}\\n\\nvoid dbSta::connectPin(Instance* inst, Port* port, Net* net)\\n{\\n  NetworkEdit* network = networkCmdEdit();\\n  network->connect(inst, port, net);\\n}\\n\\nvoid dbSta::connectPin(Instance* inst, LibertyPort* port, Net* net)\\n{\\n  NetworkEdit* network = networkCmdEdit();\\n  network->connect(inst, port, net);\\n}\\n\\nvoid dbSta::disconnectPin(Pin* pin)\\n{\\n  NetworkEdit* network = networkCmdEdit();\\n  network->disconnectPin(pin);\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nvoid dbStaReport::setLogger(Logger* logger)\\n{\\n  logger_ = logger;\\n}\\n\\n// Line return \\\\n is implicit.\\nvoid dbStaReport::printLine(const char* line, size_t length)\\n{\\n  if (redirect_to_string_) {\\n    redirectStringPrint(line, length);\\n    redirectStringPrint(\"\\\\n\", 1);\\n    return;\\n  }\\n  if (redirect_stream_) {\\n    fwrite(line, sizeof(char), length, redirect_stream_);\\n    fwrite(\"\\\\n\", sizeof(char), 1, redirect_stream_);\\n    return;\\n  }\\n\\n  logger_->report(\"{}\", line);\\n}\\n\\n// Only used by encapsulated Tcl channels, ie puts and command prompt.\\nsize_t dbStaReport::printString(const char* buffer, size_t length)\\n{\\n  if (redirect_to_string_) {\\n    redirectStringPrint(buffer, length);\\n    return length;\\n  }\\n  if (redirect_stream_) {\\n    size_t ret = fwrite(buffer, sizeof(char), length, redirect_stream_);\\n    return std::min(ret, length);\\n  }\\n\\n  // prepend saved buffer\\n  string buf = tcl_buffer_ + string(buffer);\\n  tcl_buffer_.clear();  // clear buffer\\n\\n  if (buffer[length - 1] != \\'\\\\n\\') {\\n    // does not end with a newline, so might need to buffer the information\\n\\n    auto last_newline = buf.find_last_of(\\'\\\\n\\');\\n    if (last_newline == string::npos) {\\n      // no newlines found, so add entire buf to tcl_buffer_\\n      tcl_buffer_ = buf;\\n      buf.clear();\\n    } else {\\n      // save partial line to buffer\\n      tcl_buffer_ = buf.substr(last_newline + 1);\\n      buf = buf.substr(0, last_newline + 1);\\n    }\\n  }\\n\\n  if (!buf.empty()) {\\n    // Trim trailing \\\\r\\\\n.\\n    buf.erase(buf.find_last_not_of(\"\\\\r\\\\n\") + 1);\\n    logger_->report(\"{}\", buf.c_str());\\n  }\\n\\n  // if gui enabled, keep tcl_buffer_ until a newline appears\\n  // otherwise proceed to print directly to console\\n  if (!gui_is_on_) {\\n    // puts without a trailing \\\\n in the string.\\n    // Tcl command prompts get here.\\n    // puts \"xyz\" makes a separate call for the \\'\\\\n \\'.\\n    // This seems to be the only way to get the output.\\n    // It will not be logged.\\n    printConsole(tcl_buffer_.c_str(), tcl_buffer_.length());\\n    tcl_buffer_.clear();\\n  }\\n\\n  return length;\\n}\\n\\nvoid dbStaReport::warn(int id, const char* fmt, ...)\\n{\\n  va_list args;\\n  va_start(args, fmt);\\n  std::unique_lock<std::mutex> lock(buffer_lock_);\\n  printToBuffer(fmt, args);\\n  // Don\\'t give std::format a chance to interpret the message.\\n  logger_->warn(STA, id, \"{}\", buffer_);\\n  va_end(args);\\n}', metadata={'source': 'src/dbSta/src/dbSta.cc', 'file_path': 'src/dbSta/src/dbSta.cc', 'file_name': 'dbSta.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void dbStaReport::fileWarn(int id,\\n                           const char* filename,\\n                           int line,\\n                           const char* fmt,\\n                           ...)\\n{\\n  va_list args;\\n  va_start(args, fmt);\\n  std::unique_lock<std::mutex> lock(buffer_lock_);\\n  printToBuffer(\"%s line %d, \", filename, line);\\n  printToBufferAppend(fmt, args);\\n  // Don\\'t give std::format a chance to interpret the message.\\n  logger_->warn(STA, id, \"{}\", buffer_);\\n  va_end(args);\\n}\\n\\nvoid dbStaReport::vfileWarn(int id,\\n                            const char* filename,\\n                            int line,\\n                            const char* fmt,\\n                            va_list args)\\n{\\n  printToBuffer(\"%s line %d, \", filename, line);\\n  printToBufferAppend(fmt, args);\\n  // Don\\'t give std::format a chance to interpret the message.\\n  logger_->warn(STA, id, \"{}\", buffer_);\\n}\\n\\nvoid dbStaReport::error(int id, const char* fmt, ...)\\n{\\n  va_list args;\\n  va_start(args, fmt);\\n  std::unique_lock<std::mutex> lock(buffer_lock_);\\n  printToBuffer(fmt, args);\\n  // Don\\'t give std::format a chance to interpret the message.\\n  logger_->error(STA, id, buffer_);\\n  va_end(args);\\n}\\n\\nvoid dbStaReport::fileError(int id,\\n                            const char* filename,\\n                            int line,\\n                            const char* fmt,\\n                            ...)\\n{\\n  va_list args;\\n  va_start(args, fmt);\\n  std::unique_lock<std::mutex> lock(buffer_lock_);\\n  printToBuffer(\"%s line %d, \", filename, line);\\n  printToBufferAppend(fmt, args);\\n  // Don\\'t give std::format a chance to interpret the message.\\n  logger_->error(STA, id, \"{}\", buffer_);\\n  va_end(args);\\n}\\n\\nvoid dbStaReport::vfileError(int id,\\n                             const char* filename,\\n                             int line,\\n                             const char* fmt,\\n                             va_list args)\\n{\\n  printToBuffer(\"%s line %d, \", filename, line);\\n  printToBufferAppend(fmt, args);\\n  // Don\\'t give std::format a chance to interpret the message.\\n  logger_->error(STA, id, \"{}\", buffer_);\\n}\\n\\nvoid dbStaReport::critical(int id, const char* fmt, ...)\\n{\\n  va_list args;\\n  va_start(args, fmt);\\n  std::unique_lock<std::mutex> lock(buffer_lock_);\\n  printToBuffer(fmt, args);\\n  // Don\\'t give std::format a chance to interpret the message.\\n  logger_->critical(STA, id, \"{}\", buffer_);\\n  va_end(args);\\n}\\n\\n////////////////////////////////////////////////////////////////\\n//\\n// OpenDB callbacks to notify OpenSTA of network edits\\n//\\n////////////////////////////////////////////////////////////////\\n\\ndbStaCbk::dbStaCbk(dbSta* sta, Logger* logger) : sta_(sta), logger_(logger)\\n{\\n}\\n\\nvoid dbStaCbk::setNetwork(dbNetwork* network)\\n{\\n  network_ = network;\\n}\\n\\nvoid dbStaCbk::inDbInstCreate(dbInst* inst)\\n{\\n  sta_->makeInstanceAfter(network_->dbToSta(inst));\\n}\\n\\nvoid dbStaCbk::inDbInstDestroy(dbInst* inst)\\n{\\n  // This is called after the iterms have been destroyed\\n  // so it side-steps Sta::deleteInstanceAfter.\\n  sta_->deleteLeafInstanceBefore(network_->dbToSta(inst));\\n}\\n\\nvoid dbStaCbk::inDbInstSwapMasterBefore(dbInst* inst, dbMaster* master)\\n{\\n  LibertyCell* to_lib_cell = network_->libertyCell(network_->dbToSta(master));\\n  LibertyCell* from_lib_cell = network_->libertyCell(inst);\\n  Instance* sta_inst = network_->dbToSta(inst);\\n  if (sta::equivCells(from_lib_cell, to_lib_cell)) {\\n    sta_->replaceEquivCellBefore(sta_inst, to_lib_cell);\\n  } else {\\n    logger_->error(STA,\\n                   1000,\\n                   \"instance {} swap master {} is not equivalent\",\\n                   inst->getConstName(),\\n                   master->getConstName());\\n  }\\n}\\n\\nvoid dbStaCbk::inDbInstSwapMasterAfter(dbInst* inst)\\n{\\n  sta_->replaceEquivCellAfter(network_->dbToSta(inst));\\n}\\n\\nvoid dbStaCbk::inDbNetDestroy(dbNet* db_net)\\n{\\n  Net* net = network_->dbToSta(db_net);\\n  sta_->deleteNetBefore(net);\\n  network_->deleteNetBefore(net);\\n}', metadata={'source': 'src/dbSta/src/dbSta.cc', 'file_path': 'src/dbSta/src/dbSta.cc', 'file_name': 'dbSta.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void dbStaCbk::inDbNetDestroy(dbNet* db_net)\\n{\\n  Net* net = network_->dbToSta(db_net);\\n  sta_->deleteNetBefore(net);\\n  network_->deleteNetBefore(net);\\n}\\n\\nvoid dbStaCbk::inDbITermPostConnect(dbITerm* iterm)\\n{\\n  Pin* pin = network_->dbToSta(iterm);\\n  network_->connectPinAfter(pin);\\n  sta_->connectPinAfter(pin);\\n}\\n\\nvoid dbStaCbk::inDbITermPreDisconnect(dbITerm* iterm)\\n{\\n  Pin* pin = network_->dbToSta(iterm);\\n  sta_->disconnectPinBefore(pin);\\n  network_->disconnectPinBefore(pin);\\n}\\n\\nvoid dbStaCbk::inDbITermDestroy(dbITerm* iterm)\\n{\\n  sta_->deletePinBefore(network_->dbToSta(iterm));\\n}\\n\\nvoid dbStaCbk::inDbBTermPostConnect(dbBTerm* bterm)\\n{\\n  Pin* pin = network_->dbToSta(bterm);\\n  network_->connectPinAfter(pin);\\n  sta_->connectPinAfter(pin);\\n}\\n\\nvoid dbStaCbk::inDbBTermPreDisconnect(dbBTerm* bterm)\\n{\\n  Pin* pin = network_->dbToSta(bterm);\\n  sta_->disconnectPinBefore(pin);\\n  network_->disconnectPinBefore(pin);\\n}\\n\\nvoid dbStaCbk::inDbBTermCreate(dbBTerm* bterm)\\n{\\n  sta_->getDbNetwork()->makeTopPort(bterm);\\n  Pin* pin = network_->dbToSta(bterm);\\n  sta_->makePortPinAfter(pin);\\n}\\n\\nvoid dbStaCbk::inDbBTermDestroy(dbBTerm* bterm)\\n{\\n  sta_->disconnectPin(network_->dbToSta(bterm));\\n  // sta::NetworkEdit does not support port removal.\\n}\\n\\nvoid dbStaCbk::inDbBTermSetIoType(dbBTerm* bterm, const dbIoType& io_type)\\n{\\n  sta_->getDbNetwork()->setTopPortDirection(bterm, io_type);\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\n// Highlight path in the gui.\\nvoid dbSta::highlight(PathRef* path)\\n{\\n  path_renderer_->highlight(path);\\n}\\n\\n}  // namespace sta', metadata={'source': 'src/dbSta/src/dbSta.cc', 'file_path': 'src/dbSta/src/dbSta.cc', 'file_name': 'dbSta.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='%{\\n\\n#include \"odb/db.h\"\\n#include \"db_sta/dbSta.hh\"\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"db_sta/MakeDbSta.hh\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/VerilogWriter.hh\"\\n\\nnamespace ord {\\n// Defined in OpenRoad.i\\nOpenRoad *getOpenRoad();\\n}\\n\\nusing sta::Instance;\\n\\n%}\\n\\n%import \"odb.i\"\\n%include \"../../src/Exception.i\"\\n// OpenSTA swig files\\n%include \"tcl/StaTcl.i\"\\n%include \"tcl/NetworkEdit.i\"\\n%include \"sdf/Sdf.i\"\\n%include \"dcalc/DelayCalc.i\"\\n%include \"parasitics/Parasitics.i\"\\n%include \"power/Power.i\"\\n\\n%inline %{\\n\\nsta::Sta *\\nmake_block_sta(odb::dbBlock *block)\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  return openroad->getSta()->makeBlockSta(block).release();\\n}\\n\\n// For testing\\nvoid\\nfind_logic_constants()\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbSta *sta = openroad->getSta();\\n  sta->findLogicConstants();\\n}\\n\\nvoid\\nhighlight_path_cmd(PathRef *path)\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbSta *sta = openroad->getSta();\\n  sta->highlight(path);\\n}\\n\\nstd::vector<odb::dbNet*>\\nfind_all_clk_nets()\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbSta *sta = openroad->getSta();\\n  std::set<dbNet*> clk_nets = sta->findClkNets();\\n  std::vector<dbNet*> clk_nets1(clk_nets.begin(), clk_nets.end());\\n  return clk_nets1;\\n}\\n\\nstd::vector<odb::dbNet*>\\nfind_clk_nets(const Clock *clk)\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbSta *sta = openroad->getSta();\\n  std::set<dbNet*> clk_nets = sta->findClkNets(clk);\\n  std::vector<dbNet*> clk_nets1(clk_nets.begin(), clk_nets.end());\\n  return clk_nets1;\\n}\\n\\nodb::dbInst *\\nsta_to_db_inst(Instance *inst)\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbNetwork *db_network = openroad->getDbNetwork();\\n  dbInst *db_inst;\\n  dbModInst* mod_inst;\\n  db_network->staToDb(inst, db_inst, mod_inst);\\n  if (db_inst) {\\n    return db_inst;\\n  }\\n  return nullptr;\\n}\\n\\nodb::dbMTerm *\\nsta_to_db_mterm(LibertyPort *port)\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbNetwork *db_network = openroad->getDbNetwork();\\n  return db_network->staToDb(port);\\n}\\n\\nodb::dbBTerm *\\nsta_to_db_port(Port *port)\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbNetwork *db_network = openroad->getDbNetwork();\\n  Pin *pin = db_network->findPin(db_network->topInstance(), port);\\n  dbITerm *iterm;\\n  dbBTerm *bterm;\\n  db_network->staToDb(pin, iterm, bterm);\\n  return bterm;\\n}\\n\\nodb::dbITerm *\\nsta_to_db_pin(Pin *pin)\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbNetwork *db_network = openroad->getDbNetwork();\\n  dbITerm *iterm;\\n  dbBTerm *bterm;\\n  db_network->staToDb(pin, iterm, bterm);\\n  return iterm;\\n}\\n\\nodb::dbNet *\\nsta_to_db_net(Net *net)\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbNetwork *db_network = openroad->getDbNetwork();\\n  return db_network->staToDb(net);\\n}\\n\\nodb::dbMaster *\\nsta_to_db_master(LibertyCell *cell)\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbNetwork *db_network = openroad->getDbNetwork();\\n  return db_network->staToDb(cell);\\n}\\n\\nvoid\\ndb_network_defined()\\n{\\n  ord::OpenRoad *openroad = ord::getOpenRoad();\\n  sta::dbNetwork *db_network = openroad->getDbNetwork();\\n  odb::dbDatabase *db = openroad->getDb();\\n  odb::dbChip *chip = db->getChip();\\n  odb::dbBlock *block = chip->getBlock();\\n  db_network->readDefAfter(block);\\n}\\n\\n// Copied from sta/verilog/Verilog.i because we don\\'t want sta::read_verilog\\n// that is in the same file.\\nvoid\\nwrite_verilog_cmd(const char *filename,\\n\\t\\t  bool sort,\\n\\t\\t  bool include_pwr_gnd,\\n\\t\\t  CellSeq *remove_cells)\\n{\\n  // This does NOT want the SDC (cmd) network because it wants\\n  // to see the sta internal names.\\n  Sta *sta = Sta::sta();\\n  Network *network = sta->network();\\n  sta::writeVerilog(filename, sort, include_pwr_gnd, remove_cells, network);\\n  delete remove_cells;\\n}\\n\\n%} // inline', metadata={'source': 'src/dbSta/src/dbSta.i', 'file_path': 'src/dbSta/src/dbSta.i', 'file_name': 'dbSta.i', 'file_type': '.i'}),\n",
       " Document(page_content='############################################################################\\n##\\n## Copyright (c) 2019, The Regents of the University of California\\n## All rights reserved.\\n##\\n## BSD 3-Clause License\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n##\\n############################################################################\\n\\nnamespace eval sta {\\n\\ndefine_cmd_args \"highlight_path\" {[-min|-max] pin ^|r|rise|v|f|fall}\\n\\nproc highlight_path { args } {\\n  parse_key_args \"highlight_path\" args keys {} \\\\\\n    flags {-max -min} 0\\n\\n  if { [info exists flags(-min)] && [info exists flags(-max)] } {\\n    sta_error \"-min and -max cannot both be specified.\"\\n  } elseif [info exists flags(-min)] {\\n    set min_max \"min\"\\n  } elseif [info exists flags(-max)] {\\n    set min_max \"max\"\\n  } else {\\n    # Default to max path.\\n    set min_max \"max\"\\n  }\\n  if { [llength $args] == 0 } {\\n    highlight_path_cmd \"NULL\"\\n  } else {\\n    check_argc_eq2 \"highlight_path\" $args\\n\\n    set pin_arg [lindex $args 0]\\n    set tr [parse_rise_fall_arg [lindex $args 1]]\\n\\n    set pin [get_port_pin_error \"pin\" $pin_arg]\\n    if { [$pin is_hierarchical] } {\\n      sta_error \"pin \\'$pin_arg\\' is hierarchical.\"\\n    } else {\\n      foreach vertex [$pin vertices] {\\n        if { $vertex != \"NULL\" } {\\n          set worst_path [vertex_worst_arrival_path_rf $vertex $tr $min_max]\\n          if { $worst_path != \"NULL\" } {\\n            highlight_path_cmd $worst_path\\n            delete_path_ref $worst_path\\n          }\\n        }\\n      }\\n    }\\n  }\\n}\\n\\n# redefine sta::sta_warn/error to call utl::warn/error\\nproc sta_error { id msg } {\\n  utl::error STA $id $msg\\n}\\n\\nproc sta_warn { id msg } {\\n  utl::warn STA $id $msg\\n}\\n\\n# namespace\\n}', metadata={'source': 'src/dbSta/src/dbSta.tcl', 'file_path': 'src/dbSta/src/dbSta.tcl', 'file_name': 'dbSta.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='//////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#include \"heatMap.h\"\\n\\n#include \"db_sta/dbNetwork.hh\"\\n#include \"db_sta/dbSta.hh\"\\n#include \"sta/Corner.hh\"\\n\\nnamespace sta {\\n\\nPowerDensityDataSource::PowerDensityDataSource(sta::dbSta* sta,\\n                                               utl::Logger* logger)\\n    : gui::RealValueHeatMapDataSource(logger,\\n                                      \"W\",\\n                                      \"Power Density\",\\n                                      \"Power\",\\n                                      \"PowerDensity\"),\\n      sta_(sta)\\n{\\n  setIssueRedraw(false);  // disable during initial setup\\n  setLogScale(true);\\n  setIssueRedraw(true);\\n\\n  addMultipleChoiceSetting(\\n      \"Corner\",\\n      \"Corner:\",\\n      [this]() {\\n        std::vector<std::string> corners;\\n        for (auto* corner : *sta_->corners()) {\\n          corners.emplace_back(corner->name());\\n        }\\n        return corners;\\n      },\\n      [this]() -> std::string { return corner_; },\\n      [this](const std::string& value) { corner_ = value; });\\n  addBooleanSetting(\\n      \"Internal\",\\n      \"Internal power:\",\\n      [this]() { return include_internal_; },\\n      [this](bool value) { include_internal_ = value; });\\n  addBooleanSetting(\\n      \"Leakage\",\\n      \"Leakage power:\",\\n      [this]() { return include_leakage_; },\\n      [this](bool value) { include_leakage_ = value; });\\n  addBooleanSetting(\\n      \"Switching\",\\n      \"Switching power:\",\\n      [this]() { return include_switching_; },\\n      [this](bool value) { include_switching_ = value; });\\n\\n  registerHeatMap();\\n}\\n\\nbool PowerDensityDataSource::populateMap()\\n{\\n  if (getBlock() == nullptr || sta_ == nullptr) {\\n    return false;\\n  }\\n\\n  if (sta_->cmdNetwork() == nullptr) {\\n    return false;\\n  }\\n\\n  auto* network = sta_->getDbNetwork();\\n\\n  const bool include_all\\n      = include_internal_ && include_leakage_ && include_switching_;\\n  for (auto* inst : getBlock()->getInsts()) {\\n    if (!inst->getPlacementStatus().isPlaced()) {\\n      continue;\\n    }\\n\\n    sta::PowerResult power = sta_->power(network->dbToSta(inst), getCorner());', metadata={'source': 'src/dbSta/src/heatMap.cpp', 'file_path': 'src/dbSta/src/heatMap.cpp', 'file_name': 'heatMap.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='sta::PowerResult power = sta_->power(network->dbToSta(inst), getCorner());\\n\\n    float pwr = 0.0;\\n    if (include_all) {\\n      pwr = power.total();\\n    } else {\\n      if (include_internal_) {\\n        pwr += power.internal();\\n      }\\n      if (include_leakage_) {\\n        pwr += power.switching();\\n      }\\n      if (include_switching_) {\\n        pwr += power.leakage();\\n      }\\n    }\\n\\n    odb::Rect inst_box = inst->getBBox()->getBox();\\n\\n    addToMap(inst_box, pwr);\\n  }\\n\\n  return true;\\n}\\n\\nvoid PowerDensityDataSource::combineMapData(bool base_has_value,\\n                                            double& base,\\n                                            const double new_data,\\n                                            const double data_area,\\n                                            const double intersection_area,\\n                                            const double rect_area)\\n{\\n  base += (new_data / data_area) * intersection_area;\\n}\\n\\nsta::Corner* PowerDensityDataSource::getCorner() const\\n{\\n  auto* corner = sta_->findCorner(corner_.c_str());\\n  if (corner != nullptr) {\\n    return corner;\\n  }\\n\\n  auto corners = sta_->corners()->corners();\\n  if (!corners.empty()) {\\n    return corners[0];\\n  }\\n\\n  return nullptr;\\n}\\n\\n}  // namespace sta', metadata={'source': 'src/dbSta/src/heatMap.cpp', 'file_path': 'src/dbSta/src/heatMap.cpp', 'file_name': 'heatMap.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n#include \"AbstractPowerDensityDataSource.h\"\\n#include \"gui/heatMap.h\"\\n\\nnamespace sta {\\nclass dbSta;\\nclass Corner;\\n\\nclass PowerDensityDataSource : public gui::RealValueHeatMapDataSource,\\n                               public AbstractPowerDensityDataSource\\n{\\n public:\\n  PowerDensityDataSource(dbSta* sta, utl::Logger* logger);\\n\\n protected:\\n  bool populateMap() override;\\n  void combineMapData(bool base_has_value,\\n                      double& base,\\n                      double new_data,\\n                      double data_area,\\n                      double intersection_area,\\n                      double rect_area) override;\\n\\n private:\\n  sta::dbSta* sta_;\\n\\n  bool include_internal_ = true;\\n  bool include_leakage_ = true;\\n  bool include_switching_ = true;\\n\\n  std::string corner_;\\n\\n  sta::Corner* getCorner() const;\\n};\\n\\n}  // namespace sta', metadata={'source': 'src/dbSta/src/heatMap.h', 'file_path': 'src/dbSta/src/heatMap.h', 'file_name': 'heatMap.h', 'file_type': '.h'}),\n",
       " Document(page_content='# block sta using design libraries\\nsource \"helpers.tcl\"\\nread_lef example1.lef\\nread_def example1.def\\nread_liberty example1_typ.lib\\n\\nset_input_delay 0 in1\\ncreate_clock -period 10 {clk1 clk2 clk3}\\nreport_checks\\n\\n################################################################\\n# make block sta\\n# libraries are shared with original sta\\n\\nset sta [ord::get_sta]\\nset db [ord::get_db]\\nset block [[$db getChip] getBlock]\\n# make block inside design block\\nset block2 [odb::dbBlock_create $block \"block2\"]\\n\\n# make chain of 2 buffers\\nset buf_master [$db findMaster \"BUF_X1\"]\\nset b1 [odb::dbInst_create $block2 $buf_master \"b1\" NULL]\\nset b2 [odb::dbInst_create $block2 $buf_master \"b2\" NULL]\\n\\nset in1_net [odb::dbNet_create $block2 \"in1\"]\\nset in1_bterm [odb::dbBTerm_create $in1_net \"in1\"]\\n\\nset b1_A [$b1 findITerm \"A\"]\\nodb::dbITerm_connect $b1_A $in1_net\\n\\nset n1 [odb::dbNet_create $block2 \"n1\"]\\nset b1_Z [$b1 findITerm \"Z\"]\\nset b2_A [$b2 findITerm \"A\"]\\nodb::dbITerm_connect $b1_Z $n1\\nodb::dbITerm_connect $b2_A $n1\\n\\nset out1_net [odb::dbNet_create $block2 \"out1\"]\\nset out1_bterm [odb::dbBTerm_create $out1_net \"out1\"]\\n$out1_bterm setIoType \"OUTPUT\"\\nset b2_Z [$b2 findITerm \"Z\"]\\nodb::dbITerm_connect $b2_Z $out1_net\\n\\nset sta2 [sta::make_block_sta $block2]\\n# switch sta used by commands\\nord::set_cmd_sta $sta2\\n\\n# pi elmore wire model between buffers\\nsta::set_pi_model b1/Z .1 100 .1\\nsta::set_elmore b1/Z b2/A .2\\n\\n# various delay reports\\nset sta_report_default_digits 4\\nreport_arrival out1\\nreport_edges -from b1/A\\nreport_edges -from b1/Z\\nreport_dcalc -from b1/A\\n\\n################################################################\\n# switch back to design sta\\n\\nord::set_cmd_sta $sta\\nreport_checks', metadata={'source': 'src/dbSta/test/block_sta1.tcl', 'file_path': 'src/dbSta/test/block_sta1.tcl', 'file_name': 'block_sta1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# constant propgation thru registers\\nsource \"helpers.tcl\"\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\nread_verilog constant1.v\\nlink_design top\\nsta::find_logic_constants\\nreport_constant r1\\nreport_constant r2', metadata={'source': 'src/dbSta/test/constant1.tcl', 'file_path': 'src/dbSta/test/constant1.tcl', 'file_name': 'constant1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# findClkNets from input port thru pad\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_lef pad.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_liberty pad.lib\\nread_def find_clks1.def\\n\\ncreate_clock -name clk -period 10 clk1\\n\\nforeach net [sta::find_all_clk_nets] {\\n  puts [$net getName]\\n}', metadata={'source': 'src/dbSta/test/find_clks1.tcl', 'file_path': 'src/dbSta/test/find_clks1.tcl', 'file_name': 'find_clks1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# findClkNets(clock)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def find_clks2.def\\n\\ncreate_clock -period 10 clk1\\ncreate_clock -period 10 clk2\\ncreate_clock -period 10 clk3\\n\\nforeach net [sta::find_clk_nets [get_clock clk3]] {\\n  puts [$net getName]\\n}', metadata={'source': 'src/dbSta/test/find_clks2.tcl', 'file_path': 'src/dbSta/test/find_clks2.tcl', 'file_name': 'find_clks2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/dbSta/test/helpers.tcl', 'file_path': 'src/dbSta/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/dbSta/test/helpers.tcl', 'file_path': 'src/dbSta/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# make_port succeeds\\nsource \"helpers.tcl\"\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\nread_verilog make_port.v\\nlink_design testcase\\n\\nmake_port dummy_port input\\n\\nset v_file [make_result_file \"make_port.v\"]\\nwrite_verilog $v_file\\ndiff_files $v_file \"make_port.vok\"', metadata={'source': 'src/dbSta/test/make_port.tcl', 'file_path': 'src/dbSta/test/make_port.tcl', 'file_name': 'make_port.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# connect/disconnect pin/port\\nsource \"helpers.tcl\"\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef Nangate45/Nangate45.lef\\nread_def reg3.def\\n\\ndisconnect_pin in1 r1/D\\ndisconnect_pin in1 [get_ports in1]\\nreport_net -connections in1\\n\\nset def_file [make_result_file \"network_edit1.def\"]\\nwrite_def $def_file\\ndiff_files $def_file \"network_edit1.defok\"\\n\\nodb::dbChip_destroy [odb::dbDatabase_getChip [ord::get_db]]\\nread_def $def_file\\n\\nconnect_pin in1 r1/D\\nconnect_pin in1 [get_ports in1]\\nreport_net -connections in1', metadata={'source': 'src/dbSta/test/network_edit1.tcl', 'file_path': 'src/dbSta/test/network_edit1.tcl', 'file_name': 'network_edit1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# power for reg with sequential internal pins\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_verilog power1.v\\nlink_design top\\ncreate_clock -name clk -period 10 {clk1 clk2 clk3}\\nset_input_delay -clock clk 0 {in1 in2}\\n\\nset_power_activity -input -activity .1\\nreport_power -instance r1\\nputs [get_property [get_pins r1/Q] activity]', metadata={'source': 'src/dbSta/test/power1.tcl', 'file_path': 'src/dbSta/test/power1.tcl', 'file_name': 'power1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# read_liberty port check\\nsource \"helpers.tcl\"\\nread_lef read_liberty1.lef\\nread_liberty read_liberty1.lib', metadata={'source': 'src/dbSta/test/read_liberty1.tcl', 'file_path': 'src/dbSta/test/read_liberty1.tcl', 'file_name': 'read_liberty1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# reg1\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_liberty liberty1.lib\\nread_verilog reg1.v\\nlink_design top\\n\\nset def_file [make_result_file read_verilog1.def]\\nwrite_def $def_file\\ndiff_files $def_file read_verilog1.defok', metadata={'source': 'src/dbSta/test/read_verilog1.tcl', 'file_path': 'src/dbSta/test/read_verilog1.tcl', 'file_name': 'read_verilog1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# \\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_liberty liberty1.lib\\nread_verilog hier1.v\\nlink_design top\\n\\nset block [ord::get_db_block]\\nset top [$block getTopModule]\\nputs [$top getName]\\nforeach i [$top getChildren] {\\n    set master [$i getMaster]\\n    puts \"[$i getName] [$master getName]\"\\n    foreach ii [$master getInsts] {\\n        puts \"[$ii getName] [[$ii getMaster] getName]\"\\n    }\\n}', metadata={'source': 'src/dbSta/test/read_verilog10.tcl', 'file_path': 'src/dbSta/test/read_verilog10.tcl', 'file_name': 'read_verilog10.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# hieararchical verilog\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_liberty liberty1.lib\\nread_verilog hier1.v\\nlink_design top\\n\\nreport_object_names [get_cells b1/r1]\\nreport_object_names [get_nets b1out]\\nreport_instance -connections b1/r1\\nreport_net -hier_pins -connections -verbose b1out\\nreport_net -hier_pins -connections -verbose b1/u1out\\nreport_net -hier_pins -connections -verbose b1/r1q\\nreport_net -hier_pins -connections -verbose b2/r1q\\n\\nset def_file [make_result_file read_verilog2.def]\\nwrite_def $def_file\\ndiff_files $def_file read_verilog2.defok', metadata={'source': 'src/dbSta/test/read_verilog2.tcl', 'file_path': 'src/dbSta/test/read_verilog2.tcl', 'file_name': 'read_verilog2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# read_verilog 16b bus with lef/liberty\\nsource \"helpers.tcl\"\\nread_lef bus1.lef\\nread_liberty bus1.lib\\nread_verilog bus1.v\\nlink_design top\\nreport_instance -connections bus1', metadata={'source': 'src/dbSta/test/read_verilog3.tcl', 'file_path': 'src/dbSta/test/read_verilog3.tcl', 'file_name': 'read_verilog3.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# read_verilog link error\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_liberty liberty1.lib\\nread_verilog read_verilog4.v\\nlink_design top\\n\\nset def_file [make_result_file read_verilog4.def]\\nwrite_def $def_file\\ndiff_files $def_file read_verilog4.defok', metadata={'source': 'src/dbSta/test/read_verilog4.tcl', 'file_path': 'src/dbSta/test/read_verilog4.tcl', 'file_name': 'read_verilog4.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# input tri port\\nsource \"helpers.tcl\"\\nread_liberty bidir1.lib\\nread_lef bidir1.lef\\nread_verilog read_verilog5.v\\nlink_design top\\n\\nset def_file [make_result_file read_verilog5.def]\\nwrite_def $def_file\\ndiff_files $def_file read_verilog5.defok', metadata={'source': 'src/dbSta/test/read_verilog5.tcl', 'file_path': 'src/dbSta/test/read_verilog5.tcl', 'file_name': 'read_verilog5.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# read_verilog missing liberty cell, missing lef and liberty cell\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\n# BUF_X10\\nread_lef read_verilog6.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\n# uses BUF_X10 (no liberty) and AND2_X10 (no lef or liberty)\\nread_verilog read_verilog6.v\\nlink_design top', metadata={'source': 'src/dbSta/test/read_verilog6.tcl', 'file_path': 'src/dbSta/test/read_verilog6.tcl', 'file_name': 'read_verilog6.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# verilog constants 1\\'b0/1\\'b1\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_verilog read_verilog7.v\\nlink_design top\\n\\nreport_constant u1/A2\\n\\nset def_file [make_result_file read_verilog7.def]\\nwrite_def $def_file\\ndiff_files $def_file read_verilog7.defok', metadata={'source': 'src/dbSta/test/read_verilog7.tcl', 'file_path': 'src/dbSta/test/read_verilog7.tcl', 'file_name': 'read_verilog7.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# port assigned to net (port with alias)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_verilog read_verilog8.v\\nlink_design top\\n\\nset def_file [make_result_file read_verilog8.def]\\nwrite_def $def_file\\ndiff_files $def_file read_verilog8.defok', metadata={'source': 'src/dbSta/test/read_verilog8.tcl', 'file_path': 'src/dbSta/test/read_verilog8.tcl', 'file_name': 'read_verilog8.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# read_verilog/link/repeat twit proofing\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_liberty liberty1.lib\\nread_verilog reg1.v\\nlink_design top\\n\\nread_lef liberty1.lef\\nread_liberty liberty1.lib\\nread_verilog reg1.v\\nlink_design top', metadata={'source': 'src/dbSta/test/read_verilog9.tcl', 'file_path': 'src/dbSta/test/read_verilog9.tcl', 'file_name': 'read_verilog9.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='record_tests {\\n  constant1\\n  make_port\\n  network_edit1\\n  sdc_names1\\n  sdc_names2\\n  sdc_get1\\n  sta1\\n  sta2\\n  sta3\\n  sta4\\n  sta5\\n  block_sta1\\n  find_clks1\\n  find_clks2\\n  report_json1\\n  power1\\n\\n  read_liberty1\\n\\n  read_verilog1\\n  read_verilog2\\n  read_verilog3\\n  read_verilog4\\n  read_verilog5\\n  read_verilog6\\n  read_verilog7\\n  read_verilog8\\n  read_verilog9\\n  read_verilog10\\n\\n  write_verilog1\\n  write_verilog2\\n  write_verilog3\\n  write_verilog4\\n  write_verilog5\\n  write_verilog6\\n  write_verilog7\\n  write_verilog8\\n\\n  write_sdc1\\n}', metadata={'source': 'src/dbSta/test/regression_tests.tcl', 'file_path': 'src/dbSta/test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# report_path -format json\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def reg6.def\\n\\ncreate_clock -name clk -period 10 clk\\nset_input_delay -clock clk 0 in1\\nset_output_delay -clock clk 0 out\\nfind_timing\\nreport_path -format json r3/D r', metadata={'source': 'src/dbSta/test/report_json1.tcl', 'file_path': 'src/dbSta/test/report_json1.tcl', 'file_name': 'report_json1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# sdc get_*\\nsource \"helpers.tcl\"\\nread_lef example1.lef\\nread_def example1.def\\nread_liberty example1_slow.lib\\nreport_object_names [get_ports -of_objects [get_nets clk1]]\\nreport_object_full_names [get_pins -of_objects [get_nets clk1]]', metadata={'source': 'src/dbSta/test/sdc_get1.tcl', 'file_path': 'src/dbSta/test/sdc_get1.tcl', 'file_name': 'sdc_get1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# hierarchical names\\nread_lef liberty1.lef\\nread_def hier1.def\\n\\nreport_object_full_names [get_cells b1/r1]\\nreport_object_full_names [get_cells b1/*]', metadata={'source': 'src/dbSta/test/sdc_names1.tcl', 'file_path': 'src/dbSta/test/sdc_names1.tcl', 'file_name': 'sdc_names1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# get_cells/pins with brackets\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_liberty liberty1.lib\\nread_def sdc_names2.def\\n\\nreport_object_full_names [get_cells foo[0].bar[2].baz]\\nreport_object_full_names [get_pins foo[0].bar[2].baz/A]\\nreport_edges -to foo[0].bar[2].baz/Z', metadata={'source': 'src/dbSta/test/sdc_names2.tcl', 'file_path': 'src/dbSta/test/sdc_names2.tcl', 'file_name': 'sdc_names2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# lef/def reg1\\nsource \"helpers.tcl\"\\nread_lef example1.lef\\nread_def example1.def\\nread_liberty example1_slow.lib\\n\\ncreate_clock -name clk -period 10 {clk1 clk2 clk3}\\nset_input_delay -clock clk 0 {in1 in2}\\nset_output_delay -clock clk 0 out\\nreport_checks', metadata={'source': 'src/dbSta/test/sta1.tcl', 'file_path': 'src/dbSta/test/sta1.tcl', 'file_name': 'sta1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# read_verilog, sdf\\nsource \"helpers.tcl\"\\nread_liberty example1_slow.lib\\nread_lef example1.lef\\nread_verilog example1.v\\nlink_design top\\n\\nread_sdf example1.sdf\\ncreate_clock -name clk -period 10 {clk1 clk2 clk3}\\nset_input_delay -clock clk 0 {in1 in2}\\nreport_checks', metadata={'source': 'src/dbSta/test/sta2.tcl', 'file_path': 'src/dbSta/test/sta2.tcl', 'file_name': 'sta2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# min/max delay calc\\nsource \"helpers.tcl\"\\nread_lef example1.lef\\nread_liberty -min example1_fast.lib\\nread_liberty -max example1_slow.lib\\nread_def example1.def\\n\\ncreate_clock -name clk -period 10 {clk1 clk2 clk3}\\nset_input_delay -clock clk 0 {in1 in2}\\nset_output_delay -clock clk 0 out\\nreport_checks -path_delay min_max', metadata={'source': 'src/dbSta/test/sta3.tcl', 'file_path': 'src/dbSta/test/sta3.tcl', 'file_name': 'sta3.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# delay calc example with parasitics\\nsource \"helpers.tcl\"\\nread_lef example1.lef\\nread_liberty example1_slow.lib\\nread_def example1.def\\n\\nread_spef example1.dspef\\ncreate_clock -name clk -period 10 {clk1 clk2 clk3}\\nset_input_delay -clock clk 0 {in1 in2}\\nset_output_delay -clock clk 0 out\\nreport_checks', metadata={'source': 'src/dbSta/test/sta4.tcl', 'file_path': 'src/dbSta/test/sta4.tcl', 'file_name': 'sta4.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# 3 corners with +/- 10% derating example\\nsource \"helpers.tcl\"\\ndefine_corners ss tt ff\\nread_liberty -corner ss example1_slow.lib\\nread_liberty -corner tt example1_typ.lib\\nread_liberty -corner ff example1_fast.lib\\nread_lef example1.lef\\nread_def example1.def\\n\\nset_timing_derate -early 0.9\\nset_timing_derate -late  1.1\\ncreate_clock -name clk -period 10 {clk1 clk2 clk3}\\nset_input_delay -clock clk 0 {in1 in2}\\n# report all corners\\nreport_checks -path_delay min_max\\n# report typical corner\\nreport_checks -corner tt', metadata={'source': 'src/dbSta/test/sta5.tcl', 'file_path': 'src/dbSta/test/sta5.tcl', 'file_name': 'sta5.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# write_sdc\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_liberty liberty1.lib\\nread_verilog hier1.v\\nlink_design top\\nread_sdc hier1.sdc\\nset sdc_file [make_result_file write_sdc1.sdc]\\nwrite_sdc -no_timestamp $sdc_file\\nreport_file $sdc_file', metadata={'source': 'src/dbSta/test/write_sdc1.tcl', 'file_path': 'src/dbSta/test/write_sdc1.tcl', 'file_name': 'write_sdc1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# write_verilog reg1\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_def reg1.def\\n\\nset verilog_file [make_result_file write_verilog1.v]\\nwrite_verilog  $verilog_file\\nreport_file $verilog_file', metadata={'source': 'src/dbSta/test/write_verilog1.tcl', 'file_path': 'src/dbSta/test/write_verilog1.tcl', 'file_name': 'write_verilog1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# write_verilog reg1 with bus ports\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_def reg4.def\\n\\nset verilog_file [make_result_file write_verilog2.v]\\nwrite_verilog $verilog_file\\nreport_file $verilog_file', metadata={'source': 'src/dbSta/test/write_verilog2.tcl', 'file_path': 'src/dbSta/test/write_verilog2.tcl', 'file_name': 'write_verilog2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# write_verilog from lef macro bus pins\\nsource \"helpers.tcl\"\\nread_lef -tech liberty1.lef\\nread_lef bus1.lef\\nread_def bus1.def\\nread_liberty bus1.lib\\n\\nset verilog_file [make_result_file write_verilog3.v]\\nwrite_verilog $verilog_file\\nreport_file $verilog_file', metadata={'source': 'src/dbSta/test/write_verilog3.tcl', 'file_path': 'src/dbSta/test/write_verilog3.tcl', 'file_name': 'write_verilog3.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# write_verilog DEF equiv to verilog quoted bus port bus input [1:0] \\\\in[0] ;\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_def write_verilog4.def\\n\\nset verilog_file [make_result_file write_verilog4.v]\\nwrite_verilog  $verilog_file\\nreport_file $verilog_file', metadata={'source': 'src/dbSta/test/write_verilog4.tcl', 'file_path': 'src/dbSta/test/write_verilog4.tcl', 'file_name': 'write_verilog4.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# write_verilog ignore vdd/vss def pins\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def write_verilog5.def\\n\\nset verilog_file [make_result_file write_verilog5.v]\\nwrite_verilog -sort $verilog_file\\nreport_file $verilog_file', metadata={'source': 'src/dbSta/test/write_verilog5.tcl', 'file_path': 'src/dbSta/test/write_verilog5.tcl', 'file_name': 'write_verilog5.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# write_verilog -include_pwr_gnd\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def write_verilog5.def\\n\\nset verilog_file [make_result_file write_verilog6.v]\\nwrite_verilog -sort -include_pwr_gnd $verilog_file\\nreport_file $verilog_file', metadata={'source': 'src/dbSta/test/write_verilog6.tcl', 'file_path': 'src/dbSta/test/write_verilog6.tcl', 'file_name': 'write_verilog6.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# write_verilog -remove_cells\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def write_verilog7.def\\n\\nset verilog_file [make_result_file write_verilog7.v]\\nwrite_verilog -remove_cells FILL* $verilog_file\\nreport_file $verilog_file', metadata={'source': 'src/dbSta/test/write_verilog7.tcl', 'file_path': 'src/dbSta/test/write_verilog7.tcl', 'file_name': 'write_verilog7.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# write_verilog bus ports reversed bit order\\nsource \"helpers.tcl\"\\nread_lef liberty1.lef\\nread_liberty liberty1.lib\\nread_verilog reg5.v\\nlink_design reg5\\n\\nset verilog_file [make_result_file write_verilog8.v]\\nwrite_verilog $verilog_file\\nreport_file $verilog_file', metadata={'source': 'src/dbSta/test/write_verilog8.tcl', 'file_path': 'src/dbSta/test/write_verilog8.tcl', 'file_name': 'write_verilog8.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2023, Google LLC\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#include \"dft/Dft.hh\"\\n\\n#include <iostream>\\n\\n#include \"ClockDomain.hh\"\\n#include \"DftConfig.hh\"\\n#include \"ScanArchitect.hh\"\\n#include \"ScanCell.hh\"\\n#include \"ScanCellFactory.hh\"\\n#include \"ScanReplace.hh\"\\n#include \"ScanStitch.hh\"\\n#include \"odb/db.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace dft {\\n\\nDft::Dft() : dft_config_(std::make_unique<DftConfig>())\\n{\\n}\\n\\nvoid Dft::init(odb::dbDatabase* db, sta::dbSta* sta, utl::Logger* logger)\\n{\\n  db_ = db;\\n  logger_ = logger;\\n  sta_ = sta;\\n\\n  // Just to be sure if we are called twice\\n  reset();\\n}\\n\\nvoid Dft::reset()\\n{\\n  scan_replace_.reset();\\n  need_to_run_pre_dft_ = true;\\n}\\n\\nvoid Dft::pre_dft()\\n{\\n  scan_replace_ = std::make_unique<ScanReplace>(db_, sta_, logger_);\\n  scan_replace_->collectScanCellAvailable();\\n\\n  // This should always be at the end\\n  need_to_run_pre_dft_ = false;\\n}\\n\\nvoid Dft::preview_dft(bool verbose)\\n{\\n  if (need_to_run_pre_dft_) {\\n    pre_dft();\\n  }\\n  // preview_dft should not modify the original design, we do this with a fork.\\n  // All design modifications are in the child, we collect the results of the\\n  // Scan Architect from the parent and we let the child to exit.\\n\\n  std::vector<std::unique_ptr<ScanChain>> scan_chains = replaceAndArchitect();\\n\\n  logger_->report(\"***************************\");\\n  logger_->report(\"Preview DFT Report\");\\n  logger_->report(\"Number of chains: {:d}\", scan_chains.size());\\n  logger_->report(\"Clock domain: {:s}\",\\n                  ScanArchitectConfig::ClockMixingName(\\n                      dft_config_->getScanArchitectConfig().getClockMixing()));\\n  logger_->report(\"***************************\\\\n\");\\n  for (const auto& scan_chain : scan_chains) {\\n    scan_chain->report(logger_, verbose);\\n  }\\n  logger_->report(\"\");\\n\\n  // Go to original state because preview_dft should not modify anything\\n  scan_replace_->rollbackScanReplace();\\n}\\n\\nvoid Dft::insert_dft()\\n{\\n  if (need_to_run_pre_dft_) {\\n    pre_dft();\\n  }\\n\\n  std::vector<std::unique_ptr<ScanChain>> scan_chains = replaceAndArchitect();\\n\\n  ScanStitch stitch(db_);\\n  stitch.Stitch(scan_chains);\\n}\\n\\nDftConfig* Dft::getMutableDftConfig()\\n{\\n  return dft_config_.get();\\n}\\n\\nconst DftConfig& Dft::getDftConfig() const\\n{\\n  return *dft_config_;\\n}\\n\\nvoid Dft::reportDftConfig() const\\n{\\n  logger_->report(\"DFT Config:\");\\n  dft_config_->report(logger_);\\n}', metadata={'source': 'src/dft/src/Dft.cpp', 'file_path': 'src/dft/src/Dft.cpp', 'file_name': 'Dft.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='const DftConfig& Dft::getDftConfig() const\\n{\\n  return *dft_config_;\\n}\\n\\nvoid Dft::reportDftConfig() const\\n{\\n  logger_->report(\"DFT Config:\");\\n  dft_config_->report(logger_);\\n}\\n\\nstd::vector<std::unique_ptr<ScanChain>> Dft::replaceAndArchitect()\\n{\\n  // Scan replace\\n  scan_replace_->scanReplace();\\n  std::vector<std::unique_ptr<ScanCell>> scan_cells\\n      = CollectScanCells(db_, sta_, logger_);\\n\\n  // Scan Architect\\n  std::unique_ptr<ScanCellsBucket> scan_cells_bucket\\n      = std::make_unique<ScanCellsBucket>(logger_);\\n  scan_cells_bucket->init(dft_config_->getScanArchitectConfig(), scan_cells);\\n\\n  std::unique_ptr<ScanArchitect> scan_architect\\n      = ScanArchitect::ConstructScanScanArchitect(\\n          dft_config_->getScanArchitectConfig(), std::move(scan_cells_bucket));\\n  scan_architect->init();\\n  scan_architect->architect();\\n\\n  return scan_architect->getScanChains();\\n}\\n\\n}  // namespace dft', metadata={'source': 'src/dft/src/Dft.cpp', 'file_path': 'src/dft/src/Dft.cpp', 'file_name': 'Dft.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2023, Google LLC\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#include \"dft/MakeDft.hh\"\\n\\n#include \"DftConfig.hh\"\\n#include \"ScanReplace.hh\"\\n#include \"dft/Dft.hh\"\\n#include \"ord/OpenRoad.hh\"\\n\\nnamespace sta {\\nextern const char* dft_tcl_inits[];\\nextern void evalTclInit(Tcl_Interp*, const char*[]);\\n}  // namespace sta\\n\\nnamespace dft {\\n\\nextern \"C\" {\\nextern int Dft_Init(Tcl_Interp* interp);\\n}\\n\\ndft::Dft* makeDft()\\n{\\n  return new dft::Dft();\\n}\\n\\nvoid initDft(ord::OpenRoad* openroad)\\n{\\n  Tcl_Interp* interp = openroad->tclInterp();\\n  Dft_Init(interp);\\n  sta::evalTclInit(interp, sta::dft_tcl_inits);\\n  openroad->getDft()->init(\\n      openroad->getDb(), openroad->getSta(), openroad->getLogger());\\n}\\n\\nvoid deleteDft(dft::Dft* dft)\\n{\\n  delete dft;\\n}\\n\\n}  // namespace dft', metadata={'source': 'src/dft/src/MakeDft.cpp', 'file_path': 'src/dft/src/MakeDft.cpp', 'file_name': 'MakeDft.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2023, Google LLC\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n%module dft\\n\\n%{\\n\\n#include \"dft/Dft.hh\"\\n#include \"DftConfig.hh\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"ScanArchitect.hh\"\\n\\ndft::Dft * getDft()\\n{\\n  return ord::OpenRoad::openRoad()->getDft();\\n}\\n\\nutl::Logger* getLogger()\\n{\\n  return ord::OpenRoad::openRoad()->getLogger();\\n}\\n\\n%}\\n\\n%inline\\n%{\\n\\nvoid preview_dft(bool verbose)\\n{\\n  getDft()->preview_dft(verbose);\\n}\\n\\nvoid insert_dft()\\n{\\n  getDft()->insert_dft();\\n}\\n\\nvoid set_dft_config_max_length(int max_length)\\n{\\n  getDft()->getMutableDftConfig()->getMutableScanArchitectConfig()->setMaxLength(max_length);\\n}\\n\\nvoid set_dft_config_clock_mixing(const char* clock_mixing_ptr)\\n{\\n  std::string_view clock_mixing(clock_mixing_ptr);\\n  if (clock_mixing == \"no_mix\") {\\n    getDft()->getMutableDftConfig()->getMutableScanArchitectConfig()->setClockMixing(dft::ScanArchitectConfig::ClockMixing::NoMix);\\n  } else if (clock_mixing == \"clock_mix\") {\\n    getDft()->getMutableDftConfig()->getMutableScanArchitectConfig()->setClockMixing(dft::ScanArchitectConfig::ClockMixing::ClockMix);\\n  } else {\\n    getLogger()->error(utl::DFT, 6, \"Requested clock mixing config not valid\");\\n  }\\n}\\n\\nvoid report_dft_config() {\\n  getDft()->reportDftConfig();\\n}\\n\\n%}  // inline', metadata={'source': 'src/dft/src/dft.i', 'file_path': 'src/dft/src/dft.i', 'file_name': 'dft.i', 'file_type': '.i'}),\n",
       " Document(page_content='# BSD 3-Clause License\\n#\\n# Copyright (c) 2023, Google LLC\\n# All rights reserved.\\n#\\n# Redistribution and use in source and binary forms, with or without\\n# modification, are permitted provided that the following conditions are met:\\n#\\n# * Redistributions of source code must retain the above copyright notice, this\\n#   list of conditions and the following disclaimer.\\n#\\n# * Redistributions in binary form must reproduce the above copyright notice,\\n#   this list of conditions and the following disclaimer in the documentation\\n#   and/or other materials provided with the distribution.\\n#\\n# * Neither the name of the copyright holder nor the names of its\\n#   contributors may be used to endorse or promote products derived from\\n#   this software without specific prior written permission.\\n#\\n# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n# POSSIBILITY OF SUCH DAMAGE.\\n\\nproc preview_dft { args } {\\n  sta::parse_key_args \"preview_dft\" args \\\\\\n    keys {} \\\\\\n    flags {-verbose}\\n\\n  sta::check_argc_eq0 \"preview_dft\" $args\\n\\n  set verbose [info exists flags(-verbose)]\\n\\n  dft::preview_dft $verbose\\n}\\n\\nproc insert_dft {} {\\n  dft::insert_dft\\n}\\n\\nproc set_dft_config { args } {\\n  sta::parse_key_args \"set_dft_config\" args \\\\\\n    keys {-max_length -clock_mixing} \\\\\\n    flags {}\\n\\n  sta::check_argc_eq0 \"set_dft_config\" $args\\n\\n  if [info exists keys(-max_length)] {\\n    set max_length $keys(-max_length)\\n    sta::check_positive_integer \"-max_length\" $max_length\\n    dft::set_dft_config_max_length $max_length\\n  }\\n\\n  if [info exists keys(-clock_mixing)] {\\n    set clock_mixing $keys(-clock_mixing)\\n    puts $clock_mixing\\n    dft::set_dft_config_clock_mixing $clock_mixing\\n  }\\n}\\n\\nproc report_dft_config {} {\\n  dft::report_dft_config\\n}', metadata={'source': 'src/dft/src/dft.tcl', 'file_path': 'src/dft/src/dft.tcl', 'file_name': 'dft.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nset test_dir [pwd]\\nset openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\nset tests_path [file join $openroad_dir \"build\" \"src\" \"dft\" \"test\" \"cpp\"]\\n\\nset tests_list [split [exec sh -c \"find $tests_path -maxdepth 1 -name \\'Test*\\'\"] \\\\n]\\n\\nforeach test $tests_list {\\n    set test_name [file tail $test]\\n    puts \"Running test: $test_name\"\\n    puts \"**********\"\\n\\n    set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test\" } output option]\\n\\n    puts $test_status \\n    puts $output\\n    if { $test_status == 0 } {\\n        puts \"$test_name passed\" \\n    } else {\\n        set test_err_info [lassign [dict get $option -errorcode] err_type]\\n        switch -exact -- $err_type {\\n        NONE {\\n            puts \"$test_name passed\"\\n        }\\n        CHILDSTATUS {\\n            # non-zero exit status\\n            set exit_status [lindex $test_err_info 1]\\n            set process_id  [lindex $test_err_info 0]\\n\\n            puts \"ERROR: test returned exit code $exit_status\"\\n            exit 1\\n\\n        }\\n        default {\\n            puts \"ERROR: $option\"\\n            exit 1\\n        }\\n    }\\n    }\\n\\n    puts \"******************\"\\n}\\n\\nputs \"pass\"\\nexit 0', metadata={'source': 'src/dft/test/cpp_tests.tcl', 'file_path': 'src/dft/test/cpp_tests.tcl', 'file_name': 'cpp_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/dft/test/helpers.tcl', 'file_path': 'src/dft/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/dft/test/helpers.tcl', 'file_path': 'src/dft/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nset LIB_DIR \"./Nangate45\"\\n#\\nset tech_lef \"$LIB_DIR/Nangate45_tech.lef\"\\nset std_cell_lef \"$LIB_DIR/Nangate45.lef\"\\nset fake_macro_lef \"$LIB_DIR/fakeram45_512x64.lef $LIB_DIR/fakeram45_64x7.lef $LIB_DIR/fakeram45_64x96.lef\"\\nset liberty_file \"$LIB_DIR/Nangate45_fast.lib\"\\nset fake_macro_lib  \"$LIB_DIR/fakeram45_512x64.lib $LIB_DIR/fakeram45_64x7.lib $LIB_DIR/fakeram45_64x96.lib\"\\n \\nset synth_verilog \"./testcases/bp_fe_top.v\"\\nset floorplan_def \"./testcases/bp_fe_top.def\"\\nset sdc_file \"./testcases/bp_fe_top.sdc\"\\nset top_module \"bp_fe_top\"\\n \\nread_lef $tech_lef\\nread_lef $std_cell_lef\\nforeach lef_file $fake_macro_lef {\\n    puts \"read lef file $lef_file\"\\n    read_lef $lef_file\\n\\n}\\nread_liberty $liberty_file\\nforeach lib_file $fake_macro_lib {\\n    puts \"read_lib file $lib_file\"\\n    read_liberty $lib_file\\n}\\n \\nread_verilog one_cell_nangate45.v\\nlink_design one_cell\\n\\ninsert_dft\\n\\nset verilog_file [make_result_file one_cell_nandgate45.v]\\nwrite_verilog $verilog_file\\ndiff_files $verilog_file one_cell_nandgate45.vok', metadata={'source': 'src/dft/test/one_cell_nangate45.tcl', 'file_path': 'src/dft/test/one_cell_nangate45.tcl', 'file_name': 'one_cell_nangate45.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_lef sky130hd/sky130hd.tlef\\nread_lef sky130hd/sky130_fd_sc_hd_merged.lef\\nread_liberty sky130hd/sky130_fd_sc_hd__tt_025C_1v80.lib\\n\\nread_verilog one_cell_sky130.v\\nlink_design one_cell\\n\\ncreate_clock -name main_clock -period 2.0000 -waveform {0.0000 1.0000} [get_ports {clock}]\\n\\nset_dft_config -max_length 10\\n\\nreport_instance ff1\\npreview_dft -verbose\\nreport_instance ff1\\ninsert_dft\\nreport_instance ff1\\n\\nset verilog_file [make_result_file one_cell_sky130.v]\\nwrite_verilog $verilog_file\\ndiff_files $verilog_file one_cell_sky130.vok', metadata={'source': 'src/dft/test/one_cell_sky130.tcl', 'file_path': 'src/dft/test/one_cell_sky130.tcl', 'file_name': 'one_cell_sky130.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='record_tests {\\n  one_cell_sky130\\n  one_cell_nangate45\\n  sub_modules_sky130\\n  scan_architect_no_mix_sky130\\n  scan_architect_clock_mix_sky130\\n}', metadata={'source': 'src/dft/test/regression_tests.tcl', 'file_path': 'src/dft/test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_lef sky130hd/sky130hd.tlef\\nread_lef sky130hd/sky130_fd_sc_hd_merged.lef\\nread_liberty sky130hd/sky130_fd_sc_hd__tt_025C_1v80.lib\\n\\nread_verilog scan_architect_sky130.v\\nlink_design scan_architect\\n\\ncreate_clock -name clock1 -period 2.0000 -waveform {0.0000 1.0000} [get_ports {clock1}]\\ncreate_clock -name clock2 -period 2.0000 -waveform {0.0000 1.0000} [get_ports {clock2}]\\n\\nset_dft_config -max_length 3 -clock_mixing clock_mix\\n\\n\\nset verilog_file_before_preview [make_result_file scan_architect_clock_mix_sky130_before_preview.v]\\nwrite_verilog -sort $verilog_file_before_preview\\n\\npreview_dft -verbose\\n\\n# Preview should not modify the net\\nset verilog_file_after_preview [make_result_file scan_architect_clock_mix_sky130_after_preview.v]\\nwrite_verilog -sort $verilog_file_after_preview\\n\\n# Before and after preview, the netlist should be the same\\ndiff_files $verilog_file_after_preview $verilog_file_before_preview\\n\\ninsert_dft\\n\\nset verilog_file [make_result_file scan_architect_clock_mix_sky130.v]\\nwrite_verilog $verilog_file\\ndiff_files $verilog_file scan_architect_clock_mix_sky130.vok', metadata={'source': 'src/dft/test/scan_architect_clock_mix_sky130.tcl', 'file_path': 'src/dft/test/scan_architect_clock_mix_sky130.tcl', 'file_name': 'scan_architect_clock_mix_sky130.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_lef sky130hd/sky130hd.tlef\\nread_lef sky130hd/sky130_fd_sc_hd_merged.lef\\nread_liberty sky130hd/sky130_fd_sc_hd__tt_025C_1v80.lib\\n\\nread_verilog scan_architect_sky130.v\\nlink_design scan_architect\\n\\ncreate_clock -name clock1 -period 2.0000 -waveform {0.0000 1.0000} [get_ports {clock1}]\\ncreate_clock -name clock2 -period 2.0000 -waveform {0.0000 1.0000} [get_ports {clock2}]\\n\\nset_dft_config -max_length 5\\n\\n\\nset verilog_file_before_preview [make_result_file scan_architect_no_mix_sky130_before_preview.v]\\nwrite_verilog -sort $verilog_file_before_preview\\n\\npreview_dft -verbose\\n\\n# Preview should not modify the net\\nset verilog_file_after_preview [make_result_file scan_architect_no_mix_sky130_after_preview.v]\\nwrite_verilog -sort $verilog_file_after_preview\\n\\n# Before and after preview, the netlist should be the same\\ndiff_files $verilog_file_after_preview $verilog_file_before_preview\\n\\ninsert_dft\\n\\nset verilog_file [make_result_file scan_architect_no_mix_sky130.v]\\nwrite_verilog $verilog_file\\ndiff_files $verilog_file scan_architect_no_mix_sky130.vok', metadata={'source': 'src/dft/test/scan_architect_no_mix_sky130.tcl', 'file_path': 'src/dft/test/scan_architect_no_mix_sky130.tcl', 'file_name': 'scan_architect_no_mix_sky130.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_lef sky130hd/sky130hd.tlef\\nread_lef sky130hd/sky130_fd_sc_hd_merged.lef\\nread_liberty sky130hd/sky130_fd_sc_hd__tt_025C_1v80.lib\\n\\nread_verilog sub_modules_sky130.v\\nlink_design sub_modules\\n\\ncreate_clock -name main_clock -period 2.0000 -waveform {0.0000 1.0000} [get_ports {clock}]\\n\\npreview_dft -verbose\\ninsert_dft\\n\\nset verilog_file [make_result_file sub_modules_sky130.v]\\nwrite_verilog $verilog_file\\ndiff_files $verilog_file sub_modules_sky130.vok', metadata={'source': 'src/dft/test/sub_modules_sky130.tcl', 'file_path': 'src/dft/test/sub_modules_sky130.tcl', 'file_name': 'sub_modules_sky130.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include <boost/property_tree/json_parser.hpp>\\n#include <boost/property_tree/ptree.hpp>\\n#include <cmath>\\n#include <fstream>\\n#include <limits>\\n\\n#include \"dpl/Opendp.h\"\\n#include \"utl/Logger.h\"\\nnamespace dpl {\\n\\nusing odb::Direction2D;\\nusing std::vector;\\n\\nusing utl::DPL;\\n\\nvoid Opendp::checkPlacement(bool verbose,\\n                            bool disallow_one_site_gaps,\\n                            string report_file_name)\\n{\\n  importDb();\\n\\n  vector<Cell*> placed_failures;\\n  vector<Cell*> in_rows_failures;\\n  vector<Cell*> overlap_failures;\\n  vector<Cell*> one_site_gap_failures;\\n  vector<Cell*> site_align_failures;\\n  vector<Cell*> region_placement_failures;', metadata={'source': 'src/dpl/src/CheckPlacement.cpp', 'file_path': 'src/dpl/src/CheckPlacement.cpp', 'file_name': 'CheckPlacement.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='initGrid();\\n  groupAssignCellRegions();\\n  for (Cell& cell : cells_) {\\n    if (isStdCell(&cell)) {\\n      // Site alignment check\\n      if (cell.x_ % site_width_ != 0 || cell.y_ % row_height_ != 0) {\\n        site_align_failures.push_back(&cell);\\n      }\\n      if (!checkInRows(cell)) {\\n        in_rows_failures.push_back(&cell);\\n      }\\n      if (!checkRegionPlacement(&cell)) {\\n        region_placement_failures.push_back(&cell);\\n      }\\n    }\\n    // Placed check\\n    if (!isPlaced(&cell)) {\\n      placed_failures.push_back(&cell);\\n    }\\n    // Overlap check\\n    if (checkOverlap(cell)) {\\n      overlap_failures.push_back(&cell);\\n    }\\n  }\\n  // This loop is separate because it needs to be done after the overlap check\\n  // The overlap check assigns the overlap cell to its pixel\\n  // Thus, the one site gap check needs to be done after the overlap check\\n  // Otherwise, this check will miss the pixels that could have resulted in\\n  // one-site gap violations as null\\n  if (disallow_one_site_gaps) {\\n    for (Cell& cell : cells_) {\\n      // One site gap check\\n      if (checkOneSiteGaps(cell)) {\\n        one_site_gap_failures.push_back(&cell);\\n      }\\n    }\\n  }\\n  if (!report_file_name.empty()) {\\n    writeJsonReport(report_file_name,\\n                    placed_failures,\\n                    in_rows_failures,\\n                    overlap_failures,\\n                    one_site_gap_failures,\\n                    site_align_failures,\\n                    region_placement_failures,\\n                    {});\\n  }\\n  reportFailures(placed_failures, 3, \"Placed\", verbose);\\n  reportFailures(in_rows_failures, 4, \"Placed in rows\", verbose);\\n  reportFailures(\\n      overlap_failures, 5, \"Overlap\", verbose, [&](Cell* cell) -> void {\\n        reportOverlapFailure(cell);\\n      });\\n  reportFailures(site_align_failures, 6, \"Site aligned\", verbose);\\n  reportFailures(one_site_gap_failures, 7, \"One site gap\", verbose);\\n  reportFailures(region_placement_failures, 8, \"Region placement\", verbose);\\n\\n  logger_->metric(\"design__violations\",\\n                  placed_failures.size() + in_rows_failures.size()\\n                      + overlap_failures.size() + site_align_failures.size());\\n\\n  if (placed_failures.size() + in_rows_failures.size() + overlap_failures.size()\\n          + site_align_failures.size()\\n          + (disallow_one_site_gaps ? one_site_gap_failures.size() : 0)\\n          + region_placement_failures.size()\\n      > 0) {\\n    logger_->error(DPL, 33, \"detailed placement checks failed.\");\\n  }\\n}\\n\\nvoid Opendp::processViolationsPtree(boost::property_tree::ptree& entry,\\n                                    const std::vector<Cell*>& failures,\\n                                    const string& violation_type) const\\n{\\n  using boost::property_tree::ptree;\\n  ptree violations;\\n  double dbUnits = block_->getDataBase()->getTech()->getDbUnitsPerMicron();\\n  const Rect core = getCore();\\n  for (auto failure : failures) {\\n    ptree violation, shapes, source, sources, shape;\\n    double xMin = (failure->x_ + core.xMin()) / dbUnits;\\n    double yMin = (failure->y_ + core.yMin()) / dbUnits;\\n    double xMax = (failure->x_ + failure->width_ + core.xMin()) / dbUnits;\\n    double yMax = (failure->y_ + failure->height_ + core.yMin()) / dbUnits;\\n\\n    if (violation_type == \"overlap\") {\\n      const Cell* o_cell = checkOverlap(*failure);\\n      if (!o_cell) {\\n        logger_->error(DPL,\\n                       48,\\n                       \"Could not find overlapping cell for cell {}\",\\n                       failure->name());\\n      }\\n      odb::Rect o_rect(o_cell->x_,\\n                       o_cell->y_,\\n                       o_cell->x_ + o_cell->width_,\\n                       o_cell->y_ + o_cell->height_);\\n      odb::Rect f_rect(failure->x_,\\n                       failure->y_,\\n                       failure->x_ + failure->width_,\\n                       failure->y_ + failure->height_);\\n\\n      odb::Rect overlap_rect;\\n      o_rect.intersection(f_rect, overlap_rect);', metadata={'source': 'src/dpl/src/CheckPlacement.cpp', 'file_path': 'src/dpl/src/CheckPlacement.cpp', 'file_name': 'CheckPlacement.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='odb::Rect overlap_rect;\\n      o_rect.intersection(f_rect, overlap_rect);\\n\\n      xMin = (overlap_rect.xMin() + core.xMin()) / dbUnits;\\n      yMin = (overlap_rect.yMin() + core.yMin()) / dbUnits;\\n      xMax = (overlap_rect.xMax() + core.xMin()) / dbUnits;\\n      yMax = (overlap_rect.yMax() + core.yMin()) / dbUnits;\\n\\n      ptree overlap_source;\\n      overlap_source.put(\"type\", \"inst\");\\n      overlap_source.put(\"name\", o_cell->name());\\n      sources.push_back(std::make_pair(\"\", overlap_source));\\n    }\\n    shape.put(\"x\", xMin);\\n    shape.put(\"y\", yMin);\\n    shapes.push_back(std::make_pair(\"\", shape));\\n    shape.clear();\\n    shape.put(\"x\", xMax);\\n    shape.put(\"y\", yMax);\\n    shapes.push_back(std::make_pair(\"\", shape));\\n\\n    source.put(\"type\", \"inst\");\\n    source.put(\"name\", failure->name());\\n    sources.push_back(std::make_pair(\"\", source));\\n\\n    violation.put(\"type\", \"box\");\\n    violation.add_child(\"shape\", shapes);\\n    violation.add_child(\"sources\", sources);\\n\\n    violations.push_back(std::make_pair(\"\", violation));\\n  }\\n  entry.add_child(\"violations\", violations);\\n}\\n\\nvoid Opendp::writeJsonReport(const string& filename,\\n                             const vector<Cell*>& placed_failures,\\n                             const vector<Cell*>& in_rows_failures,\\n                             const vector<Cell*>& overlap_failures,\\n                             const vector<Cell*>& one_site_gap_failures,\\n                             const vector<Cell*>& site_align_failures,\\n                             const vector<Cell*>& region_placement_failures,\\n                             const vector<Cell*>& placement_failures_)\\n{\\n  std::ofstream json_file(filename);\\n  if (!json_file.is_open()) {\\n    logger_->error(DPL, 40, \"Failed to open file {} for writing.\", filename);\\n  }\\n  try {\\n    using boost::property_tree::ptree;\\n    ptree root, drcArray;', metadata={'source': 'src/dpl/src/CheckPlacement.cpp', 'file_path': 'src/dpl/src/CheckPlacement.cpp', 'file_name': 'CheckPlacement.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (!placed_failures.empty()) {\\n      ptree entry;\\n      entry.put(\"name\", \"Placement_failures\");\\n      entry.put(\"description\", \"Cells that were not placed.\");\\n      processViolationsPtree(entry, placed_failures);\\n      drcArray.push_back(std::make_pair(\"\", entry));\\n    }\\n    if (!in_rows_failures.empty()) {\\n      ptree entry;\\n      entry.put(\"name\", \"In_rows_failures\");\\n      entry.put(\"description\",\\n                \"Cells that were not assigned to rows in the grid.\");\\n      processViolationsPtree(entry, in_rows_failures);\\n      drcArray.push_back(std::make_pair(\"\", entry));\\n    }\\n    if (!overlap_failures.empty()) {\\n      ptree entry;\\n      entry.put(\"name\", \"Overlap_failures\");\\n      entry.put(\"description\", \"Cells that are overlapping with other cells.\");\\n      processViolationsPtree(entry, overlap_failures, \"overlap\");\\n      drcArray.push_back(std::make_pair(\"\", entry));\\n    }\\n    if (!one_site_gap_failures.empty()) {\\n      ptree entry;\\n      entry.put(\"name\", \"One_site_gap_failures\");\\n      entry.put(\"description\",\\n                \"Cells that violate the one site gap spacing rules.\");\\n      processViolationsPtree(entry, one_site_gap_failures);\\n      drcArray.push_back(std::make_pair(\"\", entry));\\n    }\\n    if (!site_align_failures.empty()) {\\n      ptree entry;\\n      entry.put(\"name\", \"Site_alignment_failures\");\\n      entry.put(\"description\",\\n                \"Cells that are not aligned with placement sites.\");\\n      processViolationsPtree(entry, site_align_failures);\\n      drcArray.push_back(std::make_pair(\"\", entry));\\n    }\\n    if (!region_placement_failures.empty()) {\\n      ptree entry;\\n      entry.put(\"name\", \"Region_placement_failures\");\\n      entry.put(\"description\",\\n                \"Cells that violate the region placement constraints.\");\\n      processViolationsPtree(entry, region_placement_failures);\\n      drcArray.push_back(std::make_pair(\"\", entry));\\n    }\\n    if (!placement_failures_.empty()) {\\n      ptree entry;\\n      entry.put(\"name\", \"Placement_failures\");\\n      entry.put(\"description\", \"Cells that DPL failed to place.\");\\n      processViolationsPtree(entry, placement_failures_);\\n      drcArray.push_back(std::make_pair(\"\", entry));\\n    }\\n    root.add_child(\"DRC\", drcArray);\\n    boost::property_tree::write_json(json_file, root);\\n  } catch (std::exception& ex) {\\n    logger_->error(\\n        DPL, 45, \"Failed to write JSON report. Exception: {}\", ex.what());\\n  }\\n}\\n\\nvoid Opendp::reportFailures(const vector<Cell*>& failures,\\n                            int msg_id,\\n                            const char* msg,\\n                            bool verbose) const\\n{\\n  reportFailures(failures, msg_id, msg, verbose, [&](Cell* cell) -> void {\\n    logger_->report(\" {}\", cell->name());\\n  });\\n}\\n\\nvoid Opendp::reportFailures(\\n    const vector<Cell*>& failures,\\n    int msg_id,\\n    const char* msg,\\n    bool verbose,\\n    const std::function<void(Cell* cell)>& report_failure) const\\n{\\n  if (!failures.empty()) {\\n    logger_->warn(DPL, msg_id, \"{} check failed ({}).\", msg, failures.size());\\n    if (verbose) {\\n      for (Cell* cell : failures) {\\n        report_failure(cell);\\n      }\\n    }\\n  }\\n}\\n\\nvoid Opendp::reportOverlapFailure(Cell* cell) const\\n{\\n  const Cell* overlap = checkOverlap(*cell);\\n  logger_->report(\" {} overlaps {}\", cell->name(), overlap->name());\\n}\\n\\nbool Opendp::isPlaced(const Cell* cell)\\n{\\n  return cell->db_inst_->isPlaced();\\n}\\n\\nbool Opendp::checkInRows(const Cell& cell) const\\n{\\n  auto grid_info = getRowInfo(&cell);\\n  int site_width = getSiteWidth(&cell);\\n  int x_ll = gridX(&cell, site_width);\\n  int x_ur = gridEndX(&cell, site_width);\\n  int y_ll = gridY(&cell, grid_info.first);\\n  int y_ur = gridEndY(&cell, grid_info.first);\\n\\n  for (int y = y_ll; y < y_ur; y++) {\\n    for (int x = x_ll; x < x_ur; x++) {\\n      Pixel* pixel = gridPixel(grid_info.second.grid_index, x, y);\\n      if (pixel == nullptr  // outside core\\n          || !pixel->is_valid) {\\n        return false;\\n      }\\n    }\\n  }\\n  return true;\\n}', metadata={'source': 'src/dpl/src/CheckPlacement.cpp', 'file_path': 'src/dpl/src/CheckPlacement.cpp', 'file_name': 'CheckPlacement.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// COVER *, RING, PAD * - ignored\\n\\n// CLASSes are grouped as follows\\n// CR = {CORE, CORE FEEDTHRU, CORE TIEHIGH, CORE TIELOW, CORE ANTENNACELL}\\n// WT = CORE WELLTAP\\n// SP = CORE SPACER, ENDCAP *\\n// BL = BLOCK *\\n\\n//    CR WT BL SP\\n// CR  P  P  P  O\\n// WT  P  O  P  O\\n// BL  P  P  -  O\\n// SP  O  O  O  O\\n//\\n// P = no padded overlap\\n// O = no overlap (padding ignored)\\n// - = no overlap check (overlap allowed)\\n// The rules apply to both FIXED or PLACED instances\\n\\n// Return the cell this cell overlaps.\\nCell* Opendp::checkOverlap(Cell& cell) const\\n{\\n  debugPrint(\\n      logger_, DPL, \"grid\", 2, \"checking overlap for cell {}\", cell.name());\\n  Cell* overlap_cell = nullptr;\\n  visitCellPixels(cell, true, [&](Pixel* pixel) {\\n    Cell* pixel_cell = pixel->cell;\\n    if (pixel_cell) {\\n      if (pixel_cell != &cell && overlap(&cell, pixel_cell)) {\\n        overlap_cell = pixel_cell;\\n      }\\n    } else {\\n      pixel->cell = &cell;\\n    }\\n  });\\n  return overlap_cell;\\n}\\n\\nbool Opendp::overlap(const Cell* cell1, const Cell* cell2) const\\n{\\n  // BLOCK/BLOCK overlaps allowed\\n  if (isBlock(cell1) && isBlock(cell2)) {\\n    return false;\\n  }\\n\\n  bool padded = havePadding() && isOverlapPadded(cell1, cell2);\\n  Point ll1 = initialLocation(cell1, padded);\\n  Point ll2 = initialLocation(cell2, padded);\\n  Point ur1, ur2;\\n  if (padded) {\\n    ur1 = Point(ll1.getX() + paddedWidth(cell1), ll1.getY() + cell1->height_);\\n    ur2 = Point(ll2.getX() + paddedWidth(cell2), ll2.getY() + cell2->height_);\\n  } else {\\n    ur1 = Point(ll1.getX() + cell1->width_, ll1.getY() + cell1->height_);\\n    ur2 = Point(ll2.getX() + cell2->width_, ll2.getY() + cell2->height_);\\n  }\\n  return ll1.getX() < ur2.getX() && ur1.getX() > ll2.getX()\\n         && ll1.getY() < ur2.getY() && ur1.getY() > ll2.getY();\\n}\\n\\nCell* Opendp::checkOneSiteGaps(Cell& cell) const\\n{\\n  Cell* gap_cell = nullptr;\\n  auto row_info = getRowInfo(&cell);\\n  int index_in_grid = row_info.second.grid_index;\\n  visitCellBoundaryPixels(\\n      cell, true, [&](Pixel* pixel, const Direction2D& edge, int x, int y) {\\n        Cell* pixel_cell = pixel->cell;\\n\\n        int abut_x = 0;\\n\\n        switch (edge) {\\n          case Direction2D::West:\\n            abut_x = -1;\\n            break;\\n          case Direction2D::East:\\n            abut_x = 1;\\n            break;\\n        }\\n        if (0 != abut_x) {\\n          // check the abutting pixel\\n          Pixel* abut_pixel = gridPixel(index_in_grid, x + abut_x, y);\\n          bool abuttment_exists\\n              = ((abut_pixel != nullptr) && abut_pixel->cell != pixel_cell\\n                 && abut_pixel->cell != nullptr);\\n          if (!abuttment_exists) {\\n            // check the 1 site gap pixel\\n            Pixel* gap_pixel = gridPixel(index_in_grid, x + 2 * abut_x, y);\\n            if (gap_pixel && gap_pixel->cell != pixel_cell) {\\n              gap_cell = gap_pixel->cell;\\n            }\\n          }\\n        }\\n      });\\n  return gap_cell;\\n}\\n\\nbool Opendp::checkRegionPlacement(const Cell* cell) const\\n{\\n  int x_begin = cell->x_;\\n  int x_end = x_begin + cell->width_;\\n  int y_begin = cell->y_;\\n  int y_end = y_begin + cell->height_;\\n\\n  if (cell->region_) {\\n    return cell->region_->contains(odb::Rect(x_begin, y_begin, x_end, y_end))\\n           && checkRegionOverlap(cell,\\n                                 x_begin / site_width_,\\n                                 y_begin / cell->height_,\\n                                 x_end / site_width_,\\n                                 y_end / cell->height_);\\n  }\\n  return true;\\n}\\n\\nbool Opendp::isOverlapPadded(const Cell* cell1, const Cell* cell2) const\\n{\\n  return isCrWtBlClass(cell1) && isCrWtBlClass(cell2)\\n         && !(isWtClass(cell1) && isWtClass(cell2));\\n}', metadata={'source': 'src/dpl/src/CheckPlacement.cpp', 'file_path': 'src/dpl/src/CheckPlacement.cpp', 'file_name': 'CheckPlacement.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='bool Opendp::isOverlapPadded(const Cell* cell1, const Cell* cell2) const\\n{\\n  return isCrWtBlClass(cell1) && isCrWtBlClass(cell2)\\n         && !(isWtClass(cell1) && isWtClass(cell2));\\n}\\n\\nbool Opendp::isCrWtBlClass(const Cell* cell) const\\n{\\n  dbMasterType type = cell->db_inst_->getMaster()->getType();\\n  // Use switch so if new types are added we get a compiler warning.\\n  switch (type) {\\n    case dbMasterType::CORE:\\n    case dbMasterType::CORE_ANTENNACELL:\\n    case dbMasterType::CORE_FEEDTHRU:\\n    case dbMasterType::CORE_TIEHIGH:\\n    case dbMasterType::CORE_TIELOW:\\n    case dbMasterType::CORE_WELLTAP:\\n    case dbMasterType::BLOCK:\\n    case dbMasterType::BLOCK_BLACKBOX:\\n    case dbMasterType::BLOCK_SOFT:\\n      return true;\\n    case dbMasterType::CORE_SPACER:\\n    case dbMasterType::ENDCAP:\\n    case dbMasterType::ENDCAP_PRE:\\n    case dbMasterType::ENDCAP_POST:\\n    case dbMasterType::ENDCAP_TOPLEFT:\\n    case dbMasterType::ENDCAP_TOPRIGHT:\\n    case dbMasterType::ENDCAP_BOTTOMLEFT:\\n    case dbMasterType::ENDCAP_BOTTOMRIGHT:\\n    case dbMasterType::ENDCAP_LEF58_BOTTOMEDGE:\\n    case dbMasterType::ENDCAP_LEF58_TOPEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTEDGE:\\n    case dbMasterType::ENDCAP_LEF58_LEFTEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTBOTTOMEDGE:\\n    case dbMasterType::ENDCAP_LEF58_LEFTBOTTOMEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTTOPEDGE:\\n    case dbMasterType::ENDCAP_LEF58_LEFTTOPEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTBOTTOMCORNER:\\n    case dbMasterType::ENDCAP_LEF58_LEFTBOTTOMCORNER:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTTOPCORNER:\\n    case dbMasterType::ENDCAP_LEF58_LEFTTOPCORNER:\\n      // These classes are completely ignored by the placer.\\n    case dbMasterType::COVER:\\n    case dbMasterType::COVER_BUMP:\\n    case dbMasterType::RING:\\n    case dbMasterType::PAD:\\n    case dbMasterType::PAD_AREAIO:\\n    case dbMasterType::PAD_INPUT:\\n    case dbMasterType::PAD_OUTPUT:\\n    case dbMasterType::PAD_INOUT:\\n    case dbMasterType::PAD_POWER:\\n    case dbMasterType::PAD_SPACER:\\n    case dbMasterType::NONE:\\n      return false;\\n  }\\n  // gcc warniing\\n  return false;\\n}\\n\\nbool Opendp::isWtClass(const Cell* cell) const\\n{\\n  dbMasterType type = cell->db_inst_->getMaster()->getType();\\n  return type == dbMasterType::CORE_WELLTAP;\\n}\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/CheckPlacement.cpp', 'file_path': 'src/dpl/src/CheckPlacement.cpp', 'file_name': 'CheckPlacement.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/*\\n * Copyright (c) 2021-2023, The Regents of the University of California, Google\\n * LLC All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#include \"odb/db.h\"\\n\\nnamespace dpl {\\n\\nclass Opendp;\\nstruct Cell;\\n\\nclass DplObserver\\n{\\n public:\\n  virtual ~DplObserver() = default;\\n\\n  virtual void startPlacement(odb::dbBlock* block) = 0;\\n  virtual void placeInstance(odb::dbInst* instance) = 0;\\n  virtual void binSearch(const Cell* cell, int xl, int yl, int xh, int yh) = 0;\\n  virtual void endPlacement() = 0;\\n};\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/DplObserver.h', 'file_path': 'src/dpl/src/DplObserver.h', 'file_name': 'DplObserver.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include <algorithm>\\n\\n#include \"dpl/Opendp.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace dpl {\\n\\nusing std::to_string;\\n\\nusing utl::DPL;\\n\\nusing odb::dbMaster;\\nusing odb::dbPlacementStatus;\\n\\nvoid Opendp::fillerPlacement(dbMasterSeq* filler_masters, const char* prefix)\\n{\\n  if (cells_.empty()) {\\n    importDb();\\n  }\\n\\n  std::sort(filler_masters->begin(),\\n            filler_masters->end(),\\n            [](dbMaster* master1, dbMaster* master2) {\\n              return master1->getWidth() > master2->getWidth();\\n            });\\n\\n  gap_fillers_.clear();\\n  filler_count_ = 0;\\n  initGrid();\\n  setGridCells();\\n\\n  if (!grid_info_map_.empty()) {\\n    const auto& layer = *grid_info_map_.begin();\\n    for (int row = 0; row < layer.second.row_count; row++) {\\n      placeRowFillers(row, prefix, filler_masters, layer.first, layer.second);\\n    }\\n  }\\n\\n  logger_->info(DPL, 1, \"Placed {} filler instances.\", filler_count_);\\n}\\n\\nvoid Opendp::setGridCells()\\n{\\n  for (Cell& cell : cells_) {\\n    visitCellPixels(\\n        cell, false, [&](Pixel* pixel) { setGridCell(cell, pixel); });\\n  }\\n}\\n\\nvoid Opendp::placeRowFillers(int row,\\n                             const char* prefix,\\n                             dbMasterSeq* filler_masters,\\n                             int row_height,\\n                             GridInfo grid_info)\\n{\\n  int j = 0;\\n\\n  int row_site_count = divFloor(core_.dx(), site_width_);\\n  while (j < row_site_count) {\\n    Pixel* pixel = gridPixel(grid_info.grid_index, j, row);\\n    const dbOrientType orient = pixel->orient_;\\n    if (pixel->cell == nullptr && pixel->is_valid) {\\n      int k = j;\\n      while (k < row_site_count\\n             && gridPixel(grid_info.grid_index, k, row)->cell == nullptr\\n             && gridPixel(grid_info.grid_index, k, row)->is_valid) {\\n        k++;\\n      }', metadata={'source': 'src/dpl/src/FillerPlacement.cpp', 'file_path': 'src/dpl/src/FillerPlacement.cpp', 'file_name': 'FillerPlacement.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int gap = k - j;\\n      // printf(\"filling row %d gap %d %d:%d\\\\n\", row, gap, j, k - 1);\\n      dbMasterSeq& fillers = gapFillers(gap, filler_masters);\\n      if (fillers.empty()) {\\n        int x = core_.xMin() + j * site_width_;\\n        int y = core_.yMin() + row * row_height;\\n        logger_->error(\\n            DPL,\\n            2,\\n            \"could not fill gap of size {} at {},{} dbu between {} and {}\",\\n            gap,\\n            x,\\n            y,\\n            gridInstName(row, j - 1, row_height, grid_info),\\n            gridInstName(row, k + 1, row_height, grid_info));\\n      } else {\\n        k = j;\\n        debugPrint(\\n            logger_, DPL, \"filler\", 2, \"fillers size is {}.\", fillers.size());\\n        for (dbMaster* master : fillers) {\\n          string inst_name = prefix + to_string(grid_info.grid_index) + \"_\"\\n                             + to_string(row) + \"_\" + to_string(k);\\n          // printf(\" filler %s %d\\\\n\", inst_name.c_str(), master->getWidth() /\\n          // site_width_);\\n          dbInst* inst = dbInst::create(block_,\\n                                        master,\\n                                        inst_name.c_str(),\\n                                        /* physical_only */ true);\\n          int x = core_.xMin() + k * site_width_;\\n          int y = core_.yMin() + row * row_height;\\n          inst->setOrient(orient);\\n          inst->setLocation(x, y);\\n          inst->setPlacementStatus(dbPlacementStatus::PLACED);\\n          inst->setSourceType(odb::dbSourceType::DIST);\\n          filler_count_++;\\n          k += master->getWidth() / site_width_;\\n        }\\n        j += gap;\\n      }\\n    } else {\\n      j++;\\n    }\\n  }\\n}\\n\\nconst char* Opendp::gridInstName(int row,\\n                                 int col,\\n                                 int row_height,\\n                                 GridInfo grid_info)\\n{\\n  if (col < 0) {\\n    return \"core_left\";\\n  }\\n  if (col > grid_info.site_count) {\\n    return \"core_right\";\\n  }\\n\\n  const Cell* cell = gridPixel(grid_info.grid_index, col, row)->cell;\\n  if (cell) {\\n    return cell->db_inst_->getConstName();\\n  }\\n  return \"?\";\\n}\\n\\n// Return list of masters to fill gap (in site width units).\\ndbMasterSeq& Opendp::gapFillers(int gap, dbMasterSeq* filler_masters)\\n{\\n  if (gap_fillers_.size() < gap + 1) {\\n    gap_fillers_.resize(gap + 1);\\n  }\\n  dbMasterSeq& fillers = gap_fillers_[gap];\\n  if (fillers.empty()) {\\n    int width = 0;\\n    dbMaster* smallest_filler = (*filler_masters)[filler_masters->size() - 1];\\n    bool have_filler1 = smallest_filler->getWidth() == site_width_;\\n    for (dbMaster* filler_master : *filler_masters) {\\n      int filler_width = filler_master->getWidth() / site_width_;\\n      while ((width + filler_width) <= gap\\n             && (have_filler1 || (width + filler_width) != gap - 1)) {\\n        fillers.push_back(filler_master);\\n        width += filler_width;\\n        if (width == gap) {\\n          return fillers;\\n        }\\n      }\\n    }\\n    // Fail. Return empty fillers.\\n    fillers.clear();\\n  }\\n  return fillers;\\n}\\n\\nvoid Opendp::removeFillers()\\n{\\n  block_ = db_->getChip()->getBlock();\\n  for (odb::dbInst* db_inst : block_->getInsts()) {\\n    if (isFiller(db_inst)) {\\n      odb::dbInst::destroy(db_inst);\\n    }\\n  }\\n}\\n\\nbool Opendp::isFiller(odb::dbInst* db_inst)\\n{\\n  dbMaster* db_master = db_inst->getMaster();\\n  return db_master->getType() == odb::dbMasterType::CORE_SPACER\\n         // Filter spacer cells used as tapcells.\\n         && db_inst->getPlacementStatus() != odb::dbPlacementStatus::LOCKED;\\n}\\n\\n// Return true if cell is a single site Core Spacer.\\nbool Opendp::isOneSiteCell(odb::dbMaster* db_master) const\\n{\\n  return db_master->getType() == odb::dbMasterType::CORE_SPACER\\n         && db_master->getWidth() == site_width_;\\n}\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/FillerPlacement.cpp', 'file_path': 'src/dpl/src/FillerPlacement.cpp', 'file_name': 'FillerPlacement.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// Copyright (c) 2021, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"Graphics.h\"\\n\\n#include \"dpl/Opendp.h\"\\n\\nnamespace dpl {\\n\\nusing odb::dbBox;\\n\\nGraphics::Graphics(Opendp* dp,\\n                   float min_displacement,\\n                   const dbInst* debug_instance)\\n    : dp_(dp),\\n      debug_instance_(debug_instance),\\n      block_(nullptr),\\n      min_displacement_(min_displacement)\\n{\\n  gui::Gui::get()->registerRenderer(this);\\n}\\n\\nvoid Graphics::startPlacement(dbBlock* block)\\n{\\n  block_ = block;\\n}\\n\\nvoid Graphics::placeInstance(dbInst* instance)\\n{\\n  if (!instance || instance != debug_instance_) {\\n    return;\\n  }\\n\\n  auto gui = gui::Gui::get();\\n\\n  auto selected = gui->makeSelected(instance);\\n  gui->setSelected(selected);\\n  gui->redraw();\\n  gui->pause();\\n}\\n\\nvoid Graphics::binSearch(const Cell* cell, int xl, int yl, int xh, int yh)\\n{\\n  if (!debug_instance_ || cell->db_inst_ != debug_instance_) {\\n    return;\\n  }\\n  Rect core = dp_->getCore();\\n  int xl_dbu = core.xMin() + xl * dp_->getSiteWidth();\\n  int yl_dbu = core.yMin() + yl * dp_->getRowHeight();\\n  int xh_dbu = core.xMin() + xh * dp_->getSiteWidth();\\n  int yh_dbu = core.yMin() + yh * dp_->getRowHeight();\\n  searched_.emplace_back(xl_dbu, yl_dbu, xh_dbu, yh_dbu);\\n}\\n\\nvoid Graphics::endPlacement()\\n{\\n  auto gui = gui::Gui::get();\\n  gui->redraw();\\n  gui->pause();\\n}\\n\\nvoid Graphics::drawObjects(gui::Painter& painter)\\n{\\n  if (!block_) {\\n    return;\\n  }\\n\\n  // Compare the squared distances to save calling sqrt\\n  float min_length = min_displacement_ * dp_->getRowHeight();\\n  min_length *= min_length;\\n\\n  odb::Rect core = block_->getCoreArea();\\n\\n  for (const auto& cell : dp_->getCells()) {\\n    if (!cell.is_placed_) {\\n      continue;\\n    }\\n\\n    int lx = core.xMin() + cell.x_;\\n    int ly = core.yMin() + cell.y_;\\n\\n    auto color = cell.db_inst_ ? gui::Painter::gray : gui::Painter::red;\\n    painter.setPen(color);\\n    painter.setBrush(color);\\n    painter.drawRect(Rect(lx, ly, lx + cell.width_, ly + cell.height_));\\n\\n    if (!cell.db_inst_) {\\n      continue;\\n    }', metadata={'source': 'src/dpl/src/Graphics.cpp', 'file_path': 'src/dpl/src/Graphics.cpp', 'file_name': 'Graphics.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (!cell.db_inst_) {\\n      continue;\\n    }\\n\\n    dbBox* bbox = cell.db_inst_->getBBox();\\n    Point initial_location(bbox->xMin(), bbox->yMin());\\n    Point final_location(lx, ly);\\n    float len = Point::squaredDistance(initial_location, final_location);\\n    if (len < min_length) {\\n      continue;\\n    }\\n\\n    painter.setPen(gui::Painter::yellow, /* cosmetic */ true);\\n    painter.drawLine(initial_location.x(),\\n                     initial_location.y(),\\n                     final_location.x(),\\n                     final_location.y());\\n    painter.drawCircle(final_location.x(), final_location.y(), 100);\\n  }\\n\\n  auto color = gui::Painter::cyan;\\n  painter.setPen(color);\\n  painter.setBrush(color);\\n  for (auto& rect : searched_) {\\n    painter.drawRect(rect);\\n  }\\n}\\n\\n/* static */\\nbool Graphics::guiActive()\\n{\\n  return gui::Gui::enabled();\\n}\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/Graphics.cpp', 'file_path': 'src/dpl/src/Graphics.cpp', 'file_name': 'Graphics.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#include \"DplObserver.h\"\\n#include \"gui/gui.h\"\\n#include \"odb/db.h\"\\n\\nnamespace dpl {\\n\\nusing odb::dbBlock;\\nusing odb::dbInst;\\nusing odb::Point;\\nusing odb::Rect;\\n\\nclass Opendp;\\nstruct Cell;\\n\\nclass Graphics : public gui::Renderer, public DplObserver\\n{\\n public:\\n  Graphics(Opendp* dp, float min_displacement, const dbInst* debug_instance);\\n  ~Graphics() override = default;\\n  void startPlacement(dbBlock* block) override;\\n  void placeInstance(dbInst* instance) override;\\n  void binSearch(const Cell* cell, int xl, int yl, int xh, int yh) override;\\n  void endPlacement() override;\\n\\n  // From Renderer API\\n  void drawObjects(gui::Painter& painter) override;\\n\\n  static bool guiActive();\\n\\n private:\\n  Opendp* dp_;\\n  const dbInst* debug_instance_;\\n  dbBlock* block_;\\n  float min_displacement_;  // in row height\\n  std::vector<Rect> searched_;\\n};\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/Graphics.h', 'file_path': 'src/dpl/src/Graphics.h', 'file_name': 'Graphics.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// Original authors: SangGi Do(sanggido@unist.ac.kr), Mingyu\\n// Woo(mwoo@eng.ucsd.edu)\\n//          (respective Ph.D. advisors: Seokhyeong Kang, Andrew B. Kahng)\\n// Rewrite by James Cherry, Parallax Software, Inc.\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// Copyright (c) 2018, SangGi Do and Mingyu Woo\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include <boost/polygon/polygon.hpp>\\n#include <cmath>\\n#include <limits>\\n\\n#include \"dpl/Opendp.h\"\\n#include \"odb/dbTransform.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace dpl {\\n\\nusing std::max;\\nusing std::min;\\n\\nusing utl::DPL;\\n\\nusing odb::dbBox;\\nusing odb::dbTransform;\\n\\nvoid Opendp::initGridLayersMap()\\n{\\n  int grid_index = 0;\\n  grid_info_map_.clear();\\n  grid_info_vector_.clear();\\n  for (auto db_row : block_->getRows()) {\\n    if (db_row->getSite()->getClass() == odb::dbSiteClass::PAD) {\\n      continue;\\n    }\\n    int row_height = db_row->getSite()->getHeight();\\n    if (grid_info_map_.find(row_height) == grid_info_map_.end()) {\\n      grid_info_map_.emplace(\\n          db_row->getSite()->getHeight(),\\n          GridInfo{\\n              getRowCount(row_height), db_row->getSiteCount(), grid_index++});\\n    } else {\\n      auto& grid_info = grid_info_map_.at(row_height);\\n      grid_info.site_count\\n          = divFloor(core_.dx(), db_row->getSite()->getWidth());\\n    }\\n  }\\n  grid_info_vector_.resize(grid_info_map_.size());\\n  for (auto& [row_height, grid_info] : grid_info_map_) {\\n    grid_info_vector_[grid_info.grid_index] = &grid_info;\\n  }\\n  debugPrint(logger_, DPL, \"grid\", 1, \"grid layers map initialized\");\\n}\\n\\nvoid Opendp::initGrid()\\n{\\n  // the number of layers in the grid is the number of unique row heights\\n  // the map key is the row height, the value is a pair of row count and site\\n  // count\\n\\n  if (grid_info_map_.empty()) {\\n    initGridLayersMap();\\n  }\\n\\n  // Make pixel grid\\n  if (grid_.empty()) {\\n    grid_.resize(grid_info_map_.size());\\n\\n    for (auto& [row_height, grid_info] : grid_info_map_) {\\n      int layer_row_count = grid_info.row_count;\\n      int index = grid_info.grid_index;\\n      grid_[index].resize(layer_row_count);\\n    }\\n  }', metadata={'source': 'src/dpl/src/Grid.cpp', 'file_path': 'src/dpl/src/Grid.cpp', 'file_name': 'Grid.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (auto& [row_height, grid_info] : grid_info_map_) {\\n    const int layer_row_count = grid_info.row_count;\\n    const int layer_row_site_count = grid_info.site_count;\\n    const int index = grid_info.grid_index;\\n    grid_[index].resize(layer_row_count);\\n    for (int j = 0; j < layer_row_count; j++) {\\n      grid_[index][j].resize(layer_row_site_count);\\n      for (int k = 0; k < layer_row_site_count; k++) {\\n        Pixel& pixel = grid_[index][j][k];\\n        pixel.cell = nullptr;\\n        pixel.group_ = nullptr;\\n        pixel.util = 0.0;\\n        pixel.is_valid = false;\\n        pixel.is_hopeless = false;\\n      }\\n    }\\n  }\\n\\n  namespace gtl = boost::polygon;\\n  using namespace gtl::operators;\\n\\n  std::vector<gtl::polygon_90_set_data<int>> hopeless;\\n  hopeless.resize(grid_info_map_.size());\\n  for (auto [row_height, grid_info] : grid_info_map_) {\\n    hopeless[grid_info.grid_index] += gtl::rectangle_data<int>{\\n        0, 0, grid_info.site_count, grid_info.row_count};\\n  }\\n  // Fragmented row support; mark valid sites.\\n  for (auto db_row : block_->getRows()) {\\n    if (db_row->getSite()->getClass() == odb::dbSiteClass::PAD) {\\n      continue;\\n    }\\n    int current_row_height = db_row->getSite()->getHeight();\\n    int current_row_site_count = db_row->getSiteCount();\\n    int current_row_count = grid_info_map_.at(current_row_height).row_count;\\n    int current_row_grid_index\\n        = grid_info_map_.at(current_row_height).grid_index;\\n    if (db_row->getSite()->getClass() == odb::dbSiteClass::PAD) {\\n      continue;\\n    }\\n    int orig_x, orig_y;\\n    db_row->getOrigin(orig_x, orig_y);\\n\\n    const int x_start = (orig_x - core_.xMin()) / db_row->getSite()->getWidth();\\n    const int x_end = x_start + current_row_site_count;\\n    const int y_row = (orig_y - core_.yMin()) / current_row_height;\\n    for (int x = x_start; x < x_end; x++) {\\n      Pixel* pixel = gridPixel(current_row_grid_index, x, y_row);\\n      if (pixel == nullptr) {\\n        continue;\\n      }\\n      pixel->is_valid = true;\\n      pixel->orient_ = db_row->getOrient();\\n    }\\n\\n    // The safety margin is to avoid having only a very few sites\\n    // within the diamond search that may still lead to failures.\\n    const int safety = 20;\\n    int max_row_site_count\\n        = divFloor(core_.dx(), db_row->getSite()->getWidth());\\n\\n    const int xl = std::max(0, x_start - max_displacement_x_ + safety);\\n    const int xh\\n        = std::min(max_row_site_count, x_end + max_displacement_x_ - safety);\\n\\n    const int yl = std::max(0, y_row - max_displacement_y_ + safety);\\n    const int yh\\n        = std::min(current_row_count, y_row + max_displacement_y_ - safety);\\n    hopeless[current_row_grid_index]\\n        -= gtl::rectangle_data<int>{xl, yl, xh, yh};\\n  }\\n\\n  std::vector<gtl::rectangle_data<int>> rects;\\n  for (auto& grid_layer : grid_info_map_) {\\n    rects.clear();\\n    int h_index = grid_layer.second.grid_index;\\n    hopeless[h_index].get_rectangles(rects);\\n    for (const auto& rect : rects) {\\n      for (int y = gtl::yl(rect); y < gtl::yh(rect); y++) {\\n        for (int x = gtl::xl(rect); x < gtl::xh(rect); x++) {\\n          Pixel& pixel = grid_[h_index][y][x];\\n          pixel.is_hopeless = true;\\n        }\\n      }\\n    }\\n  }\\n}\\n\\nvoid Opendp::deleteGrid()\\n{\\n  grid_.clear();\\n}\\n\\nPixel* Opendp::gridPixel(int grid_idx, int grid_x, int grid_y) const\\n{\\n  if (grid_idx < 0 || grid_idx >= grid_info_vector_.size()) {\\n    return nullptr;\\n  }\\n  GridInfo* grid_info = grid_info_vector_[grid_idx];\\n  if (grid_x >= 0 && grid_x < grid_info->site_count && grid_y >= 0\\n      && grid_y < grid_info->row_count) {\\n    return const_cast<Pixel*>(&grid_[grid_idx][grid_y][grid_x]);\\n  }\\n  return nullptr;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nvoid Opendp::findOverlapInRtree(bgBox& queryBox, vector<bgBox>& overlaps) const\\n{\\n  overlaps.clear();\\n  regions_rtree.query(boost::geometry::index::intersects(queryBox),\\n                      std::back_inserter(overlaps));\\n}', metadata={'source': 'src/dpl/src/Grid.cpp', 'file_path': 'src/dpl/src/Grid.cpp', 'file_name': 'Grid.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='////////////////////////////////////////////////////////////////\\n\\nvoid Opendp::visitCellPixels(\\n    Cell& cell,\\n    bool padded,\\n    const std::function<void(Pixel* pixel)>& visitor) const\\n{\\n  dbInst* inst = cell.db_inst_;\\n  dbMaster* master = inst->getMaster();\\n  auto obstructions = master->getObstructions();\\n  bool have_obstructions = false;\\n\\n  int site_width, row_height;\\n  if (isStdCell(&cell)) {\\n    site_width = getSiteWidth(&cell);\\n    row_height = getRowHeight(&cell);\\n  } else {\\n    site_width = site_width_;\\n    row_height = row_height_;\\n  }\\n\\n  for (dbBox* obs : obstructions) {\\n    if (obs->getTechLayer()->getType()\\n        == odb::dbTechLayerType::Value::OVERLAP) {\\n      have_obstructions = true;\\n\\n      Rect rect = obs->getBox();\\n      dbTransform transform;\\n      inst->getTransform(transform);\\n      transform.apply(rect);\\n\\n      int x_start = gridX(rect.xMin() - core_.xMin(), site_width);\\n      int x_end = gridEndX(rect.xMax() - core_.xMin(), site_width);\\n      int y_start = gridY(rect.yMin() - core_.yMin(), row_height);\\n      int y_end = gridEndY(rect.yMax() - core_.yMin(), row_height);\\n\\n      // Since there is an obstruction, we need to visit all the pixels at all\\n      // layers (for all row heights)\\n      int grid_idx = 0;\\n      for (const auto& [layer_row_height, grid_info] : grid_info_map_) {\\n        int layer_y_start\\n            = map_coordinates(y_start, row_height, layer_row_height);\\n        int layer_y_end = map_coordinates(y_end, row_height, layer_row_height);\\n        if (layer_y_end == layer_y_start) {\\n          ++layer_y_end;\\n        }\\n        for (int x = x_start; x < x_end; x++) {\\n          for (int y = layer_y_start; y < layer_y_end; y++) {\\n            Pixel* pixel = gridPixel(grid_idx, x, y);\\n            if (pixel) {\\n              visitor(pixel);\\n            }\\n          }\\n        }\\n        grid_idx++;\\n      }\\n    }\\n  }\\n  if (!have_obstructions) {\\n    int x_start\\n        = padded ? gridPaddedX(&cell, site_width) : gridX(&cell, site_width);\\n    int x_end = padded ? gridPaddedEndX(&cell, site_width)\\n                       : gridEndX(&cell, site_width);\\n    int y_start = gridY(&cell, row_height);\\n    int y_end = gridEndY(&cell, row_height);\\n    for (const auto& layer_it : grid_info_map_) {\\n      int layer_x_start = map_coordinates(x_start, site_width, site_width);\\n      int layer_x_end = map_coordinates(x_end, site_width, site_width);\\n      int layer_y_start = map_coordinates(y_start, row_height, layer_it.first);\\n      int layer_y_end = map_coordinates(y_end, row_height, layer_it.first);\\n      if (layer_y_end == layer_y_start) {\\n        ++layer_y_end;\\n      }\\n      if (layer_x_end == layer_x_start) {\\n        ++layer_x_end;\\n      }\\n\\n      for (int x = layer_x_start; x < layer_x_end; x++) {\\n        for (int y = layer_y_start; y < layer_y_end; y++) {\\n          Pixel* pixel = gridPixel(layer_it.second.grid_index, x, y);\\n          if (pixel) {\\n            visitor(pixel);\\n          }\\n        }\\n      }\\n    }\\n  }\\n}\\n\\nvoid Opendp::visitCellBoundaryPixels(\\n    Cell& cell,\\n    bool padded,\\n    const std::function<\\n        void(Pixel* pixel, odb::Direction2D edge, int x, int y)>& visitor) const\\n{\\n  dbInst* inst = cell.db_inst_;\\n  int site_width = getSiteWidth(&cell);\\n  int row_height = getRowHeight(&cell);\\n  GridInfo grid_info = grid_info_map_.at(row_height);\\n  const int index_in_grid = grid_info.grid_index;\\n\\n  dbMaster* master = inst->getMaster();\\n  auto obstructions = master->getObstructions();\\n  bool have_obstructions = false;\\n  for (dbBox* obs : obstructions) {\\n    if (obs->getTechLayer()->getType()\\n        == odb::dbTechLayerType::Value::OVERLAP) {\\n      have_obstructions = true;\\n\\n      Rect rect = obs->getBox();\\n      dbTransform transform;\\n      inst->getTransform(transform);\\n      transform.apply(rect);', metadata={'source': 'src/dpl/src/Grid.cpp', 'file_path': 'src/dpl/src/Grid.cpp', 'file_name': 'Grid.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='Rect rect = obs->getBox();\\n      dbTransform transform;\\n      inst->getTransform(transform);\\n      transform.apply(rect);\\n\\n      int x_start = gridX(rect.xMin() - core_.xMin(), site_width);\\n      int x_end = gridEndX(rect.xMax() - core_.xMin(), site_width);\\n      int y_start = gridY(rect.yMin() - core_.yMin(), row_height);\\n      int y_end = gridEndY(rect.yMax() - core_.yMin(), row_height);\\n      for (int x = x_start; x < x_end; x++) {\\n        Pixel* pixel = gridPixel(index_in_grid, x, y_start);\\n        if (pixel) {\\n          visitor(pixel, odb::Direction2D::North, x, y_start);\\n        }\\n        pixel = gridPixel(index_in_grid, x, y_end - 1);\\n        if (pixel) {\\n          visitor(pixel, odb::Direction2D::South, x, y_end - 1);\\n        }\\n      }\\n      for (int y = y_start; y < y_end; y++) {\\n        Pixel* pixel = gridPixel(index_in_grid, x_start, y);\\n        if (pixel) {\\n          visitor(pixel, odb::Direction2D::West, x_start, y);\\n        }\\n        pixel = gridPixel(index_in_grid, x_end - 1, y);\\n        if (pixel) {\\n          visitor(pixel, odb::Direction2D::East, x_end - 1, y);\\n        }\\n      }\\n    }\\n  }\\n  if (!have_obstructions) {\\n    int x_start = padded ? gridPaddedX(&cell) : gridX(&cell);\\n    int x_end = padded ? gridPaddedEndX(&cell) : gridEndX(&cell);\\n    int y_start = gridY(&cell, row_height);\\n    int y_end = gridEndY(&cell, row_height);\\n\\n    for (int x = x_start; x < x_end; x++) {\\n      Pixel* pixel = gridPixel(index_in_grid, x, y_start);\\n      if (pixel) {\\n        visitor(pixel, odb::Direction2D::North, x, y_start);\\n      }\\n      pixel = gridPixel(index_in_grid, x, y_end - 1);\\n      if (pixel) {\\n        visitor(pixel, odb::Direction2D::South, x, y_end - 1);\\n      }\\n    }\\n    for (int y = y_start; y < y_end; y++) {\\n      Pixel* pixel = gridPixel(index_in_grid, x_start, y);\\n      if (pixel) {\\n        visitor(pixel, odb::Direction2D::West, x_start, y);\\n      }\\n      pixel = gridPixel(index_in_grid, x_end - 1, y);\\n      if (pixel) {\\n        visitor(pixel, odb::Direction2D::East, x_end - 1, y);\\n      }\\n    }\\n  }\\n}\\n\\nvoid Opendp::setFixedGridCells()\\n{\\n  for (Cell& cell : cells_) {\\n    if (isFixed(&cell)) {\\n      visitCellPixels(\\n          cell, true, [&](Pixel* pixel) { setGridCell(cell, pixel); });\\n    }\\n  }\\n}\\n\\nvoid Opendp::setGridCell(Cell& cell, Pixel* pixel)\\n{\\n  pixel->cell = &cell;\\n  pixel->util = 1.0;\\n  if (isBlock(&cell)) {\\n    // Try the is_hopeless strategy to get off of a block\\n    pixel->is_hopeless = true;\\n  }\\n}\\n\\nvoid Opendp::groupAssignCellRegions()\\n{\\n  for (Group& group : groups_) {\\n    int64_t site_count = 0;\\n    int site_width = site_width_;\\n    int row_height = row_height_;\\n    if (!group.cells_.empty()) {\\n      site_width = getSiteWidth(group.cells_.at(0));\\n      int max_row_site_count = divFloor(core_.dx(), site_width);\\n      row_height = getRowHeight(group.cells_.at(0));\\n      int row_count = divFloor(core_.dy(), row_height);\\n      auto grid_info = grid_info_map_.at(row_height);\\n\\n      for (int x = 0; x < max_row_site_count; x++) {\\n        for (int y = 0; y < row_count; y++) {\\n          Pixel* pixel = gridPixel(grid_info.grid_index, x, y);\\n          if (pixel->is_valid && pixel->group_ == &group) {\\n            site_count++;\\n          }\\n        }\\n      }\\n    }\\n    int64_t site_area = site_count * site_width * row_height;\\n\\n    int64_t cell_area = 0;\\n    for (Cell* cell : group.cells_) {\\n      cell_area += cell->area();\\n\\n      for (Rect& rect : group.regions) {\\n        if (isInside(cell, &rect)) {\\n          cell->region_ = &rect;\\n        }\\n      }\\n      if (cell->region_ == nullptr) {\\n        cell->region_ = &group.regions[0];\\n      }\\n    }\\n    group.util = static_cast<double>(cell_area) / site_area;\\n  }\\n}', metadata={'source': 'src/dpl/src/Grid.cpp', 'file_path': 'src/dpl/src/Grid.cpp', 'file_name': 'Grid.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Opendp::groupInitPixels2()\\n{\\n  for (auto& layer : grid_info_map_) {\\n    int row_height = layer.first;\\n    GridInfo& grid_info = layer.second;\\n    int row_count = divFloor(core_.dy(), row_height);\\n    int row_site_count = divFloor(core_.dx(), site_width_);\\n    for (int x = 0; x < row_site_count; x++) {\\n      for (int y = 0; y < row_count; y++) {\\n        Rect sub;\\n        // TODO: Site width here is wrong if multiple site widths are supported!\\n        sub.init(x * site_width_,\\n                 y * row_height,\\n                 (x + 1) * site_width_,\\n                 (y + 1) * row_height);\\n        Pixel* pixel = gridPixel(grid_info.grid_index, x, y);\\n        for (Group& group : groups_) {\\n          for (Rect& rect : group.regions) {\\n            if (!isInside(sub, rect) && checkOverlap(sub, rect)) {\\n              pixel->util = 0.0;\\n              pixel->cell = &dummy_cell_;\\n              pixel->is_valid = false;\\n            }\\n          }\\n        }\\n      }\\n    }\\n  }\\n}\\n\\n/* static */\\nbool Opendp::isInside(const Rect& cell, const Rect& box)\\n{\\n  return cell.xMin() >= box.xMin() && cell.xMax() <= box.xMax()\\n         && cell.yMin() >= box.yMin() && cell.yMax() <= box.yMax();\\n}\\n\\nbool Opendp::checkOverlap(const Rect& cell, const Rect& box)\\n{\\n  return box.xMin() < cell.xMax() && box.xMax() > cell.xMin()\\n         && box.yMin() < cell.yMax() && box.yMax() > cell.yMin();\\n}\\n\\nvoid Opendp::groupInitPixels()\\n{\\n  for (const auto& layer : grid_info_map_) {\\n    const GridInfo& grid_info = layer.second;\\n    for (int x = 0; x < grid_info.site_count; x++) {\\n      for (int y = 0; y < grid_info.row_count; y++) {\\n        Pixel* pixel = gridPixel(grid_info.grid_index, x, y);\\n        pixel->util = 0.0;\\n      }\\n    }\\n  }\\n  for (Group& group : groups_) {\\n    if (group.cells_.empty()) {\\n      logger_->warn(DPL, 42, \"No cells found in group {}. \", group.name);\\n      continue;\\n    }\\n    int row_height = group.cells_[0]->height_;\\n    int site_width = getSiteWidth(group.cells_[0]);\\n    GridInfo& grid_info = grid_info_map_[row_height];\\n    int grid_index = grid_info.grid_index;\\n    for (Rect& rect : group.regions) {\\n      debugPrint(logger_,\\n                 DPL,\\n                 \"detailed\",\\n                 1,\\n                 \"Group {} region [x{} y{}] [x{} y{}]\",\\n                 group.name,\\n                 rect.xMin(),\\n                 rect.yMin(),\\n                 rect.xMax(),\\n                 rect.yMax());\\n      int row_start = divCeil(rect.yMin(), row_height);\\n      int row_end = divFloor(rect.yMax(), row_height);\\n\\n      for (int k = row_start; k < row_end; k++) {\\n        int col_start = divCeil(rect.xMin(), site_width);\\n        int col_end = divFloor(rect.xMax(), site_width);\\n\\n        for (int l = col_start; l < col_end; l++) {\\n          Pixel* pixel = gridPixel(grid_index, l, k);\\n          pixel->util += 1.0;\\n        }\\n        if (rect.xMin() % site_width != 0) {\\n          Pixel* pixel = gridPixel(grid_index, col_start, k);\\n          pixel->util\\n              -= (rect.xMin() % site_width) / static_cast<double>(site_width);\\n        }\\n        if (rect.xMax() % site_width != 0) {\\n          Pixel* pixel = gridPixel(grid_index, col_end - 1, k);\\n          pixel->util -= ((site_width - rect.xMax()) % site_width)\\n                         / static_cast<double>(site_width);\\n        }\\n      }\\n    }\\n    for (Rect& rect : group.regions) {\\n      int row_start = divCeil(rect.yMin(), row_height);\\n      int row_end = divFloor(rect.yMax(), row_height);\\n\\n      for (int k = row_start; k < row_end; k++) {\\n        int col_start = divCeil(rect.xMin(), site_width);\\n        int col_end = divFloor(rect.xMax(), site_width);', metadata={'source': 'src/dpl/src/Grid.cpp', 'file_path': 'src/dpl/src/Grid.cpp', 'file_name': 'Grid.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (int k = row_start; k < row_end; k++) {\\n        int col_start = divCeil(rect.xMin(), site_width);\\n        int col_end = divFloor(rect.xMax(), site_width);\\n\\n        // Assign group to each pixel.\\n        for (int l = col_start; l < col_end; l++) {\\n          Pixel* pixel = gridPixel(grid_index, l, k);\\n          if (pixel->util == 1.0) {\\n            pixel->group_ = &group;\\n            pixel->is_valid = true;\\n            pixel->util = 1.0;\\n          } else if (pixel->util > 0.0 && pixel->util < 1.0) {\\n            pixel->cell = &dummy_cell_;\\n            pixel->util = 0.0;\\n            pixel->is_valid = false;\\n          }\\n        }\\n      }\\n    }\\n  }\\n}\\n\\nvoid Opendp::erasePixel(Cell* cell)\\n{\\n  if (!(isFixed(cell) || !cell->is_placed_)) {\\n    int row_height = getRowHeight(cell);\\n    int site_width = getSiteWidth(cell);\\n    int x_end = gridPaddedEndX(cell, site_width);\\n    int y_end = gridEndY(cell, row_height);\\n    int y_start = gridY(cell, row_height);\\n\\n    for (auto [layer_row_height, grid_info] : grid_info_map_) {\\n      int layer_y_start\\n          = map_coordinates(y_start, row_height, layer_row_height);\\n      int layer_y_end = map_coordinates(y_end, row_height, layer_row_height);\\n\\n      if (layer_y_end == layer_y_start) {\\n        ++layer_y_end;\\n      }\\n\\n      for (int x = gridPaddedX(cell, site_width); x < x_end; x++) {\\n        for (int y = layer_y_start; y < layer_y_end; y++) {\\n          Pixel* pixel = gridPixel(grid_info.grid_index, x, y);\\n          if (nullptr == pixel) {\\n            continue;\\n          }\\n          pixel->cell = nullptr;\\n          pixel->util = 0;\\n        }\\n      }\\n    }\\n    cell->is_placed_ = false;\\n    cell->hold_ = false;\\n  }\\n}\\n\\nint Opendp::map_coordinates(int original_coordinate,\\n                            int original_step,\\n                            int target_step) const\\n{\\n  return divFloor(original_step * original_coordinate, target_step);\\n}\\n\\nvoid Opendp::paintPixel(Cell* cell, int grid_x, int grid_y)\\n{\\n  assert(!cell->is_placed_);\\n  int x_end = grid_x + gridPaddedWidth(cell);\\n  int grid_height = gridHeight(cell);\\n  int y_end = grid_y + grid_height;\\n  int site_width = getSiteWidth(cell);\\n  int row_height = getRowHeight(cell);\\n  GridInfo grid_info = grid_info_map_.at(row_height);\\n  const int index_in_grid = grid_info.grid_index;\\n  setGridPaddedLoc(cell, grid_x, grid_y, site_width, row_height);\\n  cell->is_placed_ = true;\\n\\n  for (int x = grid_x; x < x_end; x++) {\\n    for (int y = grid_y; y < y_end; y++) {\\n      Pixel* pixel = gridPixel(index_in_grid, x, y);\\n      if (pixel->cell) {\\n        logger_->error(\\n            DPL, 13, \"Cannot paint grid because it is already occupied.\");\\n      } else {\\n        pixel->cell = cell;\\n        pixel->util = 1.0;\\n      }\\n    }\\n  }\\n\\n  for (const auto& layer : grid_info_map_) {\\n    if (layer.first == row_height) {\\n      continue;\\n    }\\n    int layer_x = map_coordinates(grid_x, site_width, site_width);\\n    int layer_x_end = map_coordinates(x_end, site_width, site_width);\\n    int layer_y = map_coordinates(grid_y, row_height, layer.first);\\n    int layer_y_end = map_coordinates(y_end, row_height, layer.first);\\n\\n    if (layer_x_end == layer_x) {\\n      ++layer_x_end;\\n    }\\n\\n    if (layer_y_end == layer_y) {\\n      ++layer_y_end;\\n    }\\n\\n    if (layer_y_end > layer.second.row_count) {\\n      // If there\\'s an uneven number of single row height cells, say 21.\\n      // The above layer mapping coordinates on double height rows will\\n      // round up, because they don\\'t know if there\\'s 11 or 10 rows of\\n      // double height cells. This just caps it to the right amount.\\n      layer_y_end = layer.second.row_count;\\n    }', metadata={'source': 'src/dpl/src/Grid.cpp', 'file_path': 'src/dpl/src/Grid.cpp', 'file_name': 'Grid.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (int x = layer_x; x < layer_x_end; x++) {\\n      for (int y = layer_y; y < layer_y_end; y++) {\\n        Pixel* pixel = gridPixel(layer.second.grid_index, x, y);\\n        if (pixel->cell) {\\n          // Checks that the row heights of the found cell match the row height\\n          // of this layer. If they don\\'t, it means that this pixel is partially\\n          // filled by a single-height or shorter cell, which is allowed.\\n          // However, if they do match, it means that we are trying to overwrite\\n          // a double-height cell placement, which is an error.\\n\\n          pair<int, GridInfo> grid_info_candidate = getRowInfo(pixel->cell);\\n          if (grid_info_candidate.first == layer.first) {\\n            // Occupied by a multi-height cell this should not happen.\\n            logger_->error(\\n                DPL,\\n                41,\\n                \"Cannot paint grid because another layer is already occupied.\");\\n          } else {\\n            // We might not want to overwrite the cell that\\'s already here.\\n            continue;\\n          }\\n        }\\n\\n        pixel->cell = cell;\\n        pixel->util = 1.0;\\n      }\\n    }\\n  }\\n\\n  cell->orient_ = gridPixel(index_in_grid, grid_x, grid_y)->orient_;\\n}\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/Grid.cpp', 'file_path': 'src/dpl/src/Grid.cpp', 'file_name': 'Grid.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"dpl/MakeOpendp.h\"\\n\\n#include <tcl.h>\\n\\n#include \"dpl/Opendp.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/StaMain.hh\"\\n\\nnamespace sta {\\n// Tcl files encoded into strings.\\nextern const char* dpl_tcl_inits[];\\n}  // namespace sta\\n\\nextern \"C\" {\\nextern int Dpl_Init(Tcl_Interp* interp);\\n}\\n\\nnamespace ord {\\n\\ndpl::Opendp* makeOpendp()\\n{\\n  return new dpl::Opendp;\\n}\\n\\nvoid deleteOpendp(dpl::Opendp* opendp)\\n{\\n  delete opendp;\\n}\\n\\nvoid initOpendp(OpenRoad* openroad)\\n{\\n  Tcl_Interp* tcl_interp = openroad->tclInterp();\\n  // Define swig TCL commands.\\n  Dpl_Init(tcl_interp);\\n  // Eval encoded sta TCL sources.\\n  sta::evalTclInit(tcl_interp, sta::dpl_tcl_inits);\\n  openroad->getOpendp()->init(openroad->getDb(), openroad->getLogger());\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/dpl/src/MakeOpendp.cpp', 'file_path': 'src/dpl/src/MakeOpendp.cpp', 'file_name': 'MakeOpendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n%module dpl_py\\n\\n%{\\n\\n#include \"ord/OpenRoad.hh\"\\n#include \"dpl/Opendp.h\"\\n#include \"utl/Logger.h\"\\n\\nusing std::vector;\\nusing namespace odb;\\n\\n%}\\n\\n%include \"../../Exception-py.i\"\\n\\n%include <std_unordered_map.i>\\n%include <std_set.i>\\n\\n%import \"odb.i\"\\n%import \"odb/dbTypes.h\"\\n\\n%include \"dpl/Opendp.h\"', metadata={'source': 'src/dpl/src/Opendp-py.i', 'file_path': 'src/dpl/src/Opendp-py.i', 'file_name': 'Opendp-py.i', 'file_type': '.i'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// Original authors: SangGi Do(sanggido@unist.ac.kr), Mingyu\\n// Woo(mwoo@eng.ucsd.edu)\\n//          (respective Ph.D. advisors: Seokhyeong Kang, Andrew B. Kahng)\\n// Rewrite by James Cherry, Parallax Software, Inc.\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// Copyright (c) 2018, SangGi Do and Mingyu Woo\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"dpl/Opendp.h\"\\n\\n#include <boost/property_tree/json_parser.hpp>\\n#include <boost/property_tree/ptree.hpp>\\n#include <cfloat>\\n#include <cmath>\\n#include <limits>\\n#include <map>\\n\\n#include \"DplObserver.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace dpl {\\n\\nusing std::round;\\nusing std::string;\\n\\nusing utl::DPL;\\n\\nusing odb::dbMasterType;\\nusing odb::dbNet;\\nusing odb::Rect;\\n\\nconst char* Cell::name() const\\n{\\n  return db_inst_->getConstName();\\n}\\n\\nint64_t Cell::area() const\\n{\\n  dbMaster* master = db_inst_->getMaster();\\n  return int64_t(master->getWidth()) * master->getHeight();\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nbool Opendp::isFixed(const Cell* cell) const\\n{\\n  return cell == &dummy_cell_ || cell->db_inst_->isFixed();\\n}\\n\\nbool Opendp::isMultiRow(const Cell* cell) const\\n{\\n  auto iter = db_master_map_.find(cell->db_inst_->getMaster());\\n  assert(iter != db_master_map_.end());\\n  return iter->second.is_multi_row;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nOpendp::Opendp()\\n{\\n  dummy_cell_.is_placed_ = true;\\n}\\n\\nOpendp::~Opendp() = default;\\n\\nvoid Opendp::init(dbDatabase* db, Logger* logger)\\n{\\n  db_ = db;\\n  logger_ = logger;\\n}\\n\\nvoid Opendp::initBlock()\\n{\\n  block_ = db_->getChip()->getBlock();\\n  core_ = block_->getCoreArea();\\n}\\n\\nvoid Opendp::setPaddingGlobal(int left, int right)\\n{\\n  pad_left_ = left;\\n  pad_right_ = right;\\n}\\n\\nvoid Opendp::setPadding(dbInst* inst, int left, int right)\\n{\\n  inst_padding_map_[inst] = std::make_pair(left, right);\\n}\\n\\nvoid Opendp::setPadding(dbMaster* master, int left, int right)\\n{\\n  master_padding_map_[master] = std::make_pair(left, right);\\n}\\n\\nbool Opendp::havePadding() const\\n{\\n  return pad_left_ > 0 || pad_right_ > 0 || !master_padding_map_.empty()\\n         || !inst_padding_map_.empty();\\n}\\n\\nvoid Opendp::setDebug(std::unique_ptr<DplObserver>& observer)\\n{\\n  debug_observer_ = std::move(observer);\\n}', metadata={'source': 'src/dpl/src/Opendp.cpp', 'file_path': 'src/dpl/src/Opendp.cpp', 'file_name': 'Opendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Opendp::setDebug(std::unique_ptr<DplObserver>& observer)\\n{\\n  debug_observer_ = std::move(observer);\\n}\\n\\nvoid Opendp::detailedPlacement(int max_displacement_x,\\n                               int max_displacement_y,\\n                               const std::string& report_file_name,\\n                               bool disallow_one_site_gaps)\\n{\\n  importDb();\\n\\n  if (have_fillers_) {\\n    logger_->warn(DPL, 37, \"Use remove_fillers before detailed placement.\");\\n  }\\n\\n  if (max_displacement_x == 0 || max_displacement_y == 0) {\\n    // defaults\\n    max_displacement_x_ = 500;\\n    max_displacement_y_ = 100;\\n  } else {\\n    max_displacement_x_ = max_displacement_x;\\n    max_displacement_y_ = max_displacement_y;\\n  }\\n  disallow_one_site_gaps_ = disallow_one_site_gaps;\\n  if (!have_one_site_cells_) {\\n    // If 1-site fill cell is not detected && no disallow_one_site_gaps flag:\\n    // warn the user then continue as normal\\n    if (!disallow_one_site_gaps_) {\\n      logger_->warn(DPL,\\n                    38,\\n                    \"No 1-site fill cells detected.  To remove 1-site gaps use \"\\n                    \"the -disallow_one_site_gaps flag.\");\\n    }\\n  }\\n  hpwl_before_ = hpwl();\\n  detailedPlacement();\\n  // Save displacement stats before updating instance DB locations.\\n  findDisplacementStats();\\n  updateDbInstLocations();\\n  if (!placement_failures_.empty()) {\\n    logger_->info(DPL,\\n                  34,\\n                  \"Detailed placement failed on the following {} instances:\",\\n                  placement_failures_.size());\\n    for (auto cell : placement_failures_) {\\n      logger_->info(DPL, 35, \" {}\", cell->name());\\n    }\\n\\n    if (!report_file_name.empty()) {\\n      writeJsonReport(\\n          report_file_name, {}, {}, {}, {}, {}, {}, placement_failures_);\\n    }\\n    logger_->error(DPL, 36, \"Detailed placement failed.\");\\n  }\\n}\\n\\nvoid Opendp::updateDbInstLocations()\\n{\\n  for (Cell& cell : cells_) {\\n    if (!isFixed(&cell) && isStdCell(&cell)) {\\n      dbInst* db_inst_ = cell.db_inst_;\\n      // Only move the instance if necessary to avoid triggering callbacks.\\n      if (db_inst_->getOrient() != cell.orient_) {\\n        db_inst_->setOrient(cell.orient_);\\n      }\\n      int x = core_.xMin() + cell.x_;\\n      int y = core_.yMin() + cell.y_;\\n      int inst_x, inst_y;\\n      db_inst_->getLocation(inst_x, inst_y);\\n      if (x != inst_x || y != inst_y) {\\n        db_inst_->setLocation(x, y);\\n      }\\n    }\\n  }\\n}\\n\\nvoid Opendp::reportLegalizationStats() const\\n{\\n  logger_->report(\"Placement Analysis\");\\n  logger_->report(\"---------------------------------\");\\n  logger_->report(\"total displacement   {:10.1f} u\",\\n                  dbuToMicrons(displacement_sum_));\\n  logger_->metric(\"design__instance__displacement__total\",\\n                  dbuToMicrons(displacement_sum_));\\n  logger_->report(\"average displacement {:10.1f} u\",\\n                  dbuToMicrons(displacement_avg_));\\n  logger_->metric(\"design__instance__displacement__mean\",\\n                  dbuToMicrons(displacement_avg_));\\n  logger_->report(\"max displacement     {:10.1f} u\",\\n                  dbuToMicrons(displacement_max_));\\n  logger_->metric(\"design__instance__displacement__max\",\\n                  dbuToMicrons(displacement_max_));\\n  logger_->report(\"original HPWL        {:10.1f} u\",\\n                  dbuToMicrons(hpwl_before_));\\n  double hpwl_legal = hpwl();\\n  logger_->report(\"legalized HPWL       {:10.1f} u\", dbuToMicrons(hpwl_legal));\\n  logger_->metric(\"route__wirelength__estimated\", dbuToMicrons(hpwl_legal));\\n  int hpwl_delta\\n      = (hpwl_before_ == 0.0)\\n            ? 0.0\\n            : round((hpwl_legal - hpwl_before_) / hpwl_before_ * 100);\\n  logger_->report(\"delta HPWL           {:10} %\", hpwl_delta);\\n  logger_->report(\"\");\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nvoid Opendp::findDisplacementStats()\\n{\\n  displacement_avg_ = 0;\\n  displacement_sum_ = 0;\\n  displacement_max_ = 0;', metadata={'source': 'src/dpl/src/Opendp.cpp', 'file_path': 'src/dpl/src/Opendp.cpp', 'file_name': 'Opendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='////////////////////////////////////////////////////////////////\\n\\nvoid Opendp::findDisplacementStats()\\n{\\n  displacement_avg_ = 0;\\n  displacement_sum_ = 0;\\n  displacement_max_ = 0;\\n\\n  for (const Cell& cell : cells_) {\\n    int displacement = disp(&cell);\\n    displacement_sum_ += displacement;\\n    if (displacement > displacement_max_) {\\n      displacement_max_ = displacement;\\n    }\\n  }\\n  if (!cells_.empty()) {\\n    displacement_avg_ = displacement_sum_ / cells_.size();\\n  } else {\\n    displacement_avg_ = 0.0;\\n  }\\n}\\n\\n// Note that this does NOT use cell/core coordinates.\\nint64_t Opendp::hpwl() const\\n{\\n  int64_t hpwl_sum = 0;\\n  for (dbNet* net : block_->getNets()) {\\n    hpwl_sum += hpwl(net);\\n  }\\n  return hpwl_sum;\\n}\\n\\nint64_t Opendp::hpwl(dbNet* net) const\\n{\\n  if (net->getSigType().isSupply()) {\\n    return 0;\\n  }\\n\\n  Rect bbox = net->getTermBBox();\\n  return bbox.dx() + bbox.dy();\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nPoint Opendp::initialLocation(const Cell* cell, bool padded) const\\n{\\n  int loc_x, loc_y;\\n  cell->db_inst_->getLocation(loc_x, loc_y);\\n  int site_width = getSiteWidth(cell);\\n  loc_x -= core_.xMin();\\n  if (padded) {\\n    loc_x -= padLeft(cell) * site_width;\\n  }\\n  loc_y -= core_.yMin();\\n  return Point(loc_x, loc_y);\\n}\\n\\nint Opendp::disp(const Cell* cell) const\\n{\\n  Point init = initialLocation(cell, false);\\n  return abs(init.getX() - cell->x_) + abs(init.getY() - cell->y_);\\n}\\n\\nbool Opendp::isPaddedType(dbInst* inst) const\\n{\\n  dbMasterType type = inst->getMaster()->getType();\\n  // Use switch so if new types are added we get a compiler warning.\\n  switch (type) {\\n    case dbMasterType::CORE:\\n    case dbMasterType::CORE_ANTENNACELL:\\n    case dbMasterType::CORE_FEEDTHRU:\\n    case dbMasterType::CORE_TIEHIGH:\\n    case dbMasterType::CORE_TIELOW:\\n    case dbMasterType::CORE_WELLTAP:\\n    case dbMasterType::ENDCAP:\\n    case dbMasterType::ENDCAP_PRE:\\n    case dbMasterType::ENDCAP_POST:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTEDGE:\\n    case dbMasterType::ENDCAP_LEF58_LEFTEDGE:\\n      return true;\\n    case dbMasterType::CORE_SPACER:\\n    case dbMasterType::BLOCK:\\n    case dbMasterType::BLOCK_BLACKBOX:\\n    case dbMasterType::BLOCK_SOFT:\\n    case dbMasterType::ENDCAP_TOPLEFT:\\n    case dbMasterType::ENDCAP_TOPRIGHT:\\n    case dbMasterType::ENDCAP_BOTTOMLEFT:\\n    case dbMasterType::ENDCAP_BOTTOMRIGHT:\\n    case dbMasterType::ENDCAP_LEF58_BOTTOMEDGE:\\n    case dbMasterType::ENDCAP_LEF58_TOPEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTBOTTOMEDGE:\\n    case dbMasterType::ENDCAP_LEF58_LEFTBOTTOMEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTTOPEDGE:\\n    case dbMasterType::ENDCAP_LEF58_LEFTTOPEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTBOTTOMCORNER:\\n    case dbMasterType::ENDCAP_LEF58_LEFTBOTTOMCORNER:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTTOPCORNER:\\n    case dbMasterType::ENDCAP_LEF58_LEFTTOPCORNER:\\n      // These classes are completely ignored by the placer.\\n    case dbMasterType::COVER:\\n    case dbMasterType::COVER_BUMP:\\n    case dbMasterType::RING:\\n    case dbMasterType::PAD:\\n    case dbMasterType::PAD_AREAIO:\\n    case dbMasterType::PAD_INPUT:\\n    case dbMasterType::PAD_OUTPUT:\\n    case dbMasterType::PAD_INOUT:\\n    case dbMasterType::PAD_POWER:\\n    case dbMasterType::PAD_SPACER:\\n    case dbMasterType::NONE:\\n      return false;\\n  }\\n  // gcc warniing\\n  return false;\\n}', metadata={'source': 'src/dpl/src/Opendp.cpp', 'file_path': 'src/dpl/src/Opendp.cpp', 'file_name': 'Opendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='bool Opendp::isStdCell(const Cell* cell) const\\n{\\n  dbMasterType type = cell->db_inst_->getMaster()->getType();\\n  // Use switch so if new types are added we get a compiler warning.\\n  switch (type) {\\n    case dbMasterType::CORE:\\n    case dbMasterType::CORE_ANTENNACELL:\\n    case dbMasterType::CORE_FEEDTHRU:\\n    case dbMasterType::CORE_TIEHIGH:\\n    case dbMasterType::CORE_TIELOW:\\n    case dbMasterType::CORE_SPACER:\\n    case dbMasterType::CORE_WELLTAP:\\n      return true;\\n    case dbMasterType::BLOCK:\\n    case dbMasterType::BLOCK_BLACKBOX:\\n    case dbMasterType::BLOCK_SOFT:\\n    case dbMasterType::ENDCAP:\\n    case dbMasterType::ENDCAP_PRE:\\n    case dbMasterType::ENDCAP_POST:\\n    case dbMasterType::ENDCAP_TOPLEFT:\\n    case dbMasterType::ENDCAP_TOPRIGHT:\\n    case dbMasterType::ENDCAP_BOTTOMLEFT:\\n    case dbMasterType::ENDCAP_BOTTOMRIGHT:\\n    case dbMasterType::ENDCAP_LEF58_BOTTOMEDGE:\\n    case dbMasterType::ENDCAP_LEF58_TOPEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTEDGE:\\n    case dbMasterType::ENDCAP_LEF58_LEFTEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTBOTTOMEDGE:\\n    case dbMasterType::ENDCAP_LEF58_LEFTBOTTOMEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTTOPEDGE:\\n    case dbMasterType::ENDCAP_LEF58_LEFTTOPEDGE:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTBOTTOMCORNER:\\n    case dbMasterType::ENDCAP_LEF58_LEFTBOTTOMCORNER:\\n    case dbMasterType::ENDCAP_LEF58_RIGHTTOPCORNER:\\n    case dbMasterType::ENDCAP_LEF58_LEFTTOPCORNER:\\n      // These classes are completely ignored by the placer.\\n    case dbMasterType::COVER:\\n    case dbMasterType::COVER_BUMP:\\n    case dbMasterType::RING:\\n    case dbMasterType::PAD:\\n    case dbMasterType::PAD_AREAIO:\\n    case dbMasterType::PAD_INPUT:\\n    case dbMasterType::PAD_OUTPUT:\\n    case dbMasterType::PAD_INOUT:\\n    case dbMasterType::PAD_POWER:\\n    case dbMasterType::PAD_SPACER:\\n    case dbMasterType::NONE:\\n      return false;\\n  }\\n  // gcc warniing\\n  return false;\\n}\\n\\n/* static */\\nbool Opendp::isBlock(const Cell* cell)\\n{\\n  dbMasterType type = cell->db_inst_->getMaster()->getType();\\n  return type == dbMasterType::BLOCK;\\n}\\n\\nint Opendp::padLeft(const Cell* cell) const\\n{\\n  return padLeft(cell->db_inst_);\\n}\\n\\nint Opendp::padLeft(dbInst* inst) const\\n{\\n  if (isPaddedType(inst)) {\\n    auto itr1 = inst_padding_map_.find(inst);\\n    if (itr1 != inst_padding_map_.end()) {\\n      return itr1->second.first;\\n    }\\n    auto itr2 = master_padding_map_.find(inst->getMaster());\\n    if (itr2 != master_padding_map_.end()) {\\n      return itr2->second.first;\\n    }\\n    return pad_left_;\\n  }\\n  return 0;\\n}\\n\\nint Opendp::padRight(const Cell* cell) const\\n{\\n  return padRight(cell->db_inst_);\\n}\\n\\nint Opendp::padRight(dbInst* inst) const\\n{\\n  if (isPaddedType(inst)) {\\n    auto itr1 = inst_padding_map_.find(inst);\\n    if (itr1 != inst_padding_map_.end()) {\\n      return itr1->second.second;\\n    }\\n    auto itr2 = master_padding_map_.find(inst->getMaster());\\n    if (itr2 != master_padding_map_.end()) {\\n      return itr2->second.second;\\n    }\\n    return pad_right_;\\n  }\\n  return 0;\\n}\\n\\nint Opendp::paddedWidth(const Cell* cell, int site_width) const\\n{\\n  return cell->width_ + (padLeft(cell) + padRight(cell)) * site_width;\\n}\\n\\nint Opendp::paddedWidth(const Cell* cell) const\\n{\\n  int site_width = getSiteWidth(cell);\\n  return cell->width_ + (padLeft(cell) + padRight(cell)) * site_width;\\n}\\n\\nint Opendp::gridPaddedWidth(const Cell* cell, int site_width) const\\n{\\n  return divCeil(paddedWidth(cell), site_width);\\n}\\n\\nint Opendp::gridPaddedWidth(const Cell* cell) const\\n{\\n  int site_width = getSiteWidth(cell);\\n  return divCeil(paddedWidth(cell), site_width);\\n}\\n\\nint Opendp::gridHeight(const Cell* cell, int row_height) const\\n{\\n  return divCeil(cell->height_, row_height);\\n}\\n\\nint Opendp::gridHeight(const Cell* cell) const\\n{\\n  int row_height = getRowHeight(cell);\\n  return divCeil(cell->height_, row_height);\\n}\\n\\nint64_t Opendp::paddedArea(const Cell* cell) const\\n{\\n  return int64_t(paddedWidth(cell)) * cell->height_;\\n}', metadata={'source': 'src/dpl/src/Opendp.cpp', 'file_path': 'src/dpl/src/Opendp.cpp', 'file_name': 'Opendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int64_t Opendp::paddedArea(const Cell* cell) const\\n{\\n  return int64_t(paddedWidth(cell)) * cell->height_;\\n}\\n\\n// Callers should probably be using gridPaddedWidth.\\nint Opendp::gridNearestWidth(const Cell* cell, int site_width) const\\n{\\n  return divRound(paddedWidth(cell), site_width);\\n}\\n\\nint Opendp::gridNearestWidth(const Cell* cell) const\\n{\\n  int site_width = getSiteWidth(cell);\\n  return divRound(paddedWidth(cell), site_width);\\n}\\n\\n// Callers should probably be using gridHeight.\\nint Opendp::gridNearestHeight(const Cell* cell, int row_height) const\\n{\\n  return divRound(cell->height_, row_height);\\n}\\n\\nint Opendp::gridNearestHeight(const Cell* cell) const\\n{\\n  int row_height = getRowHeight(cell);\\n  return divRound(cell->height_, row_height);\\n}\\n\\nint Opendp::gridEndX(int x, int site_width) const\\n{\\n  return divCeil(x, site_width);\\n}\\n\\nint Opendp::gridY(int y, int row_height) const\\n{\\n  return y / row_height;\\n}\\n\\nint Opendp::gridEndY(int y, int row_height) const\\n{\\n  return divCeil(y, row_height);\\n}\\n\\nint Opendp::gridX(int x, int site_width) const\\n{\\n  return x / site_width;\\n}\\n\\nint Opendp::gridX(const Cell* cell, int site_width) const\\n{\\n  return gridX(cell->x_, site_width);\\n}\\n\\nint Opendp::gridX(const Cell* cell) const\\n{\\n  return gridX(cell->x_, getSiteWidth(cell));\\n}\\n\\nint Opendp::gridPaddedX(const Cell* cell) const\\n{\\n  return gridX(cell->x_ - padLeft(cell) * getSiteWidth(cell),\\n               getSiteWidth(cell));\\n}\\n\\nint Opendp::gridPaddedX(const Cell* cell, int site_width) const\\n{\\n  return gridX(cell->x_ - padLeft(cell) * site_width, site_width);\\n}\\n\\nint Opendp::getRowCount(const Cell* cell) const\\n{\\n  return getRowCount(getRowHeight(cell));\\n}\\n\\nint Opendp::getRowCount(int row_height) const\\n{\\n  return divFloor(core_.dy(), row_height);\\n}\\n\\nint Opendp::getRowHeight(const Cell* cell) const\\n{\\n  int row_height = this->getRowInfo(cell).first;\\n  return row_height;\\n}\\n\\npair<int, GridInfo> Opendp::getRowInfo(const Cell* cell) const\\n{\\n  if (grid_info_map_.empty()) {\\n    logger_->error(DPL, 43, \"No grid layers mapped.\");\\n  }\\n  auto layer = this->grid_info_map_.lower_bound(cell->height_);\\n  if (layer == this->grid_info_map_.end()) {\\n    // this means the cell is taller than any layer\\n    logger_->error(DPL,\\n                   44,\\n                   \"Cell {} with height {} is taller than any row.\",\\n                   cell->name(),\\n                   cell->height_);\\n  }\\n  return std::make_pair(layer->first, layer->second);\\n}\\n\\nGridInfo Opendp::getGridInfo(const Cell* cell) const\\n{\\n  int layer_height = getRowHeight(cell);\\n  return grid_info_map_.at(layer_height);\\n}\\n\\nint Opendp::getSiteWidth(const Cell* cell) const\\n{\\n  // TODO: this is not complete, it is here so that future changes to the code\\n  // are easier\\n  return site_width_;\\n}\\n\\nint Opendp::gridY(const Cell* cell) const\\n{\\n  int row_height = getRowHeight(cell);\\n  return gridY(cell->y_, row_height);\\n}\\n\\nint Opendp::gridY(const Cell* cell, int row_height) const\\n{\\n  return gridY(cell->y_, row_height);\\n}\\n\\nvoid Opendp::setGridPaddedLoc(Cell* cell,\\n                              int x,\\n                              int y,\\n                              int site_width,\\n                              int row_height) const\\n{\\n  cell->x_ = (x + padLeft(cell)) * site_width;\\n  cell->y_ = y * row_height;\\n}\\n\\nint Opendp::gridPaddedEndX(const Cell* cell, int site_width) const\\n{\\n  return divCeil(cell->x_ + cell->width_ + padRight(cell) * site_width,\\n                 site_width);\\n}\\n\\nint Opendp::gridPaddedEndX(const Cell* cell) const\\n{\\n  int site_width = getSiteWidth(cell);\\n  return divCeil(cell->x_ + cell->width_ + padRight(cell) * site_width,\\n                 site_width);\\n}\\n\\nint Opendp::gridEndX(const Cell* cell, int site_width) const\\n{\\n  return divCeil(cell->x_ + cell->width_, site_width);\\n}\\n\\nint Opendp::gridEndX(const Cell* cell) const\\n{\\n  int site_width = getSiteWidth(cell);\\n  return divCeil(cell->x_ + cell->width_, site_width);\\n}', metadata={'source': 'src/dpl/src/Opendp.cpp', 'file_path': 'src/dpl/src/Opendp.cpp', 'file_name': 'Opendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int Opendp::gridEndX(const Cell* cell) const\\n{\\n  int site_width = getSiteWidth(cell);\\n  return divCeil(cell->x_ + cell->width_, site_width);\\n}\\n\\nint Opendp::gridEndY(const Cell* cell, int row_height) const\\n{\\n  return divCeil(cell->y_ + cell->height_, row_height);\\n}\\n\\ndouble Opendp::dbuToMicrons(int64_t dbu) const\\n{\\n  double dbu_micron = db_->getTech()->getDbUnitsPerMicron();\\n  return dbu / dbu_micron;\\n}\\n\\ndouble Opendp::dbuAreaToMicrons(int64_t dbu_area) const\\n{\\n  double dbu_micron = db_->getTech()->getDbUnitsPerMicron();\\n  return dbu_area / (dbu_micron * dbu_micron);\\n}\\n\\nint divRound(int dividend, int divisor)\\n{\\n  return round(static_cast<double>(dividend) / divisor);\\n}\\n\\nint divCeil(int dividend, int divisor)\\n{\\n  return ceil(static_cast<double>(dividend) / divisor);\\n}\\n\\nint divFloor(int dividend, int divisor)\\n{\\n  return dividend / divisor;\\n}\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/Opendp.cpp', 'file_path': 'src/dpl/src/Opendp.cpp', 'file_name': 'Opendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%{\\n\\n#include \"ord/OpenRoad.hh\"\\n#include \"Graphics.h\"\\n#include \"DplObserver.h\"\\n#include \"dpl/Opendp.h\"\\n#include \"utl/Logger.h\"\\n\\n\\n\\nnamespace dpl {\\n\\nusing std::vector;\\n\\n// Swig vector type in does not seem to work at all.\\n// (see odb/src/swig/common/polgon.i)\\n// Copied from opensta/tcl/StaTcl.i\\ntemplate <class TYPE>\\nvector<TYPE> *\\ntclListSeq(Tcl_Obj *const source,\\n\\t   swig_type_info *swig_type,\\n\\t   Tcl_Interp *interp)\\n{\\n  int argc;\\n  Tcl_Obj **argv;\\n\\n  if (Tcl_ListObjGetElements(interp, source, &argc, &argv) == TCL_OK\\n      && argc > 0) {\\n    vector<TYPE> *seq = new vector<TYPE>;\\n    for (int i = 0; i < argc; i++) {\\n      void *obj;\\n      // Ignore returned TCL_ERROR because can\\'t get swig_type_info.\\n      SWIG_ConvertPtr(argv[i], &obj, swig_type, false);\\n      seq->push_back(reinterpret_cast<TYPE>(obj));\\n    }\\n    return seq;\\n  }\\n  else\\n    return nullptr;\\n}\\n  \\ndpl::dbMasterSeq *\\ntclListSeqdbMaster(Tcl_Obj *const source,\\n                   Tcl_Interp *interp)\\n{\\n  return tclListSeq<odb::dbMaster*>(source, SWIGTYPE_p_odb__dbMaster, interp);\\n}\\n\\n}\\n\\n%}\\n\\n%include \"../../Exception.i\"\\n\\n%typemap(in) dpl::dbMasterSeq * {\\n  $1 = dpl::tclListSeqdbMaster($input, interp);\\n}\\n\\n%inline %{\\n\\nnamespace dpl {\\n\\nvoid\\ndetailed_placement_cmd(int max_displacment_x,\\n                       int max_displacment_y,\\n                       bool disallow_one_site_gaps,\\n                       const char* report_file_name){\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->detailedPlacement(max_displacment_x, max_displacment_y, std::string(report_file_name), disallow_one_site_gaps);\\n}\\n\\nvoid\\nreport_legalization_stats()\\n{\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->reportLegalizationStats();\\n}\\n\\nvoid\\ncheck_placement_cmd(bool verbose, bool disallow_one_site_gaps, const char* report_file_name)\\n{\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->checkPlacement(verbose, disallow_one_site_gaps, std::string(report_file_name));\\n}\\n\\n\\nvoid\\nset_padding_global(int left,\\n                   int right)\\n{\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->setPaddingGlobal(left, right);\\n}', metadata={'source': 'src/dpl/src/Opendp.i', 'file_path': 'src/dpl/src/Opendp.i', 'file_name': 'Opendp.i', 'file_type': '.i'}),\n",
       " Document(page_content='void\\nset_padding_global(int left,\\n                   int right)\\n{\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->setPaddingGlobal(left, right);\\n}\\n\\nvoid\\nset_padding_master(odb::dbMaster *master,\\n                   int left,\\n                   int right)\\n{\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->setPadding(master, left, right);\\n}\\n\\nvoid\\nset_padding_inst(odb::dbInst *inst,\\n                 int left,\\n                 int right)\\n{\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->setPadding(inst, left, right);\\n}\\n\\nvoid\\nfiller_placement_cmd(dpl::dbMasterSeq *filler_masters,\\n                     const char* prefix)\\n{\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->fillerPlacement(filler_masters, prefix);\\n}\\n\\nvoid\\nremove_fillers_cmd()\\n{\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->removeFillers();\\n}\\n\\nvoid\\noptimize_mirroring_cmd()\\n{\\n  dpl::Opendp *opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  opendp->optimizeMirroring();\\n}\\n\\nvoid\\nset_debug_cmd(float min_displacement,\\n              const odb::dbInst* debug_instance)\\n{\\n  dpl::Opendp* opendp = ord::OpenRoad::openRoad()->getOpendp();\\n  if (dpl::Graphics::guiActive()) {\\n      std::unique_ptr<DplObserver> graphics = std::make_unique<dpl::Graphics>(\\n          opendp, min_displacement, debug_instance);\\n      opendp->setDebug(graphics);\\n  }\\n}\\n\\n} // namespace\\n\\n%} // inline', metadata={'source': 'src/dpl/src/Opendp.i', 'file_path': 'src/dpl/src/Opendp.i', 'file_name': 'Opendp.i', 'file_type': '.i'}),\n",
       " Document(page_content='#############################################################################\\n##\\n## Copyright (c) 2019, The Regents of the University of California\\n## All rights reserved.\\n##\\n## BSD 3-Clause License\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n#############################################################################\\n\\nsta::define_cmd_args \"detailed_placement\" {[-max_displacement disp|{disp_x disp_y}] [-disallow_one_site_gaps] [-report_file_name file_name]}\\n\\nproc detailed_placement { args } {\\n  sta::parse_key_args \"detailed_placement\" args \\\\\\n    keys {-max_displacement -report_file_name} flags {-disallow_one_site_gaps}\\n\\nset disallow_one_site_gaps [info exists flags(-disallow_one_site_gaps)]\\n  if { [info exists keys(-max_displacement)] } {\\n    set max_displacement $keys(-max_displacement)\\n    if { [llength $max_displacement] == 1 } {\\n      sta::check_positive_integer \"-max_displacement\" $max_displacement\\n      set max_displacement_x $max_displacement\\n      set max_displacement_y $max_displacement\\n    } elseif { [llength $max_displacement] == 2 } {\\n      lassign $max_displacement max_displacement_x max_displacement_y\\n      sta::check_positive_integer \"-max_displacement\" $max_displacement_x\\n      sta::check_positive_integer \"-max_displacement\" $max_displacement_y\\n    } else {\\n      sta::error DPL 31 \"-max_displacement disp|{disp_x disp_y}\"\\n    }\\n  } else {\\n    # use default displacement\\n    set max_displacement_x 0\\n    set max_displacement_y 0\\n  }\\n  set file_name \"\"\\n  if { [info exists keys(-report_file_name) ] } {\\n    set file_name $keys(-report_file_name)\\n  }\\n\\n  sta::check_argc_eq0 \"detailed_placement\" $args\\n  if { [ord::db_has_rows] } {\\n    set site [dpl::get_row_site]\\n    # Convert displacement from microns to sites.\\n    set max_displacement_x [expr [ord::microns_to_dbu $max_displacement_x] \\\\\\n                              / [$site getWidth]]\\n    set max_displacement_y [expr [ord::microns_to_dbu $max_displacement_y] \\\\\\n                              / [$site getHeight]]\\n    dpl::detailed_placement_cmd $max_displacement_x $max_displacement_y \\\\\\n                                $disallow_one_site_gaps $file_name \\n    dpl::report_legalization_stats\\n  } else {\\n    utl::error \"DPL\" 27 \"no rows defined in design. Use initialize_floorplan to add rows.\"\\n  }\\n}', metadata={'source': 'src/dpl/src/Opendp.tcl', 'file_path': 'src/dpl/src/Opendp.tcl', 'file_name': 'Opendp.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='sta::define_cmd_args \"set_placement_padding\" { -global|-masters masters|-instances insts\\\\\\n                                                 [-right site_count]\\\\\\n                                                 [-left site_count] \\\\\\n                                                 [instances]\\\\\\n                                               }\\n\\nproc set_placement_padding { args } {\\n  sta::parse_key_args \"set_placement_padding\" args \\\\\\n    keys {-masters -instances -right -left} flags {-global}\\n\\n  set left 0\\n  if { [info exists keys(-left)] } {\\n    set left $keys(-left)\\n    sta::check_positive_integer \"-left\" $left\\n  }\\n  set right 0\\n  if { [info exists keys(-right)] } {\\n    set right $keys(-right)\\n    sta::check_positive_integer \"-right\" $right\\n  }\\n\\n  sta::check_argc_eq0 \"set_placement_padding\" $args\\n  if { [info exists flags(-global)] } {\\n    dpl::set_padding_global $left $right\\n  } elseif { [info exists keys(-masters)] } {\\n    set masters [dpl::get_masters_arg \"-masters\" $keys(-masters)]\\n    foreach master $masters {\\n      dpl::set_padding_master $master $left $right\\n    }\\n  } elseif { [info exists keys(-instances)] } {\\n    # sta::get_instances_error supports sdc get_cells\\n    set insts [sta::get_instances_error \"-instances\" $keys(-instances)]\\n    foreach inst $insts {\\n      set db_inst [sta::sta_to_db_inst $inst]\\n      dpl::set_padding_inst $db_inst $left $right\\n    }\\n  }\\n}\\n\\nsta::define_cmd_args \"filler_placement\" { [-prefix prefix] filler_masters }\\n\\nproc filler_placement { args } {\\n  sta::parse_key_args \"filler_placement\" args \\\\\\n    keys {-prefix} flags {}\\n  \\n  set prefix \"FILLER_\"\\n  if { [info exists keys(-prefix)] } {\\n    set prefix $keys(-prefix)\\n  }\\n  \\n  sta::check_argc_eq1 \"filler_placement\" $args\\n  set filler_masters [dpl::get_masters_arg \"filler_masters\" [lindex $args 0]]\\n  dpl::filler_placement_cmd $filler_masters $prefix\\n}\\n\\nsta::define_cmd_args \"remove_fillers\" {}\\n\\nproc remove_fillers { args } {\\n  sta::check_argc_eq0 \"remove_fillers\" $args\\n  dpl::remove_fillers_cmd\\n}\\n\\nsta::define_cmd_args \"check_placement\" {[-verbose] [-disallow_one_site_gaps] [-report_file_name file_name]}\\n\\nproc check_placement { args } {\\n  sta::parse_key_args \"check_placement\" args \\\\\\n    keys {-report_file_name} flags {-verbose -disallow_one_site_gaps}\\n  set verbose [info exists flags(-verbose)]\\n  set disallow_one_site_gaps [info exists flags(-disallow_one_site_gaps)]\\n  sta::check_argc_eq0 \"check_placement\" $args \\n  set file_name \"\"\\n  if { [info exists keys(-report_file_name) ] } {\\n    set file_name $keys(-report_file_name)\\n  }\\n  dpl::check_placement_cmd $verbose $disallow_one_site_gaps $file_name\\n}\\n\\nsta::define_cmd_args \"optimize_mirroring\" {}\\n\\nproc optimize_mirroring { args } {\\n  sta::check_argc_eq0 \"optimize_mirroring\" $args\\n  dpl::optimize_mirroring_cmd\\n}\\n\\nnamespace eval dpl {\\n\\n# min_displacement is the smallest displacement to draw\\n# measured as a multiple of row_height.\\nproc detailed_placement_debug { args } {\\n  sta::parse_key_args \"detailed_placement_debug\" args \\\\\\n      keys {-instance -min_displacement}\\n\\n\\n  if { [info exists keys(-min_displacement)] } {\\n    set min_displacement $keys(-min_displacement)\\n  } else {\\n      set min_displacement 0\\n  }\\n\\n  if { [info exists keys(-instance)] } {\\n      set instance_name $keys(-instance)\\n      set block [ord::get_db_block]\\n      set debug_instance [$block findInst $instance_name]\\n      if {$debug_instance == \"NULL\"} {\\n          utl::error DPL 32 \"Debug instance $instance_name not found.\"\\n      }\\n  } else {\\n      set debug_instance \"NULL\"\\n  }\\n\\n  dpl::set_debug_cmd $min_displacement $debug_instance\\n}', metadata={'source': 'src/dpl/src/Opendp.tcl', 'file_path': 'src/dpl/src/Opendp.tcl', 'file_name': 'Opendp.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='dpl::set_debug_cmd $min_displacement $debug_instance\\n}\\n\\nproc get_masters_arg { arg_name arg } {\\n  set masters {}\\n  # Expand master name regexps\\n  set db [ord::get_db]\\n  foreach name $arg {\\n    set matched 0\\n    foreach lib [$db getLibs] {\\n      foreach master [$lib getMasters] {\\n        set master_name [$master getConstName]\\n        if { [string match $name $master_name] } {\\n          lappend masters $master\\n          set matched 1\\n        }\\n      }\\n    }\\n    if { !$matched } {\\n      utl::warn \"DPL\" 28 \"$name did not match any masters.\"\\n    }\\n  }\\n  if { [llength $arg] > 0 && [llength $masters] == 0 } {\\n    utl::error \"DPL\" 39 \"\\\\\"$arg\\\\\" did not match any masters.\\nThis could be due to a change from using regex to glob to search for cell masters. https://github.com/The-OpenROAD-Project/OpenROAD/pull/3210\"\\n  }\\n  return $masters\\n}\\n\\nproc get_inst_bbox { inst_name } {\\n  set block [ord::get_db_block]\\n  set inst [$block findInst $inst_name]\\n  if { $inst != \"NULL\" } {\\n    set bbox [$inst getBBox]\\n    return \"[$bbox xMin] [$bbox yMin] [$bbox xMax] [$bbox yMax]\"\\n  } else {\\n    utl::error \"DPL\" 29 \"cannot find instance $inst_name\"\\n  }\\n}\\n\\nproc get_inst_grid_bbox { inst_name } {\\n  set block [ord::get_db_block]\\n  set inst [$block findInst $inst_name]\\n  set rows [$block getRows]\\n  set site [[lindex $rows 0] getSite]\\n  set width [$site getWidth]\\n  set height [$site getHeight]\\n  if { $inst != \"NULL\" } {\\n    set bbox [$inst getBBox]\\n    return \"[format_grid [$bbox xMin] $width] [format_grid [$bbox yMin] $height] [format_grid [$bbox xMax] $width] [format_grid [$bbox yMax] $height]\"\\n  } else {\\n    utl::error \"DPL\" 30 \"cannot find instance $inst_name\"\\n  }\\n}\\n\\nproc format_grid { x w } {\\n  if { [expr $x % $w] == 0 } {\\n    return [expr $x / $w]\\n  } else {\\n    return [format \"%.2f\" [expr $x / double($w)]]\\n  }\\n}\\n\\nproc get_row_site {} {\\n  return [[lindex [[ord::get_db_block] getRows] 0] getSite]\\n}\\n\\n}', metadata={'source': 'src/dpl/src/Opendp.tcl', 'file_path': 'src/dpl/src/Opendp.tcl', 'file_name': 'Opendp.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include <cstdlib>\\n#include <unordered_set>\\n\\n#include \"dpl/Opendp.h\"\\n#include \"odb/dbTypes.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace dpl {\\n\\nusing utl::DPL;\\n\\nusing std::sort;\\nusing std::unordered_set;\\n\\nusing odb::dbITerm;\\nusing odb::dbOrientType;\\n\\nstatic dbOrientType orientMirrorY(const dbOrientType& orient);\\n\\nNetBox::NetBox(dbNet* net, Rect box, bool ignore)\\n    : net_(net), box_(box), ignore_(ignore)\\n{\\n}\\n\\nint64_t NetBox::hpwl()\\n{\\n  return box_.dy() + box_.dx();\\n}\\n\\nvoid NetBox::saveBox()\\n{\\n  box_saved_ = box_;\\n}\\n\\nvoid NetBox::restoreBox()\\n{\\n  box_ = box_saved_;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nvoid Opendp::optimizeMirroring()\\n{\\n  block_ = db_->getChip()->getBlock();\\n  findNetBoxes();\\n\\n  NetBoxes sorted_boxes;\\n  for (auto& net_box : net_box_map_) {\\n    sorted_boxes.push_back(&net_box.second);\\n  }\\n\\n  // Sort net boxes by net hpwl.\\n  sort(sorted_boxes.begin(),\\n       sorted_boxes.end(),\\n       [](NetBox* net_box1, NetBox* net_box2) -> bool {\\n         return net_box1->hpwl() > net_box2->hpwl();\\n       });\\n\\n  vector<dbInst*> mirror_candidates = findMirrorCandidates(sorted_boxes);\\n  int64_t hpwl_before = hpwl();\\n  int mirror_count = mirrorCandidates(mirror_candidates);\\n\\n  if (mirror_count > 0) {\\n    logger_->info(DPL, 20, \"Mirrored {} instances\", mirror_count);\\n    double hpwl_after = hpwl();\\n    logger_->info(\\n        DPL, 21, \"HPWL before          {:8.1f} u\", dbuToMicrons(hpwl_before));\\n    logger_->info(\\n        DPL, 22, \"HPWL after           {:8.1f} u\", dbuToMicrons(hpwl_after));\\n    double hpwl_delta = (hpwl_before != 0.0)\\n                            ? (hpwl_after - hpwl_before) / hpwl_before * 100\\n                            : 0.0;\\n    logger_->info(DPL, 23, \"HPWL delta           {:8.1f} %\", hpwl_delta);\\n  }\\n}', metadata={'source': 'src/dpl/src/OptMirror.cpp', 'file_path': 'src/dpl/src/OptMirror.cpp', 'file_name': 'OptMirror.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Opendp::findNetBoxes()\\n{\\n  net_box_map_.clear();\\n  auto nets = block_->getNets();\\n  for (dbNet* net : nets) {\\n    bool ignore = net->getSigType().isSupply()\\n                  || net->isSpecial()\\n                  // Reducing HPWL on large nets (like clocks) is irrelevant\\n                  // to mirroring criterra.\\n                  // Note that getITerms().size() iteractes through the iterms\\n                  // so it has to be checked once here instead of where it is\\n                  // needed.\\n                  || net->getITerms().size() > mirror_max_iterm_count_;\\n    if (ignore) {\\n      debugPrint(\\n          logger_, DPL, \"opt_mirror\", 2, \"ignore {}\", net->getConstName());\\n    }\\n    net_box_map_[net] = NetBox(net, net->getTermBBox(), ignore);\\n  }\\n}\\n\\nvector<dbInst*> Opendp::findMirrorCandidates(NetBoxes& net_boxes)\\n{\\n  vector<dbInst*> mirror_candidates;\\n  unordered_set<dbInst*> existing;\\n  // Find inst terms on the boundary of the net boxes.\\n  for (NetBox* net_box : net_boxes) {\\n    if (!net_box->ignore_) {\\n      dbNet* net = net_box->net_;\\n      Rect& box = net_box->box_;\\n      for (dbITerm* iterm : net->getITerms()) {\\n        dbInst* inst = iterm->getInst();\\n        int x, y;\\n        if (inst->isCore() && !inst->isFixed() && iterm->getAvgXY(&x, &y)\\n            && (x == box.xMin() || x == box.xMax() || y == box.yMin()\\n                || y == box.yMax())) {\\n          dbInst* inst = iterm->getInst();\\n          if (existing.find(inst) == existing.end()) {\\n            mirror_candidates.push_back(inst);\\n            existing.insert(inst);\\n            debugPrint(logger_,\\n                       DPL,\\n                       \"opt_mirror\",\\n                       1,\\n                       \"candidate {}\",\\n                       inst->getConstName());\\n          }\\n        }\\n      }\\n    }\\n  }\\n  return mirror_candidates;\\n}\\n\\nint Opendp::mirrorCandidates(vector<dbInst*>& mirror_candidates)\\n{\\n  int mirror_count = 0;\\n  for (dbInst* inst : mirror_candidates) {\\n    // Use hpwl of all nets connected to the instance terms\\n    // before/after to determine incremental change to total hpwl.\\n    int64_t hpwl_before = hpwl(inst);\\n    saveNetBoxes(inst);\\n    dbOrientType orient = inst->getOrient();\\n    dbOrientType orient_my = orientMirrorY(orient);\\n    inst->setLocationOrient(orient_my);\\n    updateNetBoxes(inst);\\n    int64_t hpwl_after = hpwl(inst);\\n    if (hpwl_after > hpwl_before) {\\n      // Undo mirroring if hpwl is worse.\\n      inst->setLocationOrient(orient);\\n      restoreNetBoxes(inst);\\n    } else {\\n      debugPrint(\\n          logger_, DPL, \"opt_mirror\", 1, \"mirror {}\", inst->getConstName());\\n      mirror_count++;\\n    }\\n  }\\n  return mirror_count;\\n}\\n\\n// apply mirror about Y axis to orient\\nstatic dbOrientType orientMirrorY(const dbOrientType& orient)\\n{\\n  switch (orient) {\\n    case dbOrientType::R0:\\n      return dbOrientType::MY;\\n    case dbOrientType::MX:\\n      return dbOrientType::R180;\\n    case dbOrientType::MY:\\n      return dbOrientType::R0;\\n    case dbOrientType::R180:\\n      return dbOrientType::MX;\\n    case dbOrientType::R90:\\n      return dbOrientType::MXR90;\\n    case dbOrientType::MXR90:\\n      return dbOrientType::R90;\\n    case dbOrientType::R270:\\n      return dbOrientType::MYR90;\\n    case dbOrientType::MYR90:\\n      return dbOrientType::R270;\\n  }\\n  // make lame gcc happy\\n  std::abort();\\n  return dbOrientType::R0;\\n}\\n\\nint64_t Opendp::hpwl(dbInst* inst)\\n{\\n  int64_t inst_hpwl = 0;\\n  for (dbITerm* iterm : inst->getITerms()) {\\n    dbNet* net = iterm->getNet();\\n    if (net) {\\n      NetBox& net_box = net_box_map_[net];\\n      if (!net_box.ignore_) {\\n        inst_hpwl += net_box.hpwl();\\n      }\\n    }\\n  }\\n  return inst_hpwl;\\n}\\n\\nvoid Opendp::updateNetBoxes(dbInst* inst)\\n{\\n  for (dbITerm* iterm : inst->getITerms()) {\\n    dbNet* net = iterm->getNet();\\n    if (net) {\\n      NetBox& net_box = net_box_map_[net];\\n      if (!net_box.ignore_) {\\n        net_box_map_[net].box_ = net->getTermBBox();\\n      }\\n    }\\n  }\\n}', metadata={'source': 'src/dpl/src/OptMirror.cpp', 'file_path': 'src/dpl/src/OptMirror.cpp', 'file_name': 'OptMirror.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Opendp::saveNetBoxes(dbInst* inst)\\n{\\n  for (dbITerm* iterm : inst->getITerms()) {\\n    dbNet* net = iterm->getNet();\\n    if (net) {\\n      net_box_map_[net].saveBox();\\n    }\\n  }\\n}\\n\\nvoid Opendp::restoreNetBoxes(dbInst* inst)\\n{\\n  for (dbITerm* iterm : inst->getITerms()) {\\n    dbNet* net = iterm->getNet();\\n    if (net) {\\n      net_box_map_[net].restoreBox();\\n    }\\n  }\\n}\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/OptMirror.cpp', 'file_path': 'src/dpl/src/OptMirror.cpp', 'file_name': 'OptMirror.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// Original authors: SangGi Do(sanggido@unist.ac.kr), Mingyu\\n// Woo(mwoo@eng.ucsd.edu)\\n//          (respective Ph.D. advisors: Seokhyeong Kang, Andrew B. Kahng)\\n// Rewrite by James Cherry, Parallax Software, Inc.\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// Copyright (c) 2018, SangGi Do and Mingyu Woo\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include <algorithm>\\n#include <cmath>\\n#include <cstdlib>\\n#include <limits>\\n#include <memory>\\n\\n#include \"DplObserver.h\"\\n#include \"dpl/Opendp.h\"\\n#include \"utl/Logger.h\"\\n\\n// #define ODP_DEBUG\\n\\nnamespace dpl {\\n\\nusing std::abs;\\nusing std::max;\\nusing std::min;\\nusing std::numeric_limits;\\nusing std::sort;\\nusing std::string;\\nusing std::vector;\\n\\nusing utl::DPL;\\n\\nstd::string Opendp::printBgBox(\\n    const boost::geometry::model::box<bgPoint>& queryBox)\\n{\\n  return fmt::format(\"({0}, {1}) - ({2}, {3})\",\\n                     queryBox.min_corner().x(),\\n                     queryBox.min_corner().y(),\\n                     queryBox.max_corner().x(),\\n                     queryBox.max_corner().y());\\n}\\nvoid Opendp::detailedPlacement()\\n{\\n  if (debug_observer_) {\\n    debug_observer_->startPlacement(block_);\\n  }\\n\\n  placement_failures_.clear();\\n  initGrid();\\n  // Paint fixed cells.\\n  setFixedGridCells();\\n  // group mapping & x_axis dummycell insertion\\n  groupInitPixels2();\\n  // y axis dummycell insertion\\n  groupInitPixels();\\n\\n  if (!groups_.empty()) {\\n    placeGroups();\\n  }\\n  place();\\n\\n  if (debug_observer_) {\\n    debug_observer_->endPlacement();\\n  }\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nvoid Opendp::placeGroups()\\n{\\n  groupAssignCellRegions();\\n\\n  prePlaceGroups();\\n  prePlace();\\n\\n  // naive placement method ( multi -> single )\\n  placeGroups2();\\n  for (Group& group : groups_) {\\n    // magic number alert\\n    for (int pass = 0; pass < 3; pass++) {\\n      int refine_count = groupRefine(&group);\\n      int anneal_count = anneal(&group);\\n      // magic number alert\\n      if (refine_count < 10 || anneal_count < 100) {\\n        break;\\n      }\\n    }\\n  }\\n}', metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Opendp::prePlace()\\n{\\n  for (Cell& cell : cells_) {\\n    Rect* group_rect = nullptr;\\n    if (!cell.inGroup() && !cell.is_placed_) {\\n      for (Group& group : groups_) {\\n        for (Rect& rect : group.regions) {\\n          if (checkOverlap(&cell, &rect)) {\\n            group_rect = &rect;\\n          }\\n        }\\n      }\\n      if (group_rect) {\\n        Point nearest = nearestPt(&cell, group_rect);\\n        Point legal = legalGridPt(&cell, nearest);\\n        if (mapMove(&cell, legal)) {\\n          cell.hold_ = true;\\n        }\\n      }\\n    }\\n  }\\n}\\n\\nbool Opendp::checkOverlap(const Cell* cell, const Rect* rect) const\\n{\\n  Point init = initialLocation(cell, false);\\n  int x = init.getX();\\n  int y = init.getY();\\n  return x + cell->width_ > rect->xMin() && x < rect->xMax()\\n         && y + cell->height_ > rect->yMin() && y < rect->yMax();\\n}\\n\\nPoint Opendp::nearestPt(const Cell* cell, const Rect* rect) const\\n{\\n  Point init = initialLocation(cell, false);\\n  int x = init.getX();\\n  int y = init.getY();\\n\\n  int temp_x = x;\\n  int temp_y = y;\\n\\n  int cell_width = cell->width_;\\n  if (checkOverlap(cell, rect)) {\\n    int dist_x, dist_y;\\n    if (abs(x + cell_width - rect->xMin()) > abs(rect->xMax() - x)) {\\n      dist_x = abs(rect->xMax() - x);\\n      temp_x = rect->xMax();\\n    } else {\\n      dist_x = abs(x - rect->xMin());\\n      temp_x = rect->xMin() - cell_width;\\n    }\\n    if (abs(y + cell->height_ - rect->yMin()) > abs(rect->yMax() - y)) {\\n      dist_y = abs(rect->yMax() - y);\\n      temp_y = rect->yMax();\\n    } else {\\n      dist_y = abs(y - rect->yMin());\\n      temp_y = rect->yMin() - cell->height_;\\n    }\\n    if (dist_x < dist_y) {\\n      return Point(temp_x, y);\\n    }\\n    return Point(x, temp_y);\\n  }\\n\\n  if (x < rect->xMin()) {\\n    temp_x = rect->xMin();\\n  } else if (x + cell_width > rect->xMax()) {\\n    temp_x = rect->xMax() - cell_width;\\n  }\\n\\n  if (y < rect->yMin()) {\\n    temp_y = rect->yMin();\\n  } else if (y + cell->height_ > rect->yMax()) {\\n    temp_y = rect->yMax() - cell->height_;\\n  }\\n\\n  return Point(temp_x, temp_y);\\n}\\n\\nvoid Opendp::prePlaceGroups()\\n{\\n  for (Group& group : groups_) {\\n    for (Cell* cell : group.cells_) {\\n      if (!isFixed(cell) && !cell->is_placed_) {\\n        int dist = numeric_limits<int>::max();\\n        bool in_group = false;\\n        Rect* nearest_rect = nullptr;\\n        for (Rect& rect : group.regions) {\\n          if (isInside(cell, &rect)) {\\n            in_group = true;\\n          }\\n          int rect_dist = distToRect(cell, &rect);\\n          if (rect_dist < dist) {\\n            dist = rect_dist;\\n            nearest_rect = &rect;\\n          }\\n        }\\n        if (!nearest_rect) {\\n          continue;  // degenerate case of empty group.regions\\n        }\\n        if (!in_group) {\\n          Point nearest = nearestPt(cell, nearest_rect);\\n          Point legal = legalGridPt(cell, nearest);\\n          if (mapMove(cell, legal)) {\\n            cell->hold_ = true;\\n          }\\n        }\\n      }\\n    }\\n  }\\n}\\n\\nbool Opendp::isInside(const Cell* cell, const Rect* rect) const\\n{\\n  Point init = initialLocation(cell, false);\\n  int x = init.getX();\\n  int y = init.getY();\\n  return x >= rect->xMin() && x + cell->width_ <= rect->xMax()\\n         && y >= rect->yMin() && y + cell->height_ <= rect->yMax();\\n}\\n\\nint Opendp::distToRect(const Cell* cell, const Rect* rect) const\\n{\\n  Point init = initialLocation(cell, true);\\n  int x = init.getX();\\n  int y = init.getY();\\n\\n  int dist_x = 0;\\n  int dist_y = 0;\\n  if (x < rect->xMin()) {\\n    dist_x = rect->xMin() - x;\\n  } else if (x + cell->width_ > rect->xMax()) {\\n    dist_x = x + cell->width_ - rect->xMax();\\n  }\\n\\n  if (y < rect->yMin()) {\\n    dist_y = rect->yMin() - y;\\n  } else if (y + cell->height_ > rect->yMax()) {\\n    dist_y = y + cell->height_ - rect->yMax();\\n  }\\n\\n  return dist_y + dist_x;\\n}\\n\\nclass CellPlaceOrderLess\\n{\\n public:\\n  explicit CellPlaceOrderLess(Opendp* opendp);\\n  bool operator()(const Cell* cell1, const Cell* cell2) const;\\n\\n private:\\n  int centerDist(const Cell* cell) const;', metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='class CellPlaceOrderLess\\n{\\n public:\\n  explicit CellPlaceOrderLess(Opendp* opendp);\\n  bool operator()(const Cell* cell1, const Cell* cell2) const;\\n\\n private:\\n  int centerDist(const Cell* cell) const;\\n\\n  int center_x_;\\n  int center_y_;\\n};\\n\\nCellPlaceOrderLess::CellPlaceOrderLess(Opendp* opendp)\\n{\\n  Rect core = opendp->getCore();\\n  center_x_ = (core.xMin() + core.xMax()) / 2;\\n  center_y_ = (core.yMin() + core.yMax()) / 2;\\n}\\n\\nint CellPlaceOrderLess::centerDist(const Cell* cell) const\\n{\\n  return abs(cell->x_ - center_x_) + abs(cell->y_ - center_y_);\\n}\\n\\nbool CellPlaceOrderLess::operator()(const Cell* cell1, const Cell* cell2) const\\n{\\n  int64_t area1 = cell1->area();\\n  int64_t area2 = cell2->area();\\n  int dist1 = centerDist(cell1);\\n  int dist2 = centerDist(cell2);\\n  return area1 > area2\\n         || (area1 == area2\\n             && (dist1 < dist2\\n                 || (dist1 == dist2\\n                     && strcmp(cell1->db_inst_->getConstName(),\\n                               cell2->db_inst_->getConstName())\\n                            < 0)));\\n}\\n\\nvoid Opendp::place()\\n{\\n  vector<Cell*> sorted_cells;\\n  sorted_cells.reserve(cells_.size());\\n\\n  for (Cell& cell : cells_) {\\n    if (!(isFixed(&cell) || cell.inGroup() || cell.is_placed_)) {\\n      sorted_cells.push_back(&cell);\\n      if (!cellFitsInCore(&cell)) {\\n        logger_->error(DPL,\\n                       15,\\n                       \"instance {} does not fit inside the ROW core area.\",\\n                       cell.name());\\n      }\\n    }\\n  }\\n  sort(sorted_cells.begin(), sorted_cells.end(), CellPlaceOrderLess(this));\\n\\n  // Place multi-row instances first.\\n  if (have_multi_row_cells_) {\\n    for (Cell* cell : sorted_cells) {\\n      if (isMultiRow(cell) && cellFitsInCore(cell)) {\\n        if (!mapMove(cell)) {\\n          shiftMove(cell);\\n        }\\n      }\\n    }\\n  }\\n  for (Cell* cell : sorted_cells) {\\n    if (!isMultiRow(cell) && cellFitsInCore(cell)) {\\n      if (!mapMove(cell)) {\\n        shiftMove(cell);\\n      }\\n    }\\n  }\\n  // This has negligible benefit -cherry\\n  // anneal();\\n}\\n\\nbool Opendp::cellFitsInCore(Cell* cell)\\n{\\n  return gridPaddedWidth(cell) <= row_site_count_\\n         && gridHeight(cell) <= row_count_;\\n}\\n\\nvoid Opendp::placeGroups2()\\n{\\n  for (Group& group : groups_) {\\n    vector<Cell*> group_cells;\\n    group_cells.reserve(cells_.size());\\n    for (Cell* cell : group.cells_) {\\n      if (!isFixed(cell) && !cell->is_placed_) {\\n        group_cells.push_back(cell);\\n      }\\n    }\\n    sort(group_cells.begin(), group_cells.end(), CellPlaceOrderLess(this));\\n\\n    // Place multi-row cells in each group region.\\n    bool multi_pass = true;\\n    for (Cell* cell : group_cells) {\\n      if (!isFixed(cell) && !cell->is_placed_) {\\n        assert(cell->inGroup());\\n        if (isMultiRow(cell)) {\\n          multi_pass = mapMove(cell);\\n          if (!multi_pass) {\\n            break;\\n          }\\n        }\\n      }\\n    }\\n    bool single_pass = true;\\n    if (multi_pass) {\\n      // Place single-row cells in each group region.\\n      for (Cell* cell : group_cells) {\\n        if (!isFixed(cell) && !cell->is_placed_) {\\n          assert(cell->inGroup());\\n          if (!isMultiRow(cell)) {\\n            single_pass = mapMove(cell);\\n            if (!single_pass) {\\n              break;\\n            }\\n          }\\n        }\\n      }\\n    }\\n\\n    if (!single_pass || !multi_pass) {\\n      // Erase group cells\\n      for (Cell* cell : group.cells_) {\\n        erasePixel(cell);\\n      }\\n\\n      // Determine brick placement by utilization.\\n      // magic number alert\\n      if (group.util > 0.95) {\\n        brickPlace1(&group);\\n      } else {\\n        brickPlace2(&group);\\n      }\\n    }\\n  }\\n}\\n\\n// Place cells in group toward edges.\\nvoid Opendp::brickPlace1(const Group* group)\\n{\\n  const Rect* boundary = &group->boundary;\\n  vector<Cell*> sorted_cells(group->cells_);\\n\\n  sort(sorted_cells.begin(), sorted_cells.end(), [&](Cell* cell1, Cell* cell2) {\\n    return rectDist(cell1, boundary) < rectDist(cell2, boundary);\\n  });', metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='sort(sorted_cells.begin(), sorted_cells.end(), [&](Cell* cell1, Cell* cell2) {\\n    return rectDist(cell1, boundary) < rectDist(cell2, boundary);\\n  });\\n\\n  for (Cell* cell : sorted_cells) {\\n    int x, y;\\n    rectDist(cell, boundary, &x, &y);\\n    Point legal = legalGridPt(cell, Point(x, y));\\n    // This looks for a site starting at the nearest corner in rect,\\n    // which seems broken. It should start looking at the nearest point\\n    // on the rect boundary. -cherry\\n    if (!mapMove(cell, legal)) {\\n      logger_->error(DPL, 16, \"cannot place instance {}.\", cell->name());\\n    }\\n  }\\n}\\n\\nvoid Opendp::rectDist(const Cell* cell,\\n                      const Rect* rect,\\n                      // Return values.\\n                      int* x,\\n                      int* y) const\\n{\\n  Point init = initialLocation(cell, false);\\n  int init_x = init.getX();\\n  int init_y = init.getY();\\n\\n  if (init_x > (rect->xMin() + rect->xMax()) / 2) {\\n    *x = rect->xMax();\\n  } else {\\n    *x = rect->xMin();\\n  }\\n\\n  if (init_y > (rect->yMin() + rect->yMax()) / 2) {\\n    *y = rect->yMax();\\n  } else {\\n    *y = rect->yMin();\\n  }\\n}\\n\\nint Opendp::rectDist(const Cell* cell, const Rect* rect) const\\n{\\n  int x, y;\\n  rectDist(cell, rect, &x, &y);\\n  Point init = initialLocation(cell, false);\\n  return abs(init.getX() - x) + abs(init.getY() - y);\\n}\\n\\n// Place group cells toward region edges.\\nvoid Opendp::brickPlace2(const Group* group)\\n{\\n  vector<Cell*> sorted_cells(group->cells_);\\n\\n  sort(sorted_cells.begin(), sorted_cells.end(), [&](Cell* cell1, Cell* cell2) {\\n    return rectDist(cell1, cell1->region_) < rectDist(cell2, cell2->region_);\\n  });\\n\\n  for (Cell* cell : sorted_cells) {\\n    if (!cell->hold_) {\\n      int x, y;\\n      rectDist(cell, cell->region_, &x, &y);\\n      Point legal = legalGridPt(cell, Point(x, y));\\n      // This looks for a site starting at the nearest corner in rect,\\n      // which seems broken. It should start looking at the nearest point\\n      // on the rect boundary. -cherry\\n      if (!mapMove(cell, legal)) {\\n        logger_->error(DPL, 17, \"cannot place instance {}.\", cell->name());\\n      }\\n    }\\n  }\\n}\\n\\nint Opendp::groupRefine(const Group* group)\\n{\\n  vector<Cell*> sort_by_disp(group->cells_);\\n\\n  sort(sort_by_disp.begin(), sort_by_disp.end(), [&](Cell* cell1, Cell* cell2) {\\n    return (disp(cell1) > disp(cell2));\\n  });\\n\\n  int count = 0;\\n  for (int i = 0; i < sort_by_disp.size() * group_refine_percent_; i++) {\\n    Cell* cell = sort_by_disp[i];\\n    if (!cell->hold_) {\\n      if (refineMove(cell)) {\\n        count++;\\n      }\\n    }\\n  }\\n  return count;\\n}\\n\\n// This is NOT annealing. It is random swapping. -cherry\\nint Opendp::anneal(Group* group)\\n{\\n  srand(rand_seed_);\\n  int count = 0;\\n\\n  // magic number alert\\n  for (int i = 0; i < 100 * group->cells_.size(); i++) {\\n    Cell* cell1 = group->cells_[rand() % group->cells_.size()];\\n    Cell* cell2 = group->cells_[rand() % group->cells_.size()];\\n    if (swapCells(cell1, cell2)) {\\n      count++;\\n    }\\n  }\\n  return count;\\n}\\n\\n// This is NOT annealing. It is random swapping. -cherry\\nint Opendp::anneal()\\n{\\n  srand(rand_seed_);\\n  int count = 0;\\n  // magic number alert\\n  for (int i = 0; i < 100 * cells_.size(); i++) {\\n    Cell* cell1 = &cells_[rand() % cells_.size()];\\n    Cell* cell2 = &cells_[rand() % cells_.size()];\\n    if (swapCells(cell1, cell2)) {\\n      count++;\\n    }\\n  }\\n  return count;\\n}\\n\\n// Not called -cherry.\\nint Opendp::refine()\\n{\\n  vector<Cell*> sorted;\\n  sorted.reserve(cells_.size());\\n\\n  for (Cell& cell : cells_) {\\n    if (!(isFixed(&cell) || cell.hold_ || cell.inGroup())) {\\n      sorted.push_back(&cell);\\n    }\\n  }\\n  sort(sorted.begin(), sorted.end(), [&](Cell* cell1, Cell* cell2) {\\n    return disp(cell1) > disp(cell2);\\n  });\\n\\n  int count = 0;\\n  for (int i = 0; i < sorted.size() * refine_percent_; i++) {\\n    Cell* cell = sorted[i];\\n    if (!cell->hold_) {\\n      if (refineMove(cell)) {\\n        count++;\\n      }\\n    }\\n  }\\n  return count;\\n}\\n\\n////////////////////////////////////////////////////////////////', metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='////////////////////////////////////////////////////////////////\\n\\nbool Opendp::mapMove(Cell* cell)\\n{\\n  Point init = legalGridPt(cell, true);\\n  return mapMove(cell, init);\\n}\\n\\nbool Opendp::mapMove(Cell* cell, const Point& grid_pt)\\n{\\n  int grid_x = grid_pt.getX();\\n  int grid_y = grid_pt.getY();\\n  PixelPt pixel_pt = diamondSearch(cell, grid_x, grid_y);\\n  if (pixel_pt.pixel) {\\n    paintPixel(cell, pixel_pt.pt.getX(), pixel_pt.pt.getY());\\n    if (debug_observer_) {\\n      debug_observer_->placeInstance(cell->db_inst_);\\n    }\\n    return true;\\n  }\\n  return false;\\n}\\n\\nvoid Opendp::shiftMove(Cell* cell)\\n{\\n  Point grid_pt = legalGridPt(cell, true);\\n  int grid_x = grid_pt.getX();\\n  int grid_y = grid_pt.getY();\\n  int row_height = getRowHeight(cell);\\n  int site_width = getSiteWidth(cell);\\n  int grid_index = grid_info_map_[row_height].grid_index;\\n  // magic number alert\\n  int boundary_margin = 3;\\n  int margin_width = gridPaddedWidth(cell, site_width) * boundary_margin;\\n  set<Cell*> region_cells;\\n  for (int x = grid_x - margin_width; x < grid_x + margin_width; x++) {\\n    for (int y = grid_y - boundary_margin; y < grid_y + boundary_margin; y++) {\\n      Pixel* pixel = gridPixel(grid_index, x, y);\\n      if (pixel) {\\n        Cell* cell = pixel->cell;\\n        if (cell && !isFixed(cell)) {\\n          region_cells.insert(cell);\\n        }\\n      }\\n    }\\n  }\\n\\n  // erase region cells\\n  for (Cell* around_cell : region_cells) {\\n    if (cell->inGroup() == around_cell->inGroup()) {\\n      erasePixel(around_cell);\\n    }\\n  }\\n\\n  // place target cell\\n  if (!mapMove(cell)) {\\n    placement_failures_.push_back(cell);\\n  }\\n\\n  // re-place erased cells\\n  for (Cell* around_cell : region_cells) {\\n    if (cell->inGroup() == around_cell->inGroup() && !mapMove(around_cell)) {\\n      placement_failures_.push_back(cell);\\n    }\\n  }\\n}\\n\\nbool Opendp::swapCells(Cell* cell1, Cell* cell2)\\n{\\n  if (cell1 != cell2 && !cell1->hold_ && !cell2->hold_\\n      && cell1->width_ == cell2->width_ && cell1->height_ == cell2->height_\\n      && !isFixed(cell1) && !isFixed(cell2)) {\\n    int dist_change = distChange(cell1, cell2->x_, cell2->y_)\\n                      + distChange(cell2, cell1->x_, cell1->y_);\\n\\n    if (dist_change < 0) {\\n      int grid_x1 = gridPaddedX(cell2);\\n      int grid_y1 = gridY(cell2);\\n      int grid_x2 = gridPaddedX(cell1);\\n      int grid_y2 = gridY(cell1);\\n\\n      erasePixel(cell1);\\n      erasePixel(cell2);\\n      paintPixel(cell1, grid_x1, grid_y1);\\n      paintPixel(cell2, grid_x2, grid_y2);\\n      return true;\\n    }\\n  }\\n  return false;\\n}\\n\\nbool Opendp::refineMove(Cell* cell)\\n{\\n  int row_height = getRowHeight(cell);\\n  int site_width = getSiteWidth(cell);\\n  Point grid_pt = legalGridPt(cell, true, row_height, site_width);\\n  int grid_x = grid_pt.getX();\\n  int grid_y = grid_pt.getY();\\n  PixelPt pixel_pt = diamondSearch(cell, grid_x, grid_y);\\n\\n  if (pixel_pt.pixel) {\\n    int scaled_max_displacement_y_\\n        = map_coordinates(max_displacement_y_, row_height_, getRowHeight(cell));\\n    if (abs(grid_x - pixel_pt.pt.getX()) > max_displacement_x_\\n        || abs(grid_y - pixel_pt.pt.getY()) > scaled_max_displacement_y_) {\\n      return false;\\n    }\\n\\n    int dist_change = distChange(\\n        cell, pixel_pt.pt.getX() * site_width, pixel_pt.pt.getY() * row_height);\\n\\n    if (dist_change < 0) {\\n      erasePixel(cell);\\n      paintPixel(cell, pixel_pt.pt.getX(), pixel_pt.pt.getY());\\n      return true;\\n    }\\n  }\\n  return false;\\n}\\n\\nint Opendp::distChange(const Cell* cell, int x, int y) const\\n{\\n  Point init = initialLocation(cell, false);\\n  int init_x = init.getX();\\n  int init_y = init.getY();\\n  int cell_dist = abs(cell->x_ - init_x) + abs(cell->y_ - init_y);\\n  int pt_dist = abs(init_x - x) + abs(init_y - y);\\n  return pt_dist - cell_dist;\\n}\\n\\n////////////////////////////////////////////////////////////////', metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='////////////////////////////////////////////////////////////////\\n\\nPixelPt Opendp::diamondSearch(const Cell* cell,\\n                              // grid\\n                              int x,\\n                              int y) const\\n{\\n  // Diamond search limits.\\n  int x_min = x - max_displacement_x_;\\n  int x_max = x + max_displacement_x_;\\n  // TODO: IMO, this is still not correct.\\n  //  I am scaling based on the smallest row_height to keep code consistent with\\n  //  the original code.\\n  //  max_displacement_y_ is in microns, and this doesn\\'t translate directly to\\n  //  x and y on the grid.\\n  int scaled_max_displacement_y_\\n      = map_coordinates(max_displacement_y_, row_height_, getRowHeight(cell));\\n  int y_min = y - scaled_max_displacement_y_;\\n  int y_max = y + scaled_max_displacement_y_;\\n\\n  auto [row_height, grid_info] = getRowInfo(cell);\\n  int site_width = getSiteWidth(cell);\\n\\n  // Restrict search to group boundary.\\n  Group* group = cell->group_;\\n  if (group) {\\n    // Map boundary to grid staying inside.\\n    Rect grid_boundary(divCeil(group->boundary.xMin(), site_width),\\n                       divCeil(group->boundary.yMin(), row_height),\\n                       group->boundary.xMax() / site_width,\\n                       group->boundary.yMax() / row_height);\\n    Point min = grid_boundary.closestPtInside(Point(x_min, y_min));\\n    Point max = grid_boundary.closestPtInside(Point(x_max, y_max));\\n    x_min = min.getX();\\n    y_min = min.getY();\\n    x_max = max.getX();\\n    y_max = max.getY();\\n  }\\n\\n  // Clip diamond limits to grid bounds.\\n  x_min = max(0, x_min);\\n  y_min = max(0, y_min);\\n  x_max = min(grid_info.site_count, x_max);\\n  y_max = min(grid_info.row_count, y_max);\\n  debugPrint(logger_,\\n             DPL,\\n             \"place\",\\n             1,\\n             \"Diamond Search {} ({}, {}) bounds ({}-{}, {}-{})\",\\n             cell->name(),\\n             x,\\n             y,\\n             x_min,\\n             x_max - 1,\\n             y_min,\\n             y_max - 1);\\n\\n  // Check the bin at the initial position first.\\n  PixelPt avail_pt = binSearch(x, cell, x, y);\\n  if (avail_pt.pixel) {\\n    return avail_pt;\\n  }\\n\\n  for (int i = 1; i < std::max(scaled_max_displacement_y_, max_displacement_x_);\\n       i++) {\\n    PixelPt best_pt;\\n    int best_dist = 0;\\n    // left side\\n    for (int j = 1; j < i * 2; j++) {\\n      int x_offset = -((j + 1) / 2);\\n      int y_offset = (i * 2 - j) / 2;\\n      if (abs(x_offset) < max_displacement_x_\\n          && abs(y_offset) < scaled_max_displacement_y_) {\\n        if (j % 2 == 1) {\\n          y_offset = -y_offset;\\n        }\\n        diamondSearchSide(cell,\\n                          x,\\n                          y,\\n                          x_min,\\n                          y_min,\\n                          x_max,\\n                          y_max,\\n                          x_offset,\\n                          y_offset,\\n                          best_pt,\\n                          best_dist);\\n      }\\n    }\\n\\n    // right side\\n    for (int j = 1; j < (i + 1) * 2; j++) {\\n      int x_offset = (j - 1) / 2;\\n      int y_offset = ((i + 1) * 2 - j) / 2;\\n      if (abs(x_offset) < max_displacement_x_\\n          && abs(y_offset) < scaled_max_displacement_y_) {\\n        if (j % 2 == 1) {\\n          y_offset = -y_offset;\\n        }\\n        diamondSearchSide(cell,\\n                          x,\\n                          y,\\n                          x_min,\\n                          y_min,\\n                          x_max,\\n                          y_max,\\n                          x_offset,\\n                          y_offset,\\n                          best_pt,\\n                          best_dist);\\n      }\\n    }\\n    if (best_pt.pixel) {\\n      return best_pt;\\n    }\\n  }\\n  return PixelPt();\\n}', metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Opendp::diamondSearchSide(const Cell* cell,\\n                               int x,\\n                               int y,\\n                               int x_min,\\n                               int y_min,\\n                               int x_max,\\n                               int y_max,\\n                               int x_offset,\\n                               int y_offset,\\n                               // Return values\\n                               PixelPt& best_pt,\\n                               int& best_dist) const\\n{\\n  int bin_x = min(x_max, max(x_min, x + x_offset * bin_search_width_));\\n  int bin_y = min(y_max, max(y_min, y + y_offset));\\n  PixelPt avail_pt = binSearch(x, cell, bin_x, bin_y);\\n  if (avail_pt.pixel) {\\n    int avail_dist = abs(x - avail_pt.pt.getX()) * getSiteWidth(cell)\\n                     + abs(y - avail_pt.pt.getY()) * getRowHeight(cell);\\n    if (best_pt.pixel == nullptr || avail_dist < best_dist) {\\n      best_pt = avail_pt;\\n      best_dist = avail_dist;\\n    }\\n  }\\n}\\n\\nPixelPt Opendp::binSearch(int x, const Cell* cell, int bin_x, int bin_y) const\\n{\\n  debugPrint(logger_,\\n             DPL,\\n             \"place\",\\n             3,\\n             \" Bin Search {} ({:4} {}> {:4},{:4})\",\\n             cell->name(),\\n             x > bin_x ? bin_x + bin_search_width_ - 1 : bin_x,\\n             x > bin_x ? \"-\" : \"+\",\\n             x > bin_x ? bin_x : bin_x + bin_search_width_ - 1,\\n             bin_y);\\n\\n  int x_end = bin_x + gridPaddedWidth(cell);\\n  int row_height = getRowHeight(cell);\\n  int height = gridHeight(cell, row_height);\\n  int y_end = bin_y + height;\\n  auto grid_info = grid_info_map_.at(row_height);\\n  if (debug_observer_) {\\n    debug_observer_->binSearch(cell, bin_x, bin_y, x_end, y_end);\\n  }\\n\\n  if (y_end > grid_info.row_count) {\\n    return PixelPt();\\n  }\\n\\n  if (x > bin_x) {\\n    for (int i = bin_search_width_ - 1; i >= 0; i--) {\\n      Point p((bin_x + i) * site_width_, bin_y * row_height);\\n      if (cell->region_ && !cell->region_->intersects(p)) {\\n        continue;\\n      }\\n      // the else case where a cell has no region will be checked using the\\n      // rtree in checkPixels\\n      if (checkPixels(cell, bin_x + i, bin_y, x_end + i, y_end)) {\\n        return PixelPt(gridPixel(grid_info.grid_index, bin_x + i, bin_y),\\n                       bin_x + i,\\n                       bin_y);\\n      }\\n    }\\n  } else {\\n    for (int i = 0; i < bin_search_width_; i++) {\\n      Point p((bin_x + i) * site_width_, bin_y * row_height);\\n      if (cell->region_) {\\n        if (!cell->region_->intersects(p)) {\\n          continue;\\n        }\\n      }\\n      if (checkPixels(cell, bin_x + i, bin_y, x_end + i, y_end)) {\\n        return PixelPt(gridPixel(grid_info.grid_index, bin_x + i, bin_y),\\n                       bin_x + i,\\n                       bin_y);\\n      }\\n    }\\n  }\\n  return PixelPt();\\n}\\n\\nbool Opendp::checkRegionOverlap(const Cell* cell,\\n                                int x,\\n                                int y,\\n                                int x_end,\\n                                int y_end) const\\n{\\n  // TODO: Investigate the caching of this function\\n  // it is called with the same cell and x,y,x_end,y_end multiple times\\n  debugPrint(logger_,\\n             DPL,\\n             \"detailed\",\\n             1,\\n             \"Checking region overlap for cell {} at x[{} {}] and y[{} {}]\",\\n             cell->name(),\\n             x,\\n             x_end,\\n             y,\\n             y_end);\\n  auto row_info = getRowInfo(cell);\\n  int min_row_height = row_height_;\\n  bgBox queryBox(bgPoint(x * site_width_,\\n                         map_coordinates(y, row_info.first, min_row_height)\\n                             * min_row_height),\\n                 bgPoint(x_end * site_width_ - 1,\\n                         map_coordinates(y_end, row_info.first, min_row_height)\\n                                 * min_row_height\\n                             - 1));\\n\\n  std::vector<bgBox> result;\\n  findOverlapInRtree(queryBox, result);', metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content=\"std::vector<bgBox> result;\\n  findOverlapInRtree(queryBox, result);\\n\\n  if (cell->region_) {\\n    if (result.size() == 1) {\\n      // the queryBox must be fully contained in the region or else there\\n      // might be a part of the cell outside of any region\\n      return boost::geometry::covered_by(queryBox, result[0]);\\n    }\\n    // if we are here, then the overlap size is either 0 or > 1\\n    // both are invalid. The overlap size should be 1\\n    return false;\\n  }\\n  // If the cell has a region, then the region's bounding box must\\n  // be fully contained by the cell's bounding box.\\n  return result.empty();\\n}\\n\\n// Check all pixels are empty.\\nbool Opendp::checkPixels(const Cell* cell,\\n                         int x,\\n                         int y,\\n                         int x_end,\\n                         int y_end) const\\n{\\n  auto row_info = getRowInfo(cell);\\n  if (x_end > row_info.second.site_count) {\\n    return false;\\n  }\\n  if (!checkRegionOverlap(cell, x, y, x_end, y_end)) {\\n    return false;\\n  }\\n\\n  int layer = row_info.second.grid_index;\\n  for (int y1 = y; y1 < y_end; y1++) {\\n    for (int x1 = x; x1 < x_end; x1++) {\\n      Pixel* pixel = gridPixel(layer, x1, y1);\\n      if (pixel == nullptr || pixel->cell || !pixel->is_valid\\n          || (cell->inGroup() && pixel->group_ != cell->group_)\\n          || (!cell->inGroup() && pixel->group_)) {\\n        return false;\\n      }\\n    }\\n    if (disallow_one_site_gaps_) {\\n      // here we need to check for abutting first, if there is an abutting cell\\n      // then we continue as there is nothing wrong with it\\n      // if there is no abutting cell, we will then check cells at 1+ distances\\n      // we only need to check on the left and right sides\\n      int x_begin = max(0, x - 1);\\n      int y_begin = max(0, y - 1);\\n      // inclusive search, so we don't add 1 to the end\\n      int x_finish = min(x_end, row_info.second.site_count - 1);\\n      int y_finish = min(y_end, row_info.second.row_count - 1);\\n\\n      auto isAbutted = [this](int layer, int x, int y) {\\n        Pixel* pixel = gridPixel(layer, x, y);\\n        return (pixel == nullptr || pixel->cell);\\n      };\\n\\n      auto cellAtSite = [this](int layer, int x, int y) {\\n        Pixel* pixel = gridPixel(layer, x, y);\\n        return (pixel != nullptr && pixel->cell);\\n      };\\n      // upper left corner\\n      if (!isAbutted(layer, x_begin, y_begin)\\n          && cellAtSite(layer, x_begin - 1, y_begin)) {\\n        return false;\\n      }\\n      // lower left corner\\n      if (!isAbutted(layer, x_begin, y_finish)\\n          && cellAtSite(layer, x_begin - 1, y_finish)) {\\n        return false;\\n      }\\n      // upper right corner\\n      if (!isAbutted(layer, x_finish, y_begin)\\n          && cellAtSite(layer, x_finish + 1, y_begin)) {\\n        return false;\\n      }\\n      // lower right corner\\n      if (!isAbutted(layer, x_finish, y_finish)\\n          && cellAtSite(layer, x_finish + 1, y_finish)) {\\n        return false;\\n      }\\n\\n      int min_row_height = grid_info_map_.begin()->first;\\n      int steps = row_info.first / min_row_height;\\n      // This is needed for the scenario where we are placing a triple height\\n      // cell and we are not sure if there is a single height cell direcly in\\n      // the middle that would be missed by the 4 corners check above.\\n      // So, we loop with steps of min_row_height and check the left and right\\n      int y_begin_mapped\\n          = map_coordinates(y_begin, row_info.first, min_row_height);\", metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int offset = 0;\\n      for (int step = 0; step < steps; step++) {\\n        // left side\\n        // x_begin doesn\\'t need to be mapped since we support only uniform site\\n        // width in all grids for now\\n        if (!isAbutted(0, x_begin, y_begin_mapped + offset)\\n            && cellAtSite(0, x_begin - 1, y_begin_mapped + offset)) {\\n          return false;\\n        }\\n        // right side\\n        if (!isAbutted(0, x_finish, y_begin_mapped + offset)\\n            && cellAtSite(0, x_finish + 1, y_begin_mapped + offset)) {\\n          return false;\\n        }\\n        offset += min_row_height;\\n      }\\n    }\\n  }\\n  return true;\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\n// Legalize cell origin\\n//  inside the core\\n//  row site\\n\\nPoint Opendp::legalPt(const Cell* cell,\\n                      const Point& pt,\\n                      int row_height,\\n                      int site_width) const\\n{\\n  // Move inside core.\\n\\n  if (row_height == -1) {\\n    row_height = getRowHeight(cell);\\n  }\\n  auto grid_info = grid_info_map_.at(row_height);\\n  if (site_width == -1) {\\n    site_width = getSiteWidth(cell);\\n  }\\n  int core_x = min(max(0, pt.getX()),\\n                   grid_info.site_count * site_width - cell->width_);\\n  int core_y = min(max(0, pt.getY()),\\n                   grid_info.row_count * row_height - cell->height_);\\n  debugPrint(logger_,\\n             DPL,\\n             \"place\",\\n             1,\\n             \"core_y {} {} {}\",\\n             core_y,\\n             grid_info.row_count,\\n             row_height);\\n  // Align with row site.\\n  int grid_x = divRound(core_x, site_width);\\n  int grid_y = divRound(core_y, row_height);\\n\\n  int legal_x = grid_x * site_width;\\n  int legal_y = grid_y * row_height;\\n  return Point(legal_x, legal_y);\\n}\\n\\nPoint Opendp::legalGridPt(const Cell* cell,\\n                          const Point& pt,\\n                          int row_height,\\n                          int site_width) const\\n{\\n  if (site_width == -1) {\\n    site_width = getSiteWidth(cell);\\n  }\\n  if (row_height == -1) {\\n    row_height = getRowHeight(cell);\\n  }\\n  Point legal = legalPt(cell, pt, row_height, site_width);\\n  return Point(gridX(legal.getX(), site_width),\\n               gridY(legal.getY(), row_height));\\n}\\n\\nPoint Opendp::nearestBlockEdge(const Cell* cell,\\n                               const Point& legal_pt,\\n                               const Rect& block_bbox) const\\n{\\n  const int legal_x = legal_pt.getX();\\n  const int legal_y = legal_pt.getY();\\n  const int row_height = getRowHeight(cell);\\n  const int site_width = getSiteWidth(cell);\\n  const int x_min_dist = abs(legal_x - block_bbox.xMin());\\n  const int x_max_dist = abs(block_bbox.xMax() - (legal_x + cell->width_));\\n  const int y_min_dist = abs(legal_y - block_bbox.yMin());\\n  const int y_max_dist = abs(block_bbox.yMax() - (legal_y + cell->height_));\\n  if (x_min_dist < x_max_dist && x_min_dist < y_min_dist\\n      && x_min_dist < y_max_dist) {\\n    // left of block\\n    return legalPt(cell,\\n                   Point(block_bbox.xMin() - cell->width_, legal_pt.getY()),\\n                   row_height,\\n                   site_width);\\n  }\\n  if (x_max_dist <= x_min_dist && x_max_dist <= y_min_dist\\n      && x_max_dist <= y_max_dist) {\\n    // right of block\\n    return legalPt(cell,\\n                   Point(block_bbox.xMax(), legal_pt.getY()),\\n                   row_height,\\n                   site_width);\\n  }\\n  if (y_min_dist <= x_min_dist && y_min_dist <= x_max_dist\\n      && y_min_dist <= y_max_dist) {\\n    // below block\\n    return legalPt(cell,\\n                   Point(legal_pt.getX(),\\n                         divFloor(block_bbox.yMin(), row_height) * row_height\\n                             - cell->height_),\\n                   row_height,\\n                   site_width);\\n  }\\n  // above block\\n  return legalPt(cell,\\n                 Point(legal_pt.getX(),\\n                       divCeil(block_bbox.yMax(), row_height) * row_height),\\n                 row_height,\\n                 site_width);\\n}', metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content=\"// Find the nearest valid site left/right/above/below, if any.\\n// The site doesn't need to be empty but mearly valid.  That should\\n// be a reasonable place to start the search.  Returns true if any\\n// site can be found.\\nbool Opendp::moveHopeless(const Cell* cell, int& grid_x, int& grid_y) const\\n{\\n  int best_x = grid_x;\\n  int best_y = grid_y;\\n  int best_dist = std::numeric_limits<int>::max();\\n  int site_width = getSiteWidth(cell);\\n  auto [row_height, grid_info] = getRowInfo(cell);\\n  int grid_index = grid_info.grid_index;\\n  int layer_site_count = divFloor(core_.dx(), site_width);\\n  int layer_row_count = divFloor(core_.dy(), row_height);\\n\\n  // since the site doesn't have to be empty, we don't need to check all layers.\\n  // They will be checked in the checkPixels in the diamondSearch method after\\n  // this initialization\\n  for (int x = grid_x - 1; x >= 0; --x) {  // left\\n    if (grid_[grid_index][grid_y][x].is_valid) {\\n      best_dist = (grid_x - x - 1) * site_width;\\n      best_x = x;\\n      best_y = grid_y;\\n      break;\\n    }\\n  }\\n  for (int x = grid_x + 1; x < layer_site_count; ++x) {  // right\\n    if (grid_[grid_index][grid_y][x].is_valid) {\\n      const int dist = (x - grid_x) * site_width - cell->width_;\\n      if (dist < best_dist) {\\n        best_dist = dist;\\n        best_x = x;\\n        best_y = grid_y;\\n      }\\n      break;\\n    }\\n  }\\n  for (int y = grid_y - 1; y >= 0; --y) {  // below\\n    if (grid_[grid_index][y][grid_x].is_valid) {\\n      const int dist = (grid_y - y - 1) * row_height;\\n      if (dist < best_dist) {\\n        best_dist = dist;\\n        best_x = grid_x;\\n        best_y = y;\\n      }\\n      break;\\n    }\\n  }\\n  for (int y = grid_y + 1; y < layer_row_count; ++y) {  // above\\n    if (grid_[grid_index][y][grid_x].is_valid) {\\n      const int dist = (y - grid_y) * row_height - cell->height_;\\n      if (dist < best_dist) {\\n        best_dist = dist;\\n        best_x = grid_x;\\n        best_y = y;\\n      }\\n      break;\\n    }\\n  }\\n  if (best_dist != std::numeric_limits<int>::max()) {\\n    grid_x = best_x;\\n    grid_y = best_y;\\n    return true;\\n  }\\n  return false;\\n}\\n\\nvoid Opendp::initMacrosAndGrid()\\n{\\n  importDb();\\n  initGrid();\\n  setFixedGridCells();\\n}\\n\\nvoid Opendp::convertDbToCell(dbInst* db_inst, Cell& cell)\\n{\\n  cell.db_inst_ = db_inst;\\n  Rect bbox = getBbox(db_inst);\\n  cell.width_ = bbox.dx();\\n  cell.height_ = bbox.dy();\\n  cell.x_ = bbox.xMin();\\n  cell.y_ = bbox.yMin();\\n  cell.orient_ = db_inst->getOrient();\\n}\\n\\nPoint Opendp::pointOffMacro(const Cell& cell)\\n{\\n  // Get cell position\\n  Point init = initialLocation(&cell, false);\\n  int init_x = init.getX();\\n  int init_y = init.getY();\\n  int row_height = row_height_;\\n  int site_width = site_width_;\\n\\n  auto grid_info = getGridInfo(&cell);\\n  Pixel* pixel1 = gridPixel(grid_info.grid_index,\\n                            gridX(init_x, site_width),\\n                            gridY(init_y, row_height));\\n  Pixel* pixel2 = gridPixel(grid_info.grid_index,\\n                            gridX(init_x + cell.width_, site_width),\\n                            gridY(init_y, row_height));\\n  Pixel* pixel3 = gridPixel(grid_info.grid_index,\\n                            gridX(init_x, site_width),\\n                            gridY(init_y + cell.height_, row_height));\\n  Pixel* pixel4 = gridPixel(grid_info.grid_index,\\n                            gridX(init_x + cell.width_, site_width),\\n                            gridY(init_y + cell.height_, row_height));\\n\\n  Cell* block = nullptr;\\n  if (pixel1 && pixel1->cell && isBlock(pixel1->cell)) {\\n    block = pixel1->cell;\\n  }\\n  if (pixel2 && pixel2->cell && isBlock(pixel2->cell)) {\\n    block = pixel2->cell;\\n  }\\n  if (pixel3 && pixel3->cell && isBlock(pixel3->cell)) {\\n    block = pixel3->cell;\\n  }\\n  if (pixel4 && pixel4->cell && isBlock(pixel4->cell)) {\\n    block = pixel4->cell;\\n  }\", metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (block && isBlock(block)) {\\n    // Get new legal position\\n    const Rect block_bbox(block->x_,\\n                          block->y_,\\n                          block->x_ + block->width_,\\n                          block->y_ + block->height_);\\n    Point legal_pt = nearestBlockEdge(&cell, init, block_bbox);\\n    return legal_pt;\\n  }\\n  return init;\\n}\\n\\nvoid Opendp::legalCellPos(dbInst* db_inst)\\n{\\n  Cell cell;\\n  convertDbToCell(db_inst, cell);\\n  Point legal_pt = pointOffMacro(cell);      // return real position\\n  Point new_pos = legalPt(&cell, legal_pt);  // return real position\\n\\n  if (legal_pt == new_pos) {\\n    return;\\n  }\\n\\n  int row_height = row_height_;\\n  int site_width = site_width_;\\n  // transform to grid Pos for align\\n  Point legal_grid_pt = Point(gridX(new_pos.getX(), site_width),\\n                              gridY(new_pos.getY(), row_height));\\n  // Transform position on real position\\n  int x = (legal_grid_pt.getX() + padLeft(&cell)) * site_width_;\\n  int y = legal_grid_pt.getY() * row_height_;\\n  // Set position of cell on db\\n  db_inst->setLocation(core_.xMin() + x, core_.yMin() + y);\\n}\\n\\n// Legalize pt origin for cell\\n//  inside the core\\n//  row site\\n//  not on top of a macro\\n//  not in a hopeless site\\nPoint Opendp::legalPt(const Cell* cell,\\n                      bool padded,\\n                      int row_height,\\n                      int site_width) const\\n{\\n  if (isFixed(cell)) {\\n    logger_->critical(DPL, 26, \"legalPt called on fixed cell.\");\\n  }\\n\\n  if (row_height == -1) {\\n    row_height = getRowHeight(cell);\\n  }\\n  if (site_width == -1) {\\n    site_width = getSiteWidth(cell);\\n  }\\n\\n  Point init = initialLocation(cell, padded);\\n  Point legal_pt = legalPt(cell, init, row_height, site_width);\\n  auto grid_info = getGridInfo(cell);\\n  int grid_x = gridX(legal_pt.getX(), site_width);\\n  int grid_y = gridY(legal_pt.getY(), row_height);\\n  debugPrint(logger_, DPL, \"place\", 1, \"grid_x {} grid_y {}\", grid_x, grid_y);\\n\\n  Pixel* pixel = gridPixel(grid_info.grid_index, grid_x, grid_y);\\n  if (pixel) {\\n    // Move std cells off of macros.  First try the is_hopeless strategy\\n    if (pixel->is_hopeless && moveHopeless(cell, grid_x, grid_y)) {\\n      legal_pt = Point(grid_x * site_width, grid_y * row_height);\\n      pixel = gridPixel(grid_info.grid_index, grid_x, grid_y);\\n    }\\n\\n    const Cell* block = pixel->cell;\\n\\n    // If that didn\\'t do the job fall back on the old move to nearest\\n    // edge strategy.  This doesn\\'t consider site availability at the\\n    // end used so it is secondary.\\n    if (block && isBlock(block)) {\\n      const Rect block_bbox(block->x_,\\n                            block->y_,\\n                            block->x_ + block->width_,\\n                            block->y_ + block->height_);\\n      const int legal_x = legal_pt.getX();\\n      const int legal_y = legal_pt.getY();\\n      if ((legal_x + cell->width_) >= block_bbox.xMin()\\n          && legal_x <= block_bbox.xMax()\\n          && (legal_y + cell->height_) >= block_bbox.yMin()\\n          && legal_y <= block_bbox.yMax()) {\\n        legal_pt = nearestBlockEdge(cell, legal_pt, block_bbox);\\n      }\\n    }\\n  }\\n\\n  return legal_pt;\\n}\\n\\nPoint Opendp::legalGridPt(const Cell* cell,\\n                          bool padded,\\n                          int row_height,\\n                          int site_width) const\\n{\\n  if (site_width == -1) {\\n    site_width = getSiteWidth(cell);\\n  }\\n  if (row_height == -1) {\\n    row_height = getRowHeight(cell);\\n  }\\n  Point pt = legalPt(cell, padded, row_height, site_width);\\n  return Point(gridX(pt.getX(), site_width), gridY(pt.getY(), row_height));\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nPixelPt::PixelPt(Pixel* pixel1, int grid_x, int grid_y)\\n    : pixel(pixel1), pt(grid_x, grid_y)\\n{\\n}\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/Place.cpp', 'file_path': 'src/dpl/src/Place.cpp', 'file_name': 'Place.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include <algorithm>\\n#include <cfloat>\\n#include <limits>\\n#include <string>\\n#include <unordered_set>\\n\\n#include \"dpl/Opendp.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace dpl {\\n\\nusing std::string;\\nusing std::vector;\\n\\nusing utl::DPL;\\n\\nusing odb::dbBox;\\nusing odb::dbMaster;\\nusing odb::dbOrientType;\\nusing odb::dbRegion;\\nusing odb::Rect;\\n\\nstatic bool swapWidthHeight(const dbOrientType& orient);\\n\\nvoid Opendp::importDb()\\n{\\n  block_ = db_->getChip()->getBlock();\\n  core_ = block_->getCoreArea();\\n  have_fillers_ = false;\\n  have_one_site_cells_ = false;\\n\\n  importClear();\\n  examineRows();\\n  checkOneSiteDbMaster();\\n  makeMacros();\\n  makeCells();\\n  makeGroups();\\n}\\n\\nvoid Opendp::importClear()\\n{\\n  db_master_map_.clear();\\n  cells_.clear();\\n  groups_.clear();\\n  db_inst_map_.clear();\\n  deleteGrid();\\n  have_multi_row_cells_ = false;\\n}\\n\\nvoid Opendp::checkOneSiteDbMaster()\\n{\\n  vector<dbMaster*> masters;\\n  auto db_libs = db_->getLibs();\\n  for (auto db_lib : db_libs) {\\n    if (have_one_site_cells_) {\\n      break;\\n    }\\n    auto masters = db_lib->getMasters();\\n    for (auto db_master : masters) {\\n      if (isOneSiteCell(db_master)) {\\n        have_one_site_cells_ = true;\\n        break;\\n      }\\n    }\\n  }\\n}\\n\\nvoid Opendp::makeMacros()\\n{\\n  vector<dbMaster*> masters;\\n  block_->getMasters(masters);\\n  for (auto db_master : masters) {\\n    struct Master& master = db_master_map_[db_master];\\n    makeMaster(&master, db_master);\\n  }\\n}\\n\\nvoid Opendp::makeMaster(Master* master, dbMaster* db_master)\\n{\\n  const int master_height = db_master->getHeight();\\n  master->is_multi_row\\n      = (master_height != row_height_ && master_height % row_height_ == 0);\\n}\\n\\nvoid Opendp::examineRows()\\n{\\n  std::vector<dbRow*> rows;\\n  auto block_rows = block_->getRows();\\n  rows.reserve(block_rows.size());\\n  for (auto* row : block_rows) {\\n    if (row->getSite()->getClass() == odb::dbSiteClass::PAD) {\\n      continue;\\n    }\\n    rows.push_back(row);\\n  }\\n  if (rows.empty()) {\\n    logger_->error(DPL, 12, \"no rows found.\");\\n  }\\n\\n  int min_row_height_ = std::numeric_limits<int>::max();\\n  int min_site_width_ = std::numeric_limits<int>::max();', metadata={'source': 'src/dpl/src/dbToOpendp.cpp', 'file_path': 'src/dpl/src/dbToOpendp.cpp', 'file_name': 'dbToOpendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int min_row_height_ = std::numeric_limits<int>::max();\\n  int min_site_width_ = std::numeric_limits<int>::max();\\n\\n  for (dbRow* db_row : rows) {\\n    dbSite* site = db_row->getSite();\\n    min_row_height_\\n        = std::min(min_row_height_, static_cast<int>(site->getHeight()));\\n    min_site_width_\\n        = std::min(min_site_width_, static_cast<int>(site->getWidth()));\\n  }\\n  row_height_ = min_row_height_;\\n  site_width_ = min_site_width_;\\n  row_site_count_ = divFloor(core_.dx(), site_width_);\\n  row_count_ = divFloor(core_.dy(), row_height_);\\n}\\n\\nvoid Opendp::makeCells()\\n{\\n  auto db_insts = block_->getInsts();\\n  cells_.reserve(db_insts.size());\\n  for (auto db_inst : db_insts) {\\n    dbMaster* db_master = db_inst->getMaster();\\n    if (db_master->isCoreAutoPlaceable()) {\\n      cells_.emplace_back();\\n      Cell& cell = cells_.back();\\n      cell.db_inst_ = db_inst;\\n      db_inst_map_[db_inst] = &cell;\\n\\n      Rect bbox = getBbox(db_inst);\\n      cell.width_ = bbox.dx();\\n      cell.height_ = bbox.dy();\\n      cell.x_ = bbox.xMin();\\n      cell.y_ = bbox.yMin();\\n      cell.orient_ = db_inst->getOrient();\\n      // Cell is already placed if it is FIXED.\\n      cell.is_placed_ = isFixed(&cell);\\n\\n      Master& master = db_master_map_[db_master];\\n      // We only want to set this if we have multi-row cells to\\n      // place and not whenever we see a placed block.\\n      if (master.is_multi_row && db_master->isCore()) {\\n        have_multi_row_cells_ = true;\\n      }\\n    }\\n    if (isFiller(db_inst)) {\\n      have_fillers_ = true;\\n    }\\n  }\\n}\\n\\nRect Opendp::getBbox(dbInst* inst)\\n{\\n  dbMaster* master = inst->getMaster();\\n\\n  int loc_x, loc_y;\\n  inst->getLocation(loc_x, loc_y);\\n  // Shift by core lower left.\\n  loc_x -= core_.xMin();\\n  loc_y -= core_.yMin();\\n\\n  int width = master->getWidth();\\n  int height = master->getHeight();\\n  if (swapWidthHeight(inst->getOrient())) {\\n    std::swap(width, height);\\n  }\\n\\n  return Rect(loc_x, loc_y, loc_x + width, loc_y + height);\\n}\\n\\nstatic bool swapWidthHeight(const dbOrientType& orient)\\n{\\n  switch (orient) {\\n    case dbOrientType::R90:\\n    case dbOrientType::MXR90:\\n    case dbOrientType::R270:\\n    case dbOrientType::MYR90:\\n      return true;\\n    case dbOrientType::R0:\\n    case dbOrientType::R180:\\n    case dbOrientType::MY:\\n    case dbOrientType::MX:\\n      return false;\\n  }\\n  // gcc warning\\n  return false;\\n}\\n\\nvoid Opendp::makeGroups()\\n{\\n  regions_rtree.clear();\\n  // preallocate groups so it does not grow when push_back is called\\n  // because region cells point to them.\\n  auto db_groups = block_->getGroups();\\n  int reserve_size = 0;\\n  for (auto db_group : db_groups) {\\n    dbRegion* parent = db_group->getRegion();\\n    std::unordered_set<int> unique_heights;\\n    if (parent) {\\n      for (auto db_inst : db_group->getInsts()) {\\n        unique_heights.insert(db_inst_map_[db_inst]->height_);\\n      }\\n      reserve_size += unique_heights.size();\\n    }\\n  }\\n  reserve_size = std::max(reserve_size, (int) db_groups.size());\\n  groups_.reserve(reserve_size);\\n\\n  for (auto db_group : db_groups) {\\n    dbRegion* parent = db_group->getRegion();\\n    if (parent) {\\n      std::set<int> unique_heights;\\n      map<int, Group*> cell_height_to_group_map;\\n      for (auto db_inst : db_group->getInsts()) {\\n        unique_heights.insert(db_inst_map_[db_inst]->height_);\\n      }\\n      int index = 0;\\n      for (auto height : unique_heights) {\\n        groups_.emplace_back(Group());\\n        struct Group& group = groups_.back();\\n        string group_name\\n            = string(db_group->getName()) + \"_\" + std::to_string(index++);\\n        group.name = group_name;\\n        group.boundary.mergeInit();\\n        cell_height_to_group_map[height] = &group;\\n        auto boundaries = parent->getBoundaries();', metadata={'source': 'src/dpl/src/dbToOpendp.cpp', 'file_path': 'src/dpl/src/dbToOpendp.cpp', 'file_name': 'dbToOpendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (dbBox* boundary : boundaries) {\\n          Rect box = boundary->getBox();\\n          box = box.intersect(core_);\\n          // offset region to core origin\\n          box.moveDelta(-core_.xMin(), -core_.yMin());\\n          if (height == *(unique_heights.begin())) {\\n            bgBox bbox(\\n                bgPoint(box.xMin(), box.yMin()),\\n                bgPoint(box.xMax() - 1,\\n                        box.yMax()\\n                            - 1));  /// the -1 is to prevent imaginary overlaps\\n                                    /// where a region ends and another starts\\n            regions_rtree.insert(bbox);\\n          }\\n          group.regions.push_back(box);\\n          group.boundary.merge(box);\\n        }\\n      }\\n\\n      for (auto db_inst : db_group->getInsts()) {\\n        Cell* cell = db_inst_map_[db_inst];\\n        Group* group = cell_height_to_group_map[cell->height_];\\n        group->cells_.push_back(cell);\\n        cell->group_ = group;\\n      }\\n    }\\n  }\\n}\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/src/dbToOpendp.cpp', 'file_path': 'src/dpl/src/dbToOpendp.cpp', 'file_name': 'dbToOpendp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"aes_cipher_top_replace.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"aes.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"aes.defok\")', metadata={'source': 'src/dpl/test/aes.py', 'file_path': 'src/dpl/test/aes.py', 'file_name': 'aes.py', 'file_type': '.py'}),\n",
       " Document(page_content='# aes (low utilization)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def aes_cipher_top_replace.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file aes.def]\\nwrite_def $def_file\\ndiff_file aes.defok $def_file', metadata={'source': 'src/dpl/test/aes.tcl', 'file_path': 'src/dpl/test/aes.tcl', 'file_name': 'aes.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLef(\"block2.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"cell_on_block1.def\")\\n\\ndpl_aux.detailed_placement(design)\\n\\ndef_file = helpers.make_result_file(\"cell_on_block1.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"cell_on_block1.defok\", def_file)', metadata={'source': 'src/dpl/test/cell_on_block1.py', 'file_path': 'src/dpl/test/cell_on_block1.py', 'file_name': 'cell_on_block1.py', 'file_type': '.py'}),\n",
       " Document(page_content='# std cells on top of block\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef block2.lef\\nread_def cell_on_block1.def\\ndetailed_placement\\n\\nset def_file [make_result_file cell_on_block1.def]\\nwrite_def $def_file\\ndiff_file cell_on_block1.defok $def_file', metadata={'source': 'src/dpl/test/cell_on_block1.tcl', 'file_path': 'src/dpl/test/cell_on_block1.tcl', 'file_name': 'cell_on_block1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"sky130hd/sky130hd.tlef\")\\ntech.readLef(\"sky130hd/sky130hd_std_cell.lef\")\\ntech.readLef(\"cell_on_block2.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"cell_on_block2.def\")\\n\\ndpl_aux.set_placement_padding(design, globl=True, right=4)\\ndpl_aux.detailed_placement(design)\\n\\ndef_file = helpers.make_result_file(\"cell_on_block2.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"cell_on_block2.defok\", def_file)', metadata={'source': 'src/dpl/test/cell_on_block2.py', 'file_path': 'src/dpl/test/cell_on_block2.py', 'file_name': 'cell_on_block2.py', 'file_type': '.py'}),\n",
       " Document(page_content='# std cells on top of block with site-less channels leading to hopeless pixels\\nsource \"helpers.tcl\"\\nread_lef sky130hd/sky130hd.tlef\\nread_lef sky130hd/sky130hd_std_cell.lef\\nread_lef cell_on_block2.lef\\nread_def cell_on_block2.def\\nset_placement_padding -global -right 4\\ndetailed_placement\\n\\nset def_file [make_result_file cell_on_block2.def]\\nwrite_def $def_file\\ndiff_file cell_on_block2.defok $def_file', metadata={'source': 'src/dpl/test/cell_on_block2.tcl', 'file_path': 'src/dpl/test/cell_on_block2.tcl', 'file_name': 'cell_on_block2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"simple01.def\")\\ngpl = design.getOpendp()\\n\\ntry:\\n    gpl.checkPlacement(True)\\nexcept Exception as inst:\\n    print(inst.args[0])', metadata={'source': 'src/dpl/test/check1.py', 'file_path': 'src/dpl/test/check1.py', 'file_name': 'check1.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# check_placement without detailed_placement\\nread_lef Nangate45/Nangate45.lef\\nread_def simple01.def\\ncatch {check_placement -verbose} error\\nputs $error', metadata={'source': 'src/dpl/test/check1.tcl', 'file_path': 'src/dpl/test/check1.tcl', 'file_name': 'check1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# overlapping cells\\nread_lef Nangate45/Nangate45.lef\\nread_def check2.def\\ncatch {check_placement -verbose} error\\nputs $error', metadata={'source': 'src/dpl/test/check2.tcl', 'file_path': 'src/dpl/test/check2.tcl', 'file_name': 'check2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# abutting cells / overlap padded\\nread_lef Nangate45/Nangate45.lef\\nread_def check3.def\\nset_placement_padding -global -left 1 -right 1\\ncatch {check_placement -verbose} error\\nputs $error', metadata={'source': 'src/dpl/test/check3.tcl', 'file_path': 'src/dpl/test/check3.tcl', 'file_name': 'check3.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# off grid fixed inst\\nread_lef Nangate45/Nangate45.lef\\nread_def check4.def\\ncatch {check_placement -verbose} error\\nputs $error', metadata={'source': 'src/dpl/test/check4.tcl', 'file_path': 'src/dpl/test/check4.tcl', 'file_name': 'check4.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# abutting blocks off grid\\nread_lef Nangate45/Nangate45.lef\\nread_lef extra.lef\\nread_def check5.def\\ncheck_placement -verbose', metadata={'source': 'src/dpl/test/check5.tcl', 'file_path': 'src/dpl/test/check5.tcl', 'file_name': 'check5.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# std cell abutting block\\nread_lef Nangate45/Nangate45.lef\\nread_lef extra.lef\\nread_def check6.def\\ndetailed_placement\\ncheck_placement -verbose', metadata={'source': 'src/dpl/test/check6.tcl', 'file_path': 'src/dpl/test/check6.tcl', 'file_name': 'check6.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# check_placement std cell abutting block set_placement_padding -right\\nread_lef Nangate45/Nangate45.lef\\nread_lef extra.lef\\nread_def check6.def\\nset_placement_padding -global -right 1\\ncatch {check_placement -verbose} error\\nputs $error', metadata={'source': 'src/dpl/test/check7.tcl', 'file_path': 'src/dpl/test/check7.tcl', 'file_name': 'check7.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# welltap and spacing cells on core boundary\\nread_lef Nangate45/Nangate45.lef\\nread_lef extra.lef\\nread_def check8.def\\nset_placement_padding -global -right 1 -left 1\\ncheck_placement -verbose', metadata={'source': 'src/dpl/test/check8.tcl', 'file_path': 'src/dpl/test/check8.tcl', 'file_name': 'check8.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# check_placement block off grid (no error)\\nread_lef Nangate45/Nangate45.lef\\nread_lef extra.lef\\nread_def check9.def\\ncheck_placement -verbose', metadata={'source': 'src/dpl/test/check9.tcl', 'file_path': 'src/dpl/test/check9.tcl', 'file_name': 'check9.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import utl\\nimport re\\nimport typing as t\\n\\n\\ndef detailed_placement(\\n    design,\\n    *,\\n    max_displacement: t.Optional[t.Union[int, t.List[int]]] = None,\\n    disallow_one_site_gaps: bool = False,\\n    report_file_name: str = \"\",\\n    suppress=False,\\n):\\n    if not max_displacement:\\n        max_disp_x = 0\\n        max_disp_y = 0\\n    elif isinstance(max_displacement, int):\\n        max_disp_x = max_displacement\\n        max_disp_y = max_displacement\\n    elif len(max_displacement) == 2:\\n        max_disp_x = max_displacement[0]\\n        max_disp_y = max_displacement[1]\\n    else:\\n        utl.error(utl.DPL, 101, \"-max_displacement disp | [disp_x, disp_y]\")\\n\\n    dpl = design.getOpendp()\\n\\n    if len(design.getBlock().getRows()) > 0:  # db_has_rows\\n        site = design.getBlock().getRows()[0].getSite()\\n        max_disp_x = int(design.micronToDBU(max_disp_x) / site.getWidth())\\n        max_disp_y = int(design.micronToDBU(max_disp_y) / site.getHeight())\\n        dpl.detailedPlacement(\\n            max_disp_x, max_disp_y, report_file_name, disallow_one_site_gaps\\n        )\\n        if not suppress:\\n            dpl.reportLegalizationStats()\\n    else:\\n        utl(\\n            utl.DPL,\\n            102,\\n            \"No rows defined in design. Use initialize_floorplan to add rows.\",\\n        )\\n\\n\\n# Note that the tcl flag -instance in the tcl version of this command is not supported\\ndef set_placement_padding(design, *, masters=None, right=None, left=None, globl=False):\\n    gpl = design.getOpendp()\\n\\n    if not is_pos_int(left):\\n        left = 0\\n\\n    if not is_pos_int(right):\\n        right = 0\\n\\n    if globl:\\n        gpl.setPaddingGlobal(left, right)\\n\\n    elif masters != None:\\n        for m in masters:\\n            gpl.setPaddingMasters(master, left, right)\\n\\n    else:\\n        utl.warn(utl.DPL, 103, \"No padding target specified\")\\n\\n\\ndef filler_placement(design, prefix=None, masters=None):\\n    dpl = design.getOpendp()\\n    if prefix == None:\\n        prefix = \"FILLER_\"\\n\\n    if masters == None:\\n        utl.error(utl.DPL, 104, \"filler_placement requires masters to be set\")\\n\\n    filler_masters = get_masters(design, masters)\\n    if len(filler_masters) > 0:\\n        dpl.fillerPlacement(filler_masters, prefix)\\n\\n\\ndef get_masters(design, names):\\n    \"\"\"Takes a design and a list of regular expressions to match master names.\\n    NOTE: these are Python regular expressions\"\"\"\\n    matched = False\\n    masters = []\\n    db = design.getTech().getDB()\\n\\n    for name in names:\\n        for lib in db.getLibs():\\n            for master in lib.getMasters():\\n                master_name = master.getConstName()\\n                if re.fullmatch(name, master_name) != None:\\n                    masters.append(master)\\n                    matched = True\\n\\n    if not matched:\\n        utl.warn(utl.DPL, 105, f\"{names} did not match any masters\")\\n\\n    return masters\\n\\n\\n# actually, this should be called is_non_negative_int\\ndef is_pos_int(x):\\n    if x == None:\\n        return False\\n    elif isinstance(x, int) and x >= 0:\\n        return True\\n    else:\\n        utl.error(utl.DPL, 106, f\"TypeError: {x} is not a postive integer\")\\n    return False', metadata={'source': 'src/dpl/test/dpl_aux.py', 'file_path': 'src/dpl/test/dpl_aux.py', 'file_name': 'dpl_aux.py', 'file_type': '.py'}),\n",
       " Document(page_content='#include <unistd.h>\\n\\n#include <memory>\\n\\n#include \"dpl/Opendp.h\"\\n#include \"gtest/gtest.h\"\\n#include \"odb/db.h\"\\n#include \"odb/lefin.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace dpl {\\n\\nclass OpendpTest : public ::testing::Test\\n{\\n protected:\\n  template <class T>\\n  using OdbUniquePtr = std::unique_ptr<T, void (*)(T*)>;\\n\\n  void SetUp() override\\n  {\\n    db_ = OdbUniquePtr<odb::dbDatabase>(odb::dbDatabase::create(),\\n                                        &odb::dbDatabase::destroy);\\n    odb::lefin lef_reader(\\n        db_.get(), &logger_, /*ignore_non_routing_layers=*/false);\\n    lib_ = OdbUniquePtr<odb::dbLib>(\\n        lef_reader.createTechAndLib(\"tech\",\\n                                    \"isPlacedTestLibName\",\\n                                    \"sky130hd/sky130_fd_sc_hd_merged.lef\"),\\n        &odb::dbLib::destroy);\\n\\n    chip_ = OdbUniquePtr<odb::dbChip>(odb::dbChip::create(db_.get()),\\n                                      &odb::dbChip::destroy);\\n    block_ = OdbUniquePtr<odb::dbBlock>(\\n        odb::dbBlock::create(chip_.get(), \"top\"), &odb::dbBlock::destroy);\\n    block_->setDefUnits(lib_->getTech()->getLefUnits());\\n    block_->setDieArea(odb::Rect(0, 0, 1000, 1000));\\n  }\\n\\n  utl::Logger logger_;\\n  OdbUniquePtr<odb::dbDatabase> db_{nullptr, &odb::dbDatabase::destroy};\\n  OdbUniquePtr<odb::dbLib> lib_{nullptr, &odb::dbLib::destroy};\\n  OdbUniquePtr<odb::dbChip> chip_{nullptr, &odb::dbChip::destroy};\\n  OdbUniquePtr<odb::dbBlock> block_{nullptr, &odb::dbBlock::destroy};\\n};\\n\\nTEST_F(OpendpTest, IsPlaced)\\n{\\n  odb::dbMaster* and_gate = lib_->findMaster(\"sky130_fd_sc_hd__and2_1\");\\n  auto and_placed = OdbUniquePtr<odb::dbInst>(\\n      odb::dbInst::create(block_.get(), and_gate, \"and_1\"),\\n      &odb::dbInst::destroy);\\n\\n  and_placed->setPlacementStatus(odb::dbPlacementStatus::PLACED);\\n\\n  Cell placed;\\n  placed.db_inst_ = and_placed.get();\\n\\n  // Act & Assert\\n  ASSERT_TRUE(Opendp::isPlaced(&placed));\\n}\\n\\n}  // namespace dpl', metadata={'source': 'src/dpl/test/dpl_test.cc', 'file_path': 'src/dpl/test/dpl_test.cc', 'file_name': 'dpl_test.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"fence01.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"fence01.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"fence01.defok\")', metadata={'source': 'src/dpl/test/fence01.py', 'file_path': 'src/dpl/test/fence01.py', 'file_name': 'fence01.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def fence01.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file fence01.def]\\nwrite_def $def_file\\ndiff_file $def_file fence01.defok', metadata={'source': 'src/dpl/test/fence01.tcl', 'file_path': 'src/dpl/test/fence01.tcl', 'file_name': 'fence01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"fence02.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"fence02.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"fence02.defok\")', metadata={'source': 'src/dpl/test/fence02.py', 'file_path': 'src/dpl/test/fence02.py', 'file_name': 'fence02.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def fence02.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file fence02.def]\\nwrite_def $def_file\\ndiff_file $def_file fence02.defok', metadata={'source': 'src/dpl/test/fence02.tcl', 'file_path': 'src/dpl/test/fence02.tcl', 'file_name': 'fence02.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"fence03.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"fence03.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"fence03.defok\")', metadata={'source': 'src/dpl/test/fence03.py', 'file_path': 'src/dpl/test/fence03.py', 'file_name': 'fence03.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def fence03.def\\ndetailed_placement\\nset def_file [make_result_file fence03.def]\\nwrite_def $def_file\\ndiff_file $def_file fence03.defok', metadata={'source': 'src/dpl/test/fence03.tcl', 'file_path': 'src/dpl/test/fence03.tcl', 'file_name': 'fence03.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"simple01.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndpl_aux.filler_placement(design, masters=[\"FILL.*\"])\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"fillers1.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"fillers1.defok\")', metadata={'source': 'src/dpl/test/fillers1.py', 'file_path': 'src/dpl/test/fillers1.py', 'file_name': 'fillers1.py', 'file_type': '.py'}),\n",
       " Document(page_content='# filler_placement for simple01\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple01.def\\ndetailed_placement\\nfiller_placement FILL*\\ncheck_placement\\n\\nset def_file [make_result_file fillers1.def]\\nwrite_def $def_file\\ndiff_file $def_file fillers1.defok', metadata={'source': 'src/dpl/test/fillers1.tcl', 'file_path': 'src/dpl/test/fillers1.tcl', 'file_name': 'fillers1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# filler_placement with set_placement_padding\\nfrom openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"simple01.def\")\\ndpl_aux.set_placement_padding(design, globl=True, left=2, right=2)\\n\\ndpl_aux.detailed_placement(design)\\ndpl_aux.filler_placement(design, masters=[\"FILL.*\"])\\n\\n# disable padding for placement checks\\ndpl_aux.set_placement_padding(design, globl=True, left=0, right=0)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"fillers2.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"fillers2.defok\")', metadata={'source': 'src/dpl/test/fillers2.py', 'file_path': 'src/dpl/test/fillers2.py', 'file_name': 'fillers2.py', 'file_type': '.py'}),\n",
       " Document(page_content='# filler_placement with set_placement_padding\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple01.def\\nset_placement_padding -global -left 2 -right 2\\n\\ndetailed_placement\\nfiller_placement FILL*\\n# disable padding for placement checks\\nset_placement_padding -global -left 0 -right 0\\ncheck_placement\\n\\nset def_file [make_result_file fillers2.def]\\nwrite_def $def_file\\ndiff_file $def_file fillers2.defok', metadata={'source': 'src/dpl/test/fillers2.tcl', 'file_path': 'src/dpl/test/fillers2.tcl', 'file_name': 'fillers2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"simple01.def\")\\n\\ndpl_aux.detailed_placement(design)\\nmasters=[\"FILLCELL_X1\", \"FILLCELL_X2\"]\\ndpl_aux.filler_placement(design, masters=masters)\\ndesign.getOpendp().checkPlacement(False)', metadata={'source': 'src/dpl/test/fillers3.py', 'file_path': 'src/dpl/test/fillers3.py', 'file_name': 'fillers3.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# filler_placement list arg\\nread_lef Nangate45/Nangate45.lef\\nread_def simple01.def\\ndetailed_placement\\nfiller_placement {FILLCELL_X1 FILLCELL_X2}\\ncheck_placement', metadata={'source': 'src/dpl/test/fillers3.tcl', 'file_path': 'src/dpl/test/fillers3.tcl', 'file_name': 'fillers3.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLef(\"fill3.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"fillers4.def\")\\n\\ndpl_aux.detailed_placement(design, disallow_one_site_gaps=True)\\nmasters=[\"FILLCELL_X2\", \"FILLCELL_X3\", \"FILLCELL_X4\", \"FILLCELL_X8\"]\\ndpl_aux.filler_placement(design, masters=masters)\\ndesign.getOpendp().checkPlacement(False)', metadata={'source': 'src/dpl/test/fillers4.py', 'file_path': 'src/dpl/test/fillers4.py', 'file_name': 'fillers4.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# filler_placement size 2 3 4 8\\nread_lef Nangate45/Nangate45.lef\\nread_lef fill3.lef\\nread_def fillers4.def\\ndetailed_placement -disallow_one_site_gaps\\nfiller_placement {FILLCELL_X2 FILLCELL_X3 FILLCELL_X4 FILLCELL_X8}\\ncheck_placement', metadata={'source': 'src/dpl/test/fillers4.tcl', 'file_path': 'src/dpl/test/fillers4.tcl', 'file_name': 'fillers4.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# no fillers in cut rows\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def fragmented_row04.def\\ndetailed_placement\\ncheck_placement\\nfiller_placement FILL*\\ncheck_placement\\n\\nset def_file [make_result_file fillers5.def]\\nwrite_def $def_file\\ndiff_file fillers5.defok $def_file', metadata={'source': 'src/dpl/test/fillers5.tcl', 'file_path': 'src/dpl/test/fillers5.tcl', 'file_name': 'fillers5.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# filler_placement size 2 3 4 8 with gap of 1 (error)\\nread_lef Nangate45/Nangate45.lef\\nread_lef fill3.lef\\nread_def fillers6.def\\ncatch {filler_placement {FILLCELL_X2 FILLCELL_X3 FILLCELL_X4 FILLCELL_X8}} msg', metadata={'source': 'src/dpl/test/fillers6.tcl', 'file_path': 'src/dpl/test/fillers6.tcl', 'file_name': 'fillers6.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# filler_placement for simple01\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple01.def\\ndetailed_placement\\nfiller_placement -prefix \"NANGATEFILL_\" FILL*\\ncheck_placement\\n\\nset def_file [make_result_file fillers7.def]\\nwrite_def $def_file\\ndiff_file $def_file fillers7.defok', metadata={'source': 'src/dpl/test/fillers7.tcl', 'file_path': 'src/dpl/test/fillers7.tcl', 'file_name': 'fillers7.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# remove_filers\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def fillers8.def\\n\\ncatch { detailed_placement } msg\\nputs $msg\\n\\nremove_fillers\\ncheck_placement\\n\\nset def_file [make_result_file fillers8.def]\\nwrite_def $def_file\\ndiff_file $def_file fillers8.defok', metadata={'source': 'src/dpl/test/fillers8.tcl', 'file_path': 'src/dpl/test/fillers8.tcl', 'file_name': 'fillers8.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"fragmented_row01.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"fragmented_row01.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"fragmented_row01.defok\")', metadata={'source': 'src/dpl/test/fragmented_row01.py', 'file_path': 'src/dpl/test/fragmented_row01.py', 'file_name': 'fragmented_row01.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def fragmented_row01.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file fragmented_row01.def]\\nwrite_def $def_file\\ndiff_file $def_file fragmented_row01.defok', metadata={'source': 'src/dpl/test/fragmented_row01.tcl', 'file_path': 'src/dpl/test/fragmented_row01.tcl', 'file_name': 'fragmented_row01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"fragmented_row02.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"fragmented_row02.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"fragmented_row02.defok\")', metadata={'source': 'src/dpl/test/fragmented_row02.py', 'file_path': 'src/dpl/test/fragmented_row02.py', 'file_name': 'fragmented_row02.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def fragmented_row02.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file fragmented_row02.def]\\nwrite_def $def_file\\ndiff_file $def_file fragmented_row02.defok', metadata={'source': 'src/dpl/test/fragmented_row02.tcl', 'file_path': 'src/dpl/test/fragmented_row02.tcl', 'file_name': 'fragmented_row02.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# left/right rows too far away from instance -> fails\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def fragmented_row03.def\\ncatch {detailed_placement} msg\\nputs $msg\\ncatch {check_placement -verbose} error\\nputs $error\\n\\nset def_file [make_result_file fragmented_row03.def]\\nwrite_def $def_file\\ndiff_file $def_file fragmented_row03.defok', metadata={'source': 'src/dpl/test/fragmented_row03.tcl', 'file_path': 'src/dpl/test/fragmented_row03.tcl', 'file_name': 'fragmented_row03.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# rows with middle cut out and 1 inst placed in cutout\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def fragmented_row04.def\\ncatch {check_placement -verbose} error\\nputs $error\\ndetailed_placement\\ncheck_placement -verbose\\n\\n\\nset def_file [make_result_file fragmented_row04.def]\\nwrite_def $def_file\\ndiff_file fragmented_row04.defok $def_file', metadata={'source': 'src/dpl/test/fragmented_row04.tcl', 'file_path': 'src/dpl/test/fragmented_row04.tcl', 'file_name': 'fragmented_row04.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"gcd_replace.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"gcd.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"gcd.defok\", def_file)', metadata={'source': 'src/dpl/test/gcd.py', 'file_path': 'src/dpl/test/gcd.py', 'file_name': 'gcd.py', 'file_type': '.py'}),\n",
       " Document(page_content='# gcd (low utilization)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def gcd_replace.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file gcd.def]\\nwrite_def $def_file\\ndiff_file gcd.defok $def_file', metadata={'source': 'src/dpl/test/gcd.tcl', 'file_path': 'src/dpl/test/gcd.tcl', 'file_name': 'gcd.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def nangate45-bench/gcd/gcd_replace.def\\ndetailed_placement\\ncheck_placement\\n\\nwrite_def gcd_legal.def', metadata={'source': 'src/dpl/test/gcd_nangate45.tcl', 'file_path': 'src/dpl/test/gcd_nangate45.tcl', 'file_name': 'gcd_nangate45.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import odb\\nimport os\\nimport utl\\n\\ndef make_rect(design, xl, yl, xh, yh):\\n    xl = design.micronToDBU(xl)\\n    yl = design.micronToDBU(yl)\\n    xh = design.micronToDBU(xh)\\n    yh = design.micronToDBU(yh)\\n    return odb.Rect(xl, yl, xh, yh)\\n\\ndef make_result_file(filename):\\n    result_dir = os.path.join(os.getcwd(), \\'results\\')\\n    if not os.path.exists(result_dir):\\n        os.mkdir(result_dir)\\n\\n    root_ext = os.path.splitext(filename)\\n    filename = \"{}-py{}\".format(*root_ext)\\n    return os.path.join(result_dir, filename)\\n\\ndef diff_files(file1, file2):\\n    with open(file1, \\'r\\') as f:\\n        lines1 = f.readlines()\\n\\n    with open(file2, \\'r\\') as f:\\n        lines2 = f.readlines()\\n\\n    num_lines1 = len(lines1)\\n    num_lines2 = len(lines2)\\n    for i in range(min(num_lines1, num_lines2)):\\n        if lines1[i] != lines2[i]:\\n            utl.report(f\"Differences found at line {i+1}.\")\\n            utl.report(lines1[i][:-1])\\n            utl.report(lines2[i][:-1])\\n            return 1\\n\\n    if num_lines1 != num_lines2:\\n        utl.report(f\"Number of lines differs {num_lines1} vs {num_lines2}.\")\\n        return 1\\n\\n    utl.report(\"No differences found.\")\\n    return 0\\n\\n# Output voltage file is specified as ...\\nutl.suppress_message(utl.PSM, 2)\\n# Output current file specified ...\\nutl.suppress_message(utl.PSM, 3)\\n# Error file is specified as ...\\nutl.suppress_message(utl.PSM, 83)\\n# Output spice file is specified as\\nutl.suppress_message(utl.PSM, 5)\\n# SPICE file is written at\\nutl.suppress_message(utl.PSM, 6)\\n# Reading DEF file\\nutl.suppress_message(utl.ODB, 127)\\n# Finished DEF file\\nutl.suppress_message(utl.ODB, 134)\\n\\n# suppress PPL info messages\\nutl.suppress_message(utl.PPL, 41)\\nutl.suppress_message(utl.PPL, 48)\\nutl.suppress_message(utl.PPL, 49)\\nutl.suppress_message(utl.PPL, 60)\\n\\n# suppress tap info messages\\nutl.suppress_message(utl.TAP, 100)\\nutl.suppress_message(utl.TAP, 101)\\n\\n\\n# suppress par messages with runtime\\nutl.suppress_message(utl.PAR, 1)\\nutl.suppress_message(utl.PAR, 30)\\nutl.suppress_message(utl.PAR, 109)\\nutl.suppress_message(utl.PAR, 110)', metadata={'source': 'src/dpl/test/helpers.py', 'file_path': 'src/dpl/test/helpers.py', 'file_name': 'helpers.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/dpl/test/helpers.tcl', 'file_path': 'src/dpl/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/dpl/test/helpers.tcl', 'file_path': 'src/dpl/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"ibex_core_replace.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"ibex.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"ibex.defok\")', metadata={'source': 'src/dpl/test/ibex.py', 'file_path': 'src/dpl/test/ibex.py', 'file_name': 'ibex.py', 'file_type': '.py'}),\n",
       " Document(page_content='# ibex (low utilization)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def ibex_core_replace.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file ibex.def]\\nwrite_def $def_file\\ndiff_file $def_file ibex.defok', metadata={'source': 'src/dpl/test/ibex.tcl', 'file_path': 'src/dpl/test/ibex.tcl', 'file_name': 'ibex.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# gcd (low utilization)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def nangate45-bench/gcd/gcd_replace.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file low_util01.def]\\nwrite_def $def_file\\ndiff_file low_util01.defok $def_file', metadata={'source': 'src/dpl/test/low_util01.tcl', 'file_path': 'src/dpl/test/low_util01.tcl', 'file_name': 'low_util01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def aes_cipher_top_replace.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file low_util02.def]\\nwrite_def $def_file\\ndiff_file low_util02.defok $def_file', metadata={'source': 'src/dpl/test/low_util02.tcl', 'file_path': 'src/dpl/test/low_util02.tcl', 'file_name': 'low_util02.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def nangate45-bench/ibex_core/ibex_core_replace.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file low_util03.def]\\nwrite_def $def_file\\ndiff_file low_util03.defok $def_file', metadata={'source': 'src/dpl/test/low_util03.tcl', 'file_path': 'src/dpl/test/low_util03.tcl', 'file_name': 'low_util03.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# floorplan corner missing rows requires -max_displacement to pull in pin buffers\\nread_lef Nangate45/Nangate45_tech.lef\\nread_lef Nangate45/Nangate45_stdcell.lef\\nread_lef Nangate45/fakeram45_1024x32.lef\\n\\nread_liberty Nangate45/Nangate45_fast.lib\\nread_liberty Nangate45/fakeram45_1024x32.lib\\n\\nread_def max_disp1.def\\n\\ndetailed_placement -max_displacement {280 50}\\ncheck_placement -verbose', metadata={'source': 'src/dpl/test/max_disp1.tcl', 'file_path': 'src/dpl/test/max_disp1.tcl', 'file_name': 'max_disp1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"gcd_replace.def\")\\n\\ndpl_aux.set_placement_padding(design, globl=True, left=1, right=1)\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().optimizeMirroring()', metadata={'source': 'src/dpl/test/mirror1.py', 'file_path': 'src/dpl/test/mirror1.py', 'file_name': 'mirror1.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# optimize_mirroring\\nread_lef Nangate45/Nangate45.lef\\nread_def gcd_replace.def\\nset_placement_padding -global -left 1 -right 1\\ndetailed_placement\\noptimize_mirroring', metadata={'source': 'src/dpl/test/mirror1.tcl', 'file_path': 'src/dpl/test/mirror1.tcl', 'file_name': 'mirror1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLef(\"extra.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"mirror2.def\")\\n\\ndpl_aux.set_placement_padding(design, globl=True, left=1, right=1)\\ndpl_aux.detailed_placement(design)\\n\\nprint(\"block orient \" + design.getBlock().findInst(\"block1\").getOrient(), flush=True)\\ndesign.getOpendp().optimizeMirroring()\\nprint(\"block orient \" + design.getBlock().findInst(\"block1\").getOrient())', metadata={'source': 'src/dpl/test/mirror2.py', 'file_path': 'src/dpl/test/mirror2.py', 'file_name': 'mirror2.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# optimize_mirroring ignore BLOCKs, unconnected pins\\nread_lef Nangate45/Nangate45.lef\\nread_lef extra.lef\\nread_def mirror2.def\\nset_placement_padding -global -left 1 -right 1\\ndetailed_placement\\nputs \"block orient [[[ord::get_db_block] findInst block1] getOrient]\"\\noptimize_mirroring\\nputs \"block orient [[[ord::get_db_block] findInst block1] getOrient]\"', metadata={'source': 'src/dpl/test/mirror2.tcl', 'file_path': 'src/dpl/test/mirror2.tcl', 'file_name': 'mirror2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# optimize_mirroring without detailed placement\\nfrom openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"gcd_replace.def\")\\ndesign.getOpendp().optimizeMirroring()', metadata={'source': 'src/dpl/test/mirror3.py', 'file_path': 'src/dpl/test/mirror3.py', 'file_name': 'mirror3.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# optimize_mirroring without detailed placement\\nread_lef Nangate45/Nangate45.lef\\nread_def gcd_replace.def\\noptimize_mirroring', metadata={'source': 'src/dpl/test/mirror3.tcl', 'file_path': 'src/dpl/test/mirror3.tcl', 'file_name': 'mirror3.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_lef Nangate45/fake_macros.lef\\nread_def multi_height_one_site_gap_disallow.def\\ndetailed_placement -disallow_one_site_gaps\\ncheck_placement\\n\\nset def_file [make_result_file multi_height_one_site_gap_disallow.def]\\nwrite_def $def_file\\ndiff_file $def_file multi_height_one_site_gap_disallow.defok', metadata={'source': 'src/dpl/test/multi_height_one_site_gap_disallow.tcl', 'file_path': 'src/dpl/test/multi_height_one_site_gap_disallow.tcl', 'file_name': 'multi_height_one_site_gap_disallow.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_lef Nangate45/fake_macros.lef\\nread_def multi_height_rows.def\\ndetailed_placement\\nfiller_placement FILL*\\ncheck_placement\\n\\nset def_file [make_result_file multi_height_rows.def]\\nwrite_def $def_file\\ndiff_file $def_file multi_height_rows.defok', metadata={'source': 'src/dpl/test/multi_height_rows.tcl', 'file_path': 'src/dpl/test/multi_height_rows.tcl', 'file_name': 'multi_height_rows.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# corner pad/endcaps with obstructions\\nfrom openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLef(\"obstruction1.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"obstruction1.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndpl_aux.filler_placement(design, masters=[\"FILLCELL.*\"])\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"obstruction1.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"obstruction1.defok\", def_file)', metadata={'source': 'src/dpl/test/obstruction1.py', 'file_path': 'src/dpl/test/obstruction1.py', 'file_name': 'obstruction1.py', 'file_type': '.py'}),\n",
       " Document(page_content='# corner pad/endcaps with obstructions\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_lef obstruction1.lef\\nread_def obstruction1.def\\n\\ndetailed_placement\\nfiller_placement FILLCELL*\\ncheck_placement\\n\\nset def_file [make_result_file obstruction1.def]\\nwrite_def $def_file\\ndiff_file obstruction1.defok $def_file', metadata={'source': 'src/dpl/test/obstruction1.tcl', 'file_path': 'src/dpl/test/obstruction1.tcl', 'file_name': 'obstruction1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# ram with obstruction\\nfrom openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLiberty(\"Nangate45/Nangate45_typ.lib\")\\ntech.readLiberty(\"Nangate45/fakeram45_64x7.lib\")\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ntech.readLef(\"Nangate45/fakeram45_64x7.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"obstruction2.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndpl_aux.filler_placement(design, masters=[\"FILLCELL.*\"])\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"obstruction2.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"obstruction2.defok\", def_file)', metadata={'source': 'src/dpl/test/obstruction2.py', 'file_path': 'src/dpl/test/obstruction2.py', 'file_name': 'obstruction2.py', 'file_type': '.py'}),\n",
       " Document(page_content='# ram with obstruction\\nsource \"helpers.tcl\"\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_liberty Nangate45/fakeram45_64x7.lib\\nread_lef Nangate45/Nangate45.lef\\nread_lef Nangate45/fakeram45_64x7.lef\\nread_def obstruction2.def\\ndetailed_placement\\nfiller_placement FILLCELL*\\ncheck_placement\\n\\nset def_file [make_result_file obstruction2.def]\\nwrite_def $def_file\\ndiff_file obstruction2.defok $def_file', metadata={'source': 'src/dpl/test/obstruction2.tcl', 'file_path': 'src/dpl/test/obstruction2.tcl', 'file_name': 'obstruction2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"one_site_gap_disallow.def\")\\n\\ndpl_aux.detailed_placement(design, disallow_one_site_gaps=True)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"one_site_gap_disallow.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"one_site_gap_disallow.defok\")', metadata={'source': 'src/dpl/test/one_site_gap_disallow.py', 'file_path': 'src/dpl/test/one_site_gap_disallow.py', 'file_name': 'one_site_gap_disallow.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def one_site_gap_disallow.def\\ndetailed_placement -disallow_one_site_gaps\\ncheck_placement\\n\\nset def_file [make_result_file one_site_gap_disallow.def]\\nwrite_def $def_file\\ndiff_file $def_file one_site_gap_disallow.defok', metadata={'source': 'src/dpl/test/one_site_gap_disallow.tcl', 'file_path': 'src/dpl/test/one_site_gap_disallow.tcl', 'file_name': 'one_site_gap_disallow.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# set_placement_padding -global -left\\nfrom openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"simple01.def\")\\n\\ndpl_aux.set_placement_padding(design, globl=True, left=5)\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"pad01.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"pad01.defok\", def_file)', metadata={'source': 'src/dpl/test/pad01.py', 'file_path': 'src/dpl/test/pad01.py', 'file_name': 'pad01.py', 'file_type': '.py'}),\n",
       " Document(page_content='# set_placement_padding -global -left\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple01.def\\nset_placement_padding -global -left 5\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file pad01.def]\\nwrite_def $def_file\\ndiff_file pad01.defok $def_file', metadata={'source': 'src/dpl/test/pad01.tcl', 'file_path': 'src/dpl/test/pad01.tcl', 'file_name': 'pad01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# set_placement_padding + cell->width > row width\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple01.def\\nset_placement_padding -global -left 30\\ncatch {detailed_placement} error\\nputs $error', metadata={'source': 'src/dpl/test/pad02.tcl', 'file_path': 'src/dpl/test/pad02.tcl', 'file_name': 'pad02.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# set_padding -global -right\\nfrom openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"simple03.def\")\\n\\ndpl_aux.set_placement_padding(design, globl=True, right=5)\\n\\ndef_file = helpers.make_result_file(\"pad03.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"pad03.defok\", def_file)', metadata={'source': 'src/dpl/test/pad03.py', 'file_path': 'src/dpl/test/pad03.py', 'file_name': 'pad03.py', 'file_type': '.py'}),\n",
       " Document(page_content='# set_padding -global -right\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple03.def\\nset_placement_padding -global -right 5\\n\\nset def_file [make_result_file pad03.def]\\nwrite_def $def_file\\ndiff_file pad03.defok $def_file', metadata={'source': 'src/dpl/test/pad03.tcl', 'file_path': 'src/dpl/test/pad03.tcl', 'file_name': 'pad03.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# 10 inst placement legal (should not move anything)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def pad04.def\\nset_placement_padding -global -left 2 -right 2\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file pad04.def]\\nwrite_def $def_file\\ndiff_file pad04.defok $def_file', metadata={'source': 'src/dpl/test/pad04.tcl', 'file_path': 'src/dpl/test/pad04.tcl', 'file_name': 'pad04.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# std cell abutting on the right set_placement_padding -right\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_lef extra.lef\\nread_def check6.def\\nset_placement_padding -global -right 1\\ndetailed_placement\\ncheck_placement -verbose\\n\\nset def_file [make_result_file pad05.def]\\nwrite_def $def_file\\ndiff_file pad05.defok $def_file', metadata={'source': 'src/dpl/test/pad05.tcl', 'file_path': 'src/dpl/test/pad05.tcl', 'file_name': 'pad05.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# std cell abutting block on the right with left padding\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_lef extra.lef\\nread_def check6.def\\nset_placement_padding -global -right 1\\ndetailed_placement\\ncheck_placement -verbose\\n\\nset def_file [make_result_file pad06.def]\\nwrite_def $def_file\\ndiff_file pad06.defok $def_file', metadata={'source': 'src/dpl/test/pad06.tcl', 'file_path': 'src/dpl/test/pad06.tcl', 'file_name': 'pad06.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# set_placement_padding -instances\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple01.def\\nset_placement_padding -instances _277_ -left 5\\nset_placement_padding -instances [get_cells _277_] -left 5\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file pad07.def]\\nwrite_def $def_file\\ndiff_file pad07.defok $def_file', metadata={'source': 'src/dpl/test/pad07.tcl', 'file_path': 'src/dpl/test/pad07.tcl', 'file_name': 'pad07.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# set_placement_padding -masters\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_liberty Nangate45/Nangate45_typ.lib\\nread_def simple01.def\\n# check -masters arg parsing\\nset_placement_padding -masters BUF_X4 -left 5\\nset_placement_padding -masters {BUF_X1 BUF_X4} -left 5\\nset_placement_padding -masters BUF_X* -left 5\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file pad08.def]\\nwrite_def $def_file\\ndiff_file pad08.defok $def_file', metadata={'source': 'src/dpl/test/pad08.tcl', 'file_path': 'src/dpl/test/pad08.tcl', 'file_name': 'pad08.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def regions1.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file regions1.def]\\nwrite_def $def_file\\ndiff_file $def_file regions1.defok', metadata={'source': 'src/dpl/test/regions1.tcl', 'file_path': 'src/dpl/test/regions1.tcl', 'file_name': 'regions1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def regions2.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file regions2.def]\\nwrite_def $def_file\\ndiff_file $def_file regions2.defok', metadata={'source': 'src/dpl/test/regions2.tcl', 'file_path': 'src/dpl/test/regions2.tcl', 'file_name': 'regions2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_lef Nangate45/fake_macros.lef\\nread_def regions3.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file regions3.def]\\nwrite_def $def_file\\ndiff_file $def_file regions3.defok', metadata={'source': 'src/dpl/test/regions3.tcl', 'file_path': 'src/dpl/test/regions3.tcl', 'file_name': 'regions3.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='record_tests {\\n  cell_on_block1\\n  cell_on_block2\\n  check1\\n  check2\\n  check3\\n  check4\\n  check5\\n  check6\\n  check7\\n  check8\\n  check9\\n  fence01\\n  fence02\\n  fence03\\n  fillers1\\n  fillers2\\n  fillers3\\n  fillers4\\n  fillers5\\n  fillers6\\n  fillers7\\n  fillers8\\n  fragmented_row01\\n  fragmented_row02\\n  fragmented_row03\\n  fragmented_row04\\n  mirror1\\n  mirror2\\n  mirror3\\n  obstruction1\\n  obstruction2\\n  pad01\\n  pad02\\n  pad03\\n  pad04\\n  pad05\\n  pad06\\n  pad07\\n  pad08\\n  simple01\\n  simple02\\n  simple03\\n  simple04\\n  simple05\\n  simple07\\n  simple08\\n  simple09\\n  simple10\\n  max_disp1\\n  aes\\n  gcd\\n  ibex\\n  one_site_gap_disallow\\n  multi_height_rows\\n  multi_height_one_site_gap_disallow\\n  regions1\\n  regions2\\n  regions3\\n  report_failures\\n}', metadata={'source': 'src/dpl/test/regression_tests.tcl', 'file_path': 'src/dpl/test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def report_failures.def\\ncatch { detailed_placement -report_file_name \"report_failures.json\" } msg\\n\\nset def_file [make_result_file report_failures.def]\\nwrite_def $def_file\\ndiff_file $def_file report_failures.defok\\ndiff_file report_failures.json report_failures.jsonok', metadata={'source': 'src/dpl/test/report_failures.tcl', 'file_path': 'src/dpl/test/report_failures.tcl', 'file_name': 'report_failures.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# 1 inst lower left of core\\nfrom openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"simple01.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"simple01.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"simple01.defok\", def_file)', metadata={'source': 'src/dpl/test/simple01.py', 'file_path': 'src/dpl/test/simple01.py', 'file_name': 'simple01.py', 'file_type': '.py'}),\n",
       " Document(page_content='# 1 inst lower left of core\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple01.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file simple01.def]\\nwrite_def $def_file\\ndiff_file simple01.defok $def_file', metadata={'source': 'src/dpl/test/simple01.tcl', 'file_path': 'src/dpl/test/simple01.tcl', 'file_name': 'simple01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# 1 inst in core off grid\\nfrom openroad import Design, Tech\\nimport helpers\\nimport dpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"simple02.def\")\\n\\ndpl_aux.detailed_placement(design)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"simple02.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"simple02.defok\", def_file)', metadata={'source': 'src/dpl/test/simple02.py', 'file_path': 'src/dpl/test/simple02.py', 'file_name': 'simple02.py', 'file_type': '.py'}),\n",
       " Document(page_content='# 1 inst in core off grid\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple02.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file simple02.def]\\nwrite_def $def_file\\ndiff_file simple02.defok $def_file', metadata={'source': 'src/dpl/test/simple02.tcl', 'file_path': 'src/dpl/test/simple02.tcl', 'file_name': 'simple02.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# 1 inst upper right of core\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple03.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file simple03.def]\\nwrite_def $def_file\\ndiff_file simple03.defok $def_file', metadata={'source': 'src/dpl/test/simple03.tcl', 'file_path': 'src/dpl/test/simple03.tcl', 'file_name': 'simple03.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# 10 inst placement legal (should not move anything)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple04.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file simple04.def]\\nwrite_def $def_file\\ndiff_file simple04.defok $def_file', metadata={'source': 'src/dpl/test/simple04.tcl', 'file_path': 'src/dpl/test/simple04.tcl', 'file_name': 'simple04.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# ???\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple05.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file simple05.def]\\nwrite_def $def_file\\ndiff_file simple05.defok $def_file', metadata={'source': 'src/dpl/test/simple05.tcl', 'file_path': 'src/dpl/test/simple05.tcl', 'file_name': 'simple05.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple07.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file simple07.def]\\nwrite_def $def_file\\ndiff_file simple07.defok $def_file', metadata={'source': 'src/dpl/test/simple07.tcl', 'file_path': 'src/dpl/test/simple07.tcl', 'file_name': 'simple07.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# bottom row last\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple08.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file simple08.def]\\nwrite_def $def_file\\ndiff_file simple08.defok $def_file', metadata={'source': 'src/dpl/test/simple08.tcl', 'file_path': 'src/dpl/test/simple08.tcl', 'file_name': 'simple08.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n# inst way way outside of core\\nread_lef Nangate45/Nangate45.lef\\nread_def simple09.def\\ndetailed_placement\\ncheck_placement', metadata={'source': 'src/dpl/test/simple09.tcl', 'file_path': 'src/dpl/test/simple09.tcl', 'file_name': 'simple09.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# 1 inst upper right of core\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def simple10.def\\ndetailed_placement\\ncheck_placement\\n\\nset def_file [make_result_file simple10.def]\\nwrite_def $def_file\\ndiff_file simple10.defok $def_file', metadata={'source': 'src/dpl/test/simple10.tcl', 'file_path': 'src/dpl/test/simple10.tcl', 'file_name': 'simple10.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"dpo/MakeOptdp.h\"\\n\\n#include <tcl.h>\\n\\n#include \"dpo/Optdp.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/StaMain.hh\"\\n\\nnamespace sta {\\n// Tcl files encoded into strings.\\nextern const char* dpo_tcl_inits[];\\n}  // namespace sta\\n\\nextern \"C\" {\\nextern int Dpo_Init(Tcl_Interp* interp);\\n}\\n\\nnamespace ord {\\n\\ndpo::Optdp* makeOptdp()\\n{\\n  return new dpo::Optdp;\\n}\\n\\nvoid deleteOptdp(dpo::Optdp* optdp)\\n{\\n  delete optdp;\\n}\\n\\nvoid initOptdp(OpenRoad* openroad)\\n{\\n  Tcl_Interp* tcl_interp = openroad->tclInterp();\\n  // Define swig TCL commands.\\n  Dpo_Init(tcl_interp);\\n  // Eval encoded sta TCL sources.\\n  sta::evalTclInit(tcl_interp, sta::dpo_tcl_inits);\\n  // openroad->getOptdp()->init(openroad);\\n  openroad->getOptdp()->init(\\n      openroad->getDb(), openroad->getLogger(), openroad->getOpendp());\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/dpo/src/MakeOptdp.cpp', 'file_path': 'src/dpo/src/MakeOptdp.cpp', 'file_name': 'MakeOptdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n%{\\n\\n#include \"dpo/Optdp.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"utl/Logger.h\"\\n\\nusing namespace dpo;\\n%}\\n\\n%include \"../../Exception-py.i\"\\n\\n%import \"odb.i\"\\n%import \"odb/dbTypes.h\"\\n\\n%include \"Optdp.h\"', metadata={'source': 'src/dpo/src/Optdp-py.i', 'file_path': 'src/dpo/src/Optdp-py.i', 'file_name': 'Optdp-py.i', 'file_type': '.i'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#include \"dpo/Optdp.h\"\\n\\n#include <odb/db.h>\\n\\n#include <boost/format.hpp>\\n#include <cfloat>\\n#include <cmath>\\n#include <iostream>\\n#include <limits>\\n#include <map>\\n\\n#include \"dpl/Opendp.h\"\\n#include \"ord/OpenRoad.hh\"  // closestPtInRect\\n#include \"utl/Logger.h\"\\n\\n// My stuff.\\n#include \"architecture.h\"\\n#include \"detailed.h\"\\n#include \"detailed_manager.h\"\\n#include \"legalize_shift.h\"\\n#include \"network.h\"\\n#include \"orientation.h\"\\n#include \"router.h\"\\n#include \"symmetry.h\"\\n\\nnamespace dpo {\\n\\nusing utl::DPO;\\n\\nusing odb::dbBlock;\\nusing odb::dbBox;\\nusing odb::dbBTerm;\\nusing odb::dbInst;\\nusing odb::dbITerm;\\nusing odb::dbMaster;\\nusing odb::dbMPin;\\nusing odb::dbMTerm;\\nusing odb::dbNet;\\nusing odb::dbOrientType;\\nusing odb::dbRegion;\\nusing odb::dbRow;\\nusing odb::dbSBox;\\nusing odb::dbSet;\\nusing odb::dbSigType;\\nusing odb::dbSite;\\nusing odb::dbSWire;\\nusing odb::dbTechLayer;\\nusing odb::dbWireType;\\nusing odb::Rect;\\n\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::init(odb::dbDatabase* db, utl::Logger* logger, dpl::Opendp* opendp)\\n{\\n  db_ = db;\\n  logger_ = logger;\\n  opendp_ = opendp;\\n}\\n\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::improvePlacement(int seed,\\n                             int max_displacement_x,\\n                             int max_displacement_y,\\n                             bool disallow_one_site_gaps)\\n{\\n  logger_->report(\"Detailed placement improvement.\");\\n\\n  opendp_->initBlock();\\n  hpwlBefore_ = opendp_->hpwl();\\n\\n  if (hpwlBefore_ != 0) {\\n    // Get needed information from DB.\\n    import();\\n\\n    // A manager to track cells.\\n    dpo::DetailedMgr mgr(arch_, network_, routeinfo_);\\n    mgr.setLogger(logger_);\\n    // Various settings.\\n    mgr.setSeed(seed);\\n    mgr.setMaxDisplacement(max_displacement_x, max_displacement_y);\\n    mgr.setDisallowOneSiteGaps(disallow_one_site_gaps);\\n\\n    // Legalization.  Doesn\\'t particularly do much.  It only\\n    // populates the data structures required for detailed\\n    // improvement.  If it errors or prints a warning when\\n    // given a legal placement, that likely means there is\\n    // a bug in my code somewhere.\\n    dpo::ShiftLegalizer lg;\\n    lg.legalize(mgr);', metadata={'source': 'src/dpo/src/Optdp.cpp', 'file_path': 'src/dpo/src/Optdp.cpp', 'file_name': 'Optdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Detailed improvement.  Runs through a number of different\\n    // optimizations aimed at wirelength improvement.  The last\\n    // call to the random improver can be set to consider things\\n    // like density, displacement, etc. in addition to wirelength.\\n    // Everything done through a script string.\\n\\n    dpo::DetailedParams dtParams;\\n    dtParams.script_ = \"\";\\n    // Maximum independent set matching.\\n    dtParams.script_ += \"mis -p 10 -t 0.005;\";\\n    // Global swaps.\\n    dtParams.script_ += \"gs -p 10 -t 0.005;\";\\n    // Vertical swaps.\\n    dtParams.script_ += \"vs -p 10 -t 0.005;\";\\n    // Small reordering.\\n    dtParams.script_ += \"ro -p 10 -t 0.005;\";\\n    // Random moves and swaps with hpwl as a cost function.  Use\\n    // random moves and hpwl objective right now.\\n    dtParams.script_ += \"default -p 5 -f 20 -gen rng -obj hpwl -cost (hpwl);\";\\n\\n    if (disallow_one_site_gaps) {\\n      dtParams.script_ += \"disallow_one_site_gaps;\";\\n    }\\n\\n    // Run the script.\\n    dpo::Detailed dt(dtParams);\\n    dt.improve(mgr);\\n\\n    // Write solution back.\\n    updateDbInstLocations();\\n\\n    // Get final hpwl.\\n    hpwlAfter_ = opendp_->hpwl();\\n\\n    // Cleanup.\\n    delete network_;\\n    delete arch_;\\n    delete routeinfo_;\\n  } else {\\n    logger_->report(\"Skipping detailed improvement since hpwl is zero.\");\\n    hpwlAfter_ = hpwlBefore_;\\n  }\\n\\n  double dbu_micron = db_->getTech()->getDbUnitsPerMicron();\\n\\n  // Statistics.\\n  logger_->report(\"Detailed Improvement Results\");\\n  logger_->report(\"------------------------------------------\");\\n  logger_->report(\"Original HPWL         {:10.1f} u\",\\n                  (hpwlBefore_ / dbu_micron));\\n  logger_->report(\"Final HPWL            {:10.1f} u\",\\n                  (hpwlAfter_ / dbu_micron));\\n  double hpwl_delta\\n      = (hpwlBefore_ == 0.0)\\n            ? 0.0\\n            : ((double) (hpwlAfter_ - hpwlBefore_) / (double) hpwlBefore_)\\n                  * 100.;\\n  logger_->report(\"Delta HPWL            {:10.1f} %\", hpwl_delta);\\n  logger_->report(\"\");\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::import()\\n{\\n  logger_->report(\"Importing netlist into detailed improver.\");\\n\\n  network_ = new Network;\\n  arch_ = new Architecture;\\n  routeinfo_ = new RoutingParams;\\n\\n  // createLayerMap(); // Does nothing right now.\\n  // createNdrMap(); // Does nothing right now.\\n  setupMasterPowers();   // Call prior to network and architecture creation.\\n  createNetwork();       // Create network; _MUST_ do before architecture.\\n  createArchitecture();  // Create architecture.\\n  // createRouteInformation(); // Does nothing right now.\\n  initPadding();  // Need to do after network creation.\\n  // setUpNdrRules(); // Does nothing right now.\\n  setUpPlacementRegions();  // Regions.\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::updateDbInstLocations()\\n{\\n  std::unordered_map<odb::dbInst*, Node*>::iterator it_n;\\n  dbBlock* block = db_->getChip()->getBlock();\\n  dbSet<dbInst> insts = block->getInsts();\\n  for (dbInst* inst : insts) {\\n    if (!inst->getMaster()->isCoreAutoPlaceable() || inst->isFixed()) {\\n      continue;\\n    }\\n\\n    it_n = instMap_.find(inst);\\n    if (instMap_.end() != it_n) {\\n      Node* nd = it_n->second;\\n\\n      int y = nd->getBottom();\\n      int x = nd->getLeft();', metadata={'source': 'src/dpo/src/Optdp.cpp', 'file_path': 'src/dpo/src/Optdp.cpp', 'file_name': 'Optdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='it_n = instMap_.find(inst);\\n    if (instMap_.end() != it_n) {\\n      Node* nd = it_n->second;\\n\\n      int y = nd->getBottom();\\n      int x = nd->getLeft();\\n\\n      dbOrientType orient = dbOrientType::R0;\\n      switch (nd->getCurrOrient()) {\\n        case Orientation_N:\\n          orient = dbOrientType::R0;\\n          break;\\n        case Orientation_FN:\\n          orient = dbOrientType::MY;\\n          break;\\n        case Orientation_FS:\\n          orient = dbOrientType::MX;\\n          break;\\n        case Orientation_S:\\n          orient = dbOrientType::R180;\\n          break;\\n        default:\\n          // ?\\n          break;\\n      }\\n      if (inst->getOrient() != orient) {\\n        inst->setOrient(orient);\\n      }\\n      int inst_x, inst_y;\\n      inst->getLocation(inst_x, inst_y);\\n      if (x != inst_x || y != inst_y) {\\n        inst->setLocation(x, y);\\n      }\\n    }\\n  }\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::initPadding()\\n{\\n  // Grab information from OpenDP.\\n\\n  // Need to turn off spacing tables and turn on padding.\\n  arch_->setUseSpacingTable(false);\\n  arch_->setUsePadding(true);\\n  arch_->init_edge_type();\\n\\n  // Create and edge type for each amount of padding.  This\\n  // can be done by querying OpenDP.\\n  odb::dbSite* site = nullptr;\\n  for (auto* row : db_->getChip()->getBlock()->getRows()) {\\n    if (row->getSite()->getClass() != odb::dbSiteClass::PAD) {\\n      site = row->getSite();\\n      break;\\n    }\\n  }\\n  if (site == nullptr) {\\n    return;\\n  }\\n  int siteWidth = site->getWidth();\\n  std::unordered_map<odb::dbInst*, Node*>::iterator it_n;\\n\\n  dbSet<dbInst> insts = db_->getChip()->getBlock()->getInsts();\\n  for (dbInst* inst : insts) {\\n    it_n = instMap_.find(inst);\\n    if (instMap_.end() != it_n) {\\n      Node* ndi = it_n->second;\\n      int leftPadding = opendp_->padLeft(inst);\\n      int rightPadding = opendp_->padRight(inst);\\n      arch_->addCellPadding(\\n          ndi, leftPadding * siteWidth, rightPadding * siteWidth);\\n    }\\n  }\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::createLayerMap()\\n{\\n  // Relates to pin blockages, etc. Not used rignt now.\\n  ;\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::createNdrMap()\\n{\\n  // Relates to pin blockages, etc. Not used rignt now.\\n  ;\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::createRouteInformation()\\n{\\n  // Relates to pin blockages, etc. Not used rignt now.\\n  ;\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::setUpNdrRules()\\n{\\n  // Relates to pin blockages, etc. Not used rignt now.\\n  ;\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::setupMasterPowers()\\n{\\n  // Need to try and figure out which voltages are on the\\n  // top and bottom of the masters/insts in order to set\\n  // stuff up for proper row alignment of multi-height\\n  // cells.  What I do it look at the individual ports\\n  // (MTerms) and see which ones correspond to POWER and\\n  // GROUND and then figure out which one is on top and\\n  // which one is on bottom.  I also record the layers\\n  // and use that information later when setting up the\\n  // row powers.\\n  dbBlock* block = db_->getChip()->getBlock();\\n  std::vector<dbMaster*> masters;\\n  block->getMasters(masters);\\n\\n  for (dbMaster* master : masters) {\\n    double maxPwr = std::numeric_limits<double>::lowest();\\n    double minPwr = std::numeric_limits<double>::max();\\n    double maxGnd = std::numeric_limits<double>::lowest();\\n    double minGnd = std::numeric_limits<double>::max();\\n\\n    bool isVdd = false;\\n    bool isGnd = false;\\n    for (dbMTerm* mterm : master->getMTerms()) {\\n      if (mterm->getSigType() == dbSigType::POWER) {\\n        isVdd = true;\\n        for (dbMPin* mpin : mterm->getMPins()) {\\n          // Geometry or box?\\n          double y = 0.5 * (mpin->getBBox().yMin() + mpin->getBBox().yMax());\\n          minPwr = std::min(minPwr, y);\\n          maxPwr = std::max(maxPwr, y);', metadata={'source': 'src/dpo/src/Optdp.cpp', 'file_path': 'src/dpo/src/Optdp.cpp', 'file_name': 'Optdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (dbBox* mbox : mpin->getGeometry()) {\\n            dbTechLayer* layer = mbox->getTechLayer();\\n            pwrLayers_.insert(layer);\\n          }\\n        }\\n      } else if (mterm->getSigType() == dbSigType::GROUND) {\\n        isGnd = true;\\n        for (dbMPin* mpin : mterm->getMPins()) {\\n          // Geometry or box?\\n          double y = 0.5 * (mpin->getBBox().yMin() + mpin->getBBox().yMax());\\n          minGnd = std::min(minGnd, y);\\n          maxGnd = std::max(maxGnd, y);\\n\\n          for (dbBox* mbox : mpin->getGeometry()) {\\n            dbTechLayer* layer = mbox->getTechLayer();\\n            gndLayers_.insert(layer);\\n          }\\n        }\\n      }\\n    }\\n    int topPwr = Architecture::Row::Power_UNK;\\n    int botPwr = Architecture::Row::Power_UNK;\\n    if (isVdd && isGnd) {\\n      topPwr = (maxPwr > maxGnd) ? Architecture::Row::Power_VDD\\n                                 : Architecture::Row::Power_VSS;\\n      botPwr = (minPwr < minGnd) ? Architecture::Row::Power_VDD\\n                                 : Architecture::Row::Power_VSS;\\n    }\\n\\n    masterPwrs_[master] = std::make_pair(topPwr, botPwr);\\n  }\\n}\\n\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::createNetwork()\\n{\\n  std::unordered_map<odb::dbInst*, Node*>::iterator it_n;\\n  std::unordered_map<odb::dbNet*, Edge*>::iterator it_e;\\n  std::unordered_map<odb::dbBTerm*, Node*>::iterator it_p;\\n  std::unordered_map<dbMaster*, std::pair<int, int>>::iterator it_m;\\n\\n  dbBlock* block = db_->getChip()->getBlock();\\n\\n  pwrLayers_.clear();\\n  gndLayers_.clear();\\n\\n  // I allocate things statically, so I need to do some counting.\\n\\n  std::vector<dbInst*> insts;\\n  for (dbInst* inst : block->getInsts()) {\\n    insts.push_back(inst);\\n  }\\n  std::stable_sort(insts.begin(), insts.end(), [](dbInst* a, dbInst* b) {\\n    return a->getName() < b->getName();\\n  });\\n  dbSet<dbNet> nets = block->getNets();\\n  dbSet<dbBTerm> bterms = block->getBTerms();\\n\\n  // Number of this and that.\\n  int nTerminals = bterms.size();\\n  int nNodes = 0;\\n  int nEdges = 0;\\n  int nPins = 0;\\n  for (dbInst* inst : insts) {\\n    // Skip instances which are not placeable.\\n    if (!inst->getMaster()->isCoreAutoPlaceable()) {\\n      continue;\\n    }\\n    ++nNodes;\\n  }\\n\\n  for (dbNet* net : nets) {\\n    // Skip supply nets.\\n    if (net->getSigType().isSupply()) {\\n      continue;\\n    }\\n    ++nEdges;\\n    // Only count pins in insts if they considered\\n    // placeable since these are the only insts\\n    // that will be in our network.\\n    for (dbITerm* iTerm : net->getITerms()) {\\n      if (iTerm->getInst()->getMaster()->isCoreAutoPlaceable()) {\\n        ++nPins;\\n      }\\n    }\\n    // Count pins on terminals.\\n    nPins += net->getBTerms().size();\\n  }\\n\\n  logger_->info(DPO,\\n                100,\\n                \"Creating network with {:d} cells, {:d} terminals, \"\\n                \"{:d} edges and {:d} pins.\",\\n                nNodes,\\n                nTerminals,\\n                nEdges,\\n                nPins);\\n\\n  // Create and allocate the nodes.  I require nodes for\\n  // placeable instances as well as terminals.\\n  for (int i = 0; i < nNodes + nTerminals; i++) {\\n    network_->createAndAddNode();\\n  }\\n  for (int i = 0; i < nEdges; i++) {\\n    network_->createAndAddEdge();\\n  }\\n\\n  // Return instances to a north orientation.  This makes\\n  // importing easier as I think it ensures all the pins,\\n  // etc. will be where I expect them to be.\\n  for (dbInst* inst : insts) {\\n    if (!inst->getMaster()->isCoreAutoPlaceable() || inst->isFixed()) {\\n      continue;\\n    }\\n    inst->setLocationOrient(dbOrientType::R0);  // Preserve lower-left.\\n  }\\n\\n  // Populate nodes.\\n  int n = 0;\\n  for (dbInst* inst : insts) {\\n    if (!inst->getMaster()->isCoreAutoPlaceable()) {\\n      continue;\\n    }\\n\\n    Node* ndi = network_->getNode(n);\\n    instMap_[inst] = ndi;\\n\\n    // Name of inst.\\n    network_->setNodeName(n, inst->getName().c_str());', metadata={'source': 'src/dpo/src/Optdp.cpp', 'file_path': 'src/dpo/src/Optdp.cpp', 'file_name': 'Optdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='Node* ndi = network_->getNode(n);\\n    instMap_[inst] = ndi;\\n\\n    // Name of inst.\\n    network_->setNodeName(n, inst->getName().c_str());\\n\\n    // Fill in data.\\n    ndi->setType(Node::CELL);\\n    ndi->setId(n);\\n    ndi->setFixed(inst->isFixed() ? Node::FIXED_XY : Node::NOT_FIXED);\\n\\n    // Determine allowed orientations.  Current orientation\\n    // is N, since we reset everything to this orientation.\\n    unsigned orientations = Orientation_N;\\n    if (inst->getMaster()->getSymmetryX()\\n        && inst->getMaster()->getSymmetryY()) {\\n      orientations |= Orientation_FN;\\n      orientations |= Orientation_FS;\\n      orientations |= Orientation_S;\\n    } else if (inst->getMaster()->getSymmetryX()) {\\n      orientations |= Orientation_FS;\\n    } else if (inst->getMaster()->getSymmetryY()) {\\n      orientations |= Orientation_FN;\\n    }\\n    // else...  Account for R90?\\n    ndi->setAvailOrient(orientations);\\n    ndi->setCurrOrient(Orientation_N);\\n    ndi->setHeight(inst->getMaster()->getHeight());\\n    ndi->setWidth(inst->getMaster()->getWidth());\\n\\n    ndi->setOrigLeft(inst->getBBox()->xMin());\\n    ndi->setOrigBottom(inst->getBBox()->yMin());\\n    ndi->setLeft(inst->getBBox()->xMin());\\n    ndi->setBottom(inst->getBBox()->yMin());\\n\\n    // Won\\'t use edge types.\\n    ndi->setRightEdgeType(EDGETYPE_DEFAULT);\\n    ndi->setLeftEdgeType(EDGETYPE_DEFAULT);\\n\\n    // Set the top and bottom power.\\n    it_m = masterPwrs_.find(inst->getMaster());\\n    if (masterPwrs_.end() == it_m) {\\n      ndi->setBottomPower(Architecture::Row::Power_UNK);\\n      ndi->setTopPower(Architecture::Row::Power_UNK);\\n    } else {\\n      ndi->setBottomPower(it_m->second.second);\\n      ndi->setTopPower(it_m->second.first);\\n    }\\n\\n    // Regions setup later!\\n    ndi->setRegionId(0);\\n\\n    ++n;  // Next node.\\n  }\\n  for (dbBTerm* bterm : bterms) {\\n    Node* ndi = network_->getNode(n);\\n    termMap_[bterm] = ndi;\\n\\n    // Name of terminal.\\n    network_->setNodeName(n, bterm->getName().c_str());\\n\\n    // Fill in data.\\n    ndi->setId(n);\\n    ndi->setType(\\n        Node::TERMINAL);  // Should be terminal, not terminal_NI, I think.\\n    ndi->setFixed(Node::FIXED_XY);\\n    ndi->setAvailOrient(Orientation_N);\\n    ndi->setCurrOrient(Orientation_N);\\n\\n    int ww = (bterm->getBBox().xMax() - bterm->getBBox().xMin());\\n    int hh = (bterm->getBBox().yMax() - bterm->getBBox().yMax());\\n\\n    ndi->setHeight(hh);\\n    ndi->setWidth(ww);\\n\\n    ndi->setOrigLeft(bterm->getBBox().xMin());\\n    ndi->setOrigBottom(bterm->getBBox().yMin());\\n    ndi->setLeft(bterm->getBBox().xMin());\\n    ndi->setBottom(bterm->getBBox().yMin());\\n\\n    // Not relevant for terminal.\\n    ndi->setRightEdgeType(EDGETYPE_DEFAULT);\\n    ndi->setLeftEdgeType(EDGETYPE_DEFAULT);\\n\\n    // Not relevant for terminal.\\n    ndi->setBottomPower(Architecture::Row::Power_UNK);\\n    ndi->setTopPower(Architecture::Row::Power_UNK);\\n\\n    // Not relevant for terminal.\\n    ndi->setRegionId(0);  // Set in another routine.\\n\\n    ++n;  // Next node.\\n  }\\n  if (n != nNodes + nTerminals) {\\n    logger_->error(DPO,\\n                   101,\\n                   \"Unexpected total node count.  Expected {:d}, but got {:d}\",\\n                   (nNodes + nTerminals),\\n                   n);\\n  }\\n\\n  // Populate edges and pins.\\n  int e = 0;\\n  int p = 0;\\n  for (dbNet* net : nets) {\\n    // Skip supply nets.\\n    if (net->getSigType().isSupply()) {\\n      continue;\\n    }\\n\\n    Edge* edi = network_->getEdge(e);\\n    edi->setId(e);\\n    netMap_[net] = edi;\\n\\n    // Name of edge.\\n    network_->setEdgeName(e, net->getName().c_str());\\n\\n    for (dbITerm* iTerm : net->getITerms()) {\\n      if (!iTerm->getInst()->getMaster()->isCoreAutoPlaceable()) {\\n        continue;\\n      }\\n\\n      it_n = instMap_.find(iTerm->getInst());\\n      if (instMap_.end() != it_n) {\\n        n = it_n->second->getId();  // The node id.', metadata={'source': 'src/dpo/src/Optdp.cpp', 'file_path': 'src/dpo/src/Optdp.cpp', 'file_name': 'Optdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='it_n = instMap_.find(iTerm->getInst());\\n      if (instMap_.end() != it_n) {\\n        n = it_n->second->getId();  // The node id.\\n\\n        if (network_->getNode(n)->getId() != n\\n            || network_->getEdge(e)->getId() != e) {\\n          logger_->error(\\n              DPO, 102, \"Improper node indexing while connecting pins.\");\\n        }\\n\\n        Pin* ptr = network_->createAndAddPin(network_->getNode(n),\\n                                             network_->getEdge(e));\\n\\n        // Pin offset.\\n        dbMTerm* mTerm = iTerm->getMTerm();\\n        dbMaster* master = mTerm->getMaster();\\n        // Due to old bookshelf, my offsets are from the\\n        // center of the cell whereas in DEF, it\\'s from\\n        // the bottom corner.\\n        double ww = (mTerm->getBBox().xMax() - mTerm->getBBox().xMin());\\n        double hh = (mTerm->getBBox().yMax() - mTerm->getBBox().yMax());\\n        double xx = (mTerm->getBBox().xMax() + mTerm->getBBox().xMin()) * 0.5;\\n        double yy = (mTerm->getBBox().yMax() + mTerm->getBBox().yMax()) * 0.5;\\n        double dx = xx - ((double) master->getWidth() / 2.);\\n        double dy = yy - ((double) master->getHeight() / 2.);\\n\\n        ptr->setOffsetX(dx);\\n        ptr->setOffsetY(dy);\\n        ptr->setPinHeight(hh);\\n        ptr->setPinWidth(ww);\\n        ptr->setPinLayer(0);  // Set to zero since not currently used.\\n\\n        ++p;  // next pin.\\n      } else {\\n        logger_->error(\\n            DPO,\\n            103,\\n            \"Could not find node for instance while connecting pins.\");\\n      }\\n    }\\n    for (dbBTerm* bTerm : net->getBTerms()) {\\n      it_p = termMap_.find(bTerm);\\n      if (termMap_.end() != it_p) {\\n        n = it_p->second->getId();  // The node id.\\n\\n        if (network_->getNode(n)->getId() != n\\n            || network_->getEdge(e)->getId() != e) {\\n          logger_->error(\\n              DPO, 104, \"Improper terminal indexing while connecting pins.\");\\n        }\\n\\n        Pin* ptr = network_->createAndAddPin(network_->getNode(n),\\n                                             network_->getEdge(e));\\n\\n        // These don\\'t need an offset.\\n        ptr->setOffsetX(0.0);\\n        ptr->setOffsetY(0.0);\\n        ptr->setPinHeight(0.0);\\n        ptr->setPinWidth(0.0);\\n        ptr->setPinLayer(0);  // Set to zero since not currently used.\\n\\n        ++p;  // next pin.\\n      } else {\\n        logger_->error(\\n            DPO,\\n            105,\\n            \"Could not find node for terminal while connecting pins.\");\\n      }\\n    }\\n\\n    ++e;  // next edge.\\n  }\\n  if (e != nEdges) {\\n    logger_->error(DPO,\\n                   106,\\n                   \"Unexpected total edge count.  Expected {:d}, but got {:d}\",\\n                   nEdges,\\n                   e);\\n  }\\n  if (p != nPins) {\\n    logger_->error(DPO,\\n                   107,\\n                   \"Unexpected total pin count.  Expected {:d}, but got {:d}\",\\n                   nPins,\\n                   p);\\n  }\\n\\n  logger_->info(DPO,\\n                109,\\n                \"Network stats: inst {}, edges {}, pins {}\",\\n                network_->getNumNodes(),\\n                network_->getNumEdges(),\\n                network_->getNumPins());\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::createArchitecture()\\n{\\n  dbBlock* block = db_->getChip()->getBlock();\\n\\n  odb::Rect dieRect = block->getDieArea();\\n\\n  odb::uint min_row_height = std::numeric_limits<odb::uint>::max();\\n  for (dbRow* row : block->getRows()) {\\n    min_row_height = std::min(min_row_height, row->getSite()->getHeight());\\n  }\\n\\n  std::map<uint, std::unordered_set<std::string>> skip_list;', metadata={'source': 'src/dpo/src/Optdp.cpp', 'file_path': 'src/dpo/src/Optdp.cpp', 'file_name': 'Optdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='std::map<uint, std::unordered_set<std::string>> skip_list;\\n\\n  for (dbRow* row : block->getRows()) {\\n    if (row->getSite()->getClass() == odb::dbSiteClass::PAD) {\\n      continue;\\n    }\\n    if (row->getDirection() != odb::dbRowDir::HORIZONTAL) {\\n      // error.\\n      continue;\\n    }\\n    dbSite* site = row->getSite();\\n    if (site->getHeight() > min_row_height) {\\n      skip_list[site->getHeight()].insert(site->getName());\\n      continue;\\n    }\\n    int originX;\\n    int originY;\\n    row->getOrigin(originX, originY);\\n\\n    Architecture::Row* archRow = arch_->createAndAddRow();\\n\\n    archRow->setSubRowOrigin(originX);\\n    archRow->setBottom(originY);\\n    archRow->setSiteSpacing(row->getSpacing());\\n    archRow->setNumSites(row->getSiteCount());\\n    archRow->setSiteWidth(site->getWidth());\\n    archRow->setHeight(site->getHeight());\\n\\n    // Set defaults.  Top and bottom power is set below.\\n    archRow->setBottomPower(Architecture::Row::Power_UNK);\\n    archRow->setTopPower(Architecture::Row::Power_UNK);\\n\\n    // Symmetry.  From the site.\\n    unsigned symmetry = 0x00000000;\\n    if (site->getSymmetryX()) {\\n      symmetry |= dpo::Symmetry_X;\\n    }\\n    if (site->getSymmetryY()) {\\n      symmetry |= dpo::Symmetry_Y;\\n    }\\n    if (site->getSymmetryR90()) {\\n      symmetry |= dpo::Symmetry_ROT90;\\n    }\\n    archRow->setSymmetry(symmetry);\\n\\n    // Orientation.  From the row.\\n    unsigned orient = dbToDpoOrient(row->getOrient());\\n    archRow->setOrient(orient);\\n  }\\n  for (const auto& skip : skip_list) {\\n    std::string skip_string = \"[\";\\n    int i = 0;\\n    for (const auto& skipped_site : skip.second) {\\n      skip_string += skipped_site + \",]\"[i == skip.second.size() - 1];\\n      ++i;\\n    }\\n    logger_->warn(DPO,\\n                  108,\\n                  \"Skipping all the rows with sites {} as their height is {} \"\\n                  \"and the single-height is {}.\",\\n                  skip_string,\\n                  skip.first,\\n                  min_row_height);\\n  }\\n  // Get surrounding box.\\n  {\\n    int xmin = std::numeric_limits<int>::max();\\n    int xmax = std::numeric_limits<int>::lowest();\\n    int ymin = std::numeric_limits<int>::max();\\n    int ymax = std::numeric_limits<int>::lowest();\\n    for (int r = 0; r < arch_->getNumRows(); r++) {\\n      Architecture::Row* row = arch_->getRow(r);\\n\\n      xmin = std::min(xmin, row->getLeft());\\n      xmax = std::max(xmax, row->getRight());\\n      ymin = std::min(ymin, row->getBottom());\\n      ymax = std::max(ymax, row->getTop());\\n    }\\n    if (xmin != dieRect.xMin() || xmax != dieRect.xMax()) {\\n      xmin = dieRect.xMin();\\n      xmax = dieRect.xMax();\\n    }\\n    arch_->setMinX(xmin);\\n    arch_->setMaxX(xmax);\\n    arch_->setMinY(ymin);\\n    arch_->setMaxY(ymax);\\n  }\\n\\n  for (int r = 0; r < arch_->getNumRows(); r++) {\\n    int numSites = arch_->getRow(r)->getNumSites();\\n    int originX = arch_->getRow(r)->getLeft();\\n    int siteSpacing = arch_->getRow(r)->getSiteSpacing();\\n    int siteWidth = arch_->getRow(r)->getSiteWidth();\\n\\n    if (originX < arch_->getMinX()) {\\n      originX = (int) std::ceil(arch_->getMinX());\\n      if (arch_->getRow(r)->getLeft() != originX) {\\n        arch_->getRow(r)->setSubRowOrigin(originX);\\n      }\\n    }\\n    if (originX + numSites * siteSpacing + siteWidth > arch_->getMaxX()) {\\n      numSites = (arch_->getMaxX() - siteWidth - originX) / siteSpacing;\\n      if (arch_->getRow(r)->getNumSites() != numSites) {\\n        arch_->getRow(r)->setNumSites(numSites);\\n      }\\n    }\\n  }', metadata={'source': 'src/dpo/src/Optdp.cpp', 'file_path': 'src/dpo/src/Optdp.cpp', 'file_name': 'Optdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Need the power running across the bottom and top of each\\n  // row.  I think the way to do this is to look for power\\n  // and ground nets and then look at the special wires.\\n  // Not sure, though, of the best way to pick those that\\n  // actually touch the cells (i.e., which layer?).\\n  for (dbNet* net : block->getNets()) {\\n    if (!net->isSpecial()) {\\n      continue;\\n    }\\n    if (!(net->getSigType() == dbSigType::POWER\\n          || net->getSigType() == dbSigType::GROUND)) {\\n      continue;\\n    }\\n    int pwr = (net->getSigType() == dbSigType::POWER)\\n                  ? Architecture::Row::Power_VDD\\n                  : Architecture::Row::Power_VSS;\\n    for (dbSWire* swire : net->getSWires()) {\\n      if (swire->getWireType() != dbWireType::ROUTED) {\\n        continue;\\n      }\\n\\n      for (dbSBox* sbox : swire->getWires()) {\\n        if (sbox->getDirection() != dbSBox::HORIZONTAL) {\\n          continue;\\n        }\\n        if (sbox->isVia()) {\\n          continue;\\n        }\\n        dbTechLayer* layer = sbox->getTechLayer();\\n        if (pwr == Architecture::Row::Power_VDD) {\\n          if (pwrLayers_.end() == pwrLayers_.find(layer)) {\\n            continue;\\n          }\\n        } else if (pwr == Architecture::Row::Power_VSS) {\\n          if (gndLayers_.end() == gndLayers_.find(layer)) {\\n            continue;\\n          }\\n        }\\n\\n        Rect rect = sbox->getBox();\\n        for (size_t r = 0; r < arch_->getNumRows(); r++) {\\n          int yb = arch_->getRow(r)->getBottom();\\n          int yt = arch_->getRow(r)->getTop();\\n\\n          if (yb >= rect.yMin() && yb <= rect.yMax()) {\\n            arch_->getRow(r)->setBottomPower(pwr);\\n          }\\n          if (yt >= rect.yMin() && yt <= rect.yMax()) {\\n            arch_->getRow(r)->setTopPower(pwr);\\n          }\\n        }\\n      }\\n    }\\n  }\\n  arch_->postProcess(network_);\\n}\\n////////////////////////////////////////////////////////////////\\nvoid Optdp::setUpPlacementRegions()\\n{\\n  int xmin = arch_->getMinX();\\n  int xmax = arch_->getMaxX();\\n  int ymin = arch_->getMinY();\\n  int ymax = arch_->getMaxY();\\n\\n  dbBlock* block = db_->getChip()->getBlock();\\n\\n  std::unordered_map<odb::dbInst*, Node*>::iterator it_n;\\n  Architecture::Region* rptr = nullptr;\\n  int count = 0;\\n  Rectangle_i tempRect;\\n\\n  // Default region.\\n  rptr = arch_->createAndAddRegion();\\n  rptr->setId(count);\\n  ++count;\\n\\n  tempRect.set_xmin(xmin);\\n  tempRect.set_xmax(xmax);\\n  tempRect.set_ymin(ymin);\\n  tempRect.set_ymax(ymax);\\n  rptr->addRect(tempRect);\\n\\n  rptr->setMinX(xmin);\\n  rptr->setMaxX(xmax);\\n  rptr->setMinY(ymin);\\n  rptr->setMaxY(ymax);\\n\\n  auto db_groups = block->getGroups();\\n  for (auto db_group : db_groups) {\\n    dbRegion* parent = db_group->getRegion();\\n    if (parent) {\\n      rptr = arch_->createAndAddRegion();\\n      rptr->setId(count);\\n      ++count;\\n      auto boundaries = parent->getBoundaries();\\n      for (dbBox* boundary : boundaries) {\\n        Rect box = boundary->getBox();\\n\\n        xmin = std::max(arch_->getMinX(), box.xMin());\\n        xmax = std::min(arch_->getMaxX(), box.xMax());\\n        ymin = std::max(arch_->getMinY(), box.yMin());\\n        ymax = std::min(arch_->getMaxY(), box.yMax());\\n\\n        tempRect.set_xmin(xmin);\\n        tempRect.set_xmax(xmax);\\n        tempRect.set_ymin(ymin);\\n        tempRect.set_ymax(ymax);\\n        rptr->addRect(tempRect);\\n\\n        rptr->setMinX(std::min(xmin, rptr->getMinX()));\\n        rptr->setMaxX(std::max(xmax, rptr->getMaxX()));\\n        rptr->setMinY(std::min(ymin, rptr->getMinY()));\\n        rptr->setMaxY(std::max(ymax, rptr->getMaxY()));\\n      }', metadata={'source': 'src/dpo/src/Optdp.cpp', 'file_path': 'src/dpo/src/Optdp.cpp', 'file_name': 'Optdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// The instances within this region.\\n      for (auto db_inst : db_group->getInsts()) {\\n        it_n = instMap_.find(db_inst);\\n        if (instMap_.end() != it_n) {\\n          Node* nd = it_n->second;\\n          if (nd->getRegionId() == 0) {\\n            nd->setRegionId(rptr->getId());\\n          }\\n        }\\n      }\\n    }\\n  }\\n  logger_->info(DPO, 110, \"Number of regions is {:d}\", arch_->getNumRegions());\\n}\\n////////////////////////////////////////////////////////////////\\nunsigned Optdp::dbToDpoOrient(const dbOrientType& dbOrient)\\n{\\n  unsigned orient = dpo::Orientation_N;\\n  switch (dbOrient) {\\n    case dbOrientType::R0:\\n      orient = dpo::Orientation_N;\\n      break;\\n    case dbOrientType::MY:\\n      orient = dpo::Orientation_FN;\\n      break;\\n    case dbOrientType::MX:\\n      orient = dpo::Orientation_FS;\\n      break;\\n    case dbOrientType::R180:\\n      orient = dpo::Orientation_S;\\n      break;\\n    case dbOrientType::R90:\\n      orient = dpo::Orientation_E;\\n      break;\\n    case dbOrientType::MXR90:\\n      orient = dpo::Orientation_FE;\\n      break;\\n    case dbOrientType::R270:\\n      orient = dpo::Orientation_W;\\n      break;\\n    case dbOrientType::MYR90:\\n      orient = dpo::Orientation_FW;\\n      break;\\n    default:\\n      break;\\n  }\\n  return orient;\\n}\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/Optdp.cpp', 'file_path': 'src/dpo/src/Optdp.cpp', 'file_name': 'Optdp.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n%{\\n\\n#include \"dpo/Optdp.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"utl/Logger.h\"\\n\\n%}\\n\\n%include \"../../Exception.i\"\\n\\n%inline %{\\n  namespace dpo {\\n\\n  void improve_placement_cmd(int seed,\\n                             int max_displacement_x,\\n                             int max_displacement_y,\\n                             bool disallow_one_site_gaps)\\n  {\\n    dpo::Optdp* optdp = ord::OpenRoad::openRoad()->getOptdp();\\n    optdp->improvePlacement(\\n        seed, max_displacement_x, max_displacement_y, disallow_one_site_gaps);\\n  }\\n\\n  }  // namespace dpo\\n\\n%}  // inline', metadata={'source': 'src/dpo/src/Optdp.i', 'file_path': 'src/dpo/src/Optdp.i', 'file_name': 'Optdp.i', 'file_type': '.i'}),\n",
       " Document(page_content='###############################################################################\\n## BSD 3-Clause License\\n##\\n## Copyright (c) 2021, Andrew Kennings\\n## All rights reserved.\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n\\nsta::define_cmd_args \"improve_placement\" {\\\\\\n    [-random_seed seed]\\\\\\n    [-max_displacement disp|{disp_x disp_y}]\\\\\\n    [-disallow_one_site_gaps]\\\\\\n}\\n\\nproc improve_placement { args } {\\n  sta::parse_key_args \"improve_placement\" args \\\\\\n    keys {-random_seed -max_displacement} flags {-disallow_one_site_gaps}\\n  \\n  set disallow_one_site_gaps [info exists flags(-disallow_one_site_gaps)]\\n  set seed 1\\n  if { [info exists keys(-random_seed)] } {\\n    set seed $keys(-random_seed)\\n  }\\n  if { [info exists keys(-max_displacement)] } {\\n    set max_displacement $keys(-max_displacement)\\n    if { [llength $max_displacement] == 1 } {\\n      sta::check_positive_integer \"-max_displacement\" $max_displacement\\n      set max_displacement_x $max_displacement\\n      set max_displacement_y $max_displacement\\n    } elseif { [llength $max_displacement] == 2 } {\\n      lassign $max_displacement max_displacement_x max_displacement_y\\n      sta::check_positive_integer \"-max_displacement\" $max_displacement_x\\n      sta::check_positive_integer \"-max_displacement\" $max_displacement_y\\n    } else {\\n      sta::error DPO 31 \"-max_displacement disp|{disp_x disp_y}\"\\n    }\\n  } else {\\n    # use default displacement\\n    set max_displacement_x 0\\n    set max_displacement_y 0\\n  }\\n  \\n  sta::check_argc_eq0 \"improve_placement\" $args\\n  dpo::improve_placement_cmd $seed $max_displacement_x $max_displacement_y $disallow_one_site_gaps\\n}\\n\\nnamespace eval dpo {\\n}', metadata={'source': 'src/dpo/src/Optdp.tcl', 'file_path': 'src/dpo/src/Optdp.tcl', 'file_name': 'Optdp.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n#include <map>\\n#include <string>\\n#include <vector>\\n\\n#include \"rectangle.h\"\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\nclass Network;\\nclass Node;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\nclass Architecture\\n{\\n  // This class represents information about the layout area.\\n\\n public:\\n  class Row;\\n  class Spacing;\\n  class Region;\\n\\n  ~Architecture();\\n\\n  const std::vector<Architecture::Row*>& getRows() const { return rows_; }\\n  int getNumRows() const { return (int) rows_.size(); }\\n  Architecture::Row* getRow(int r) const { return rows_[r]; }\\n  Architecture::Row* createAndAddRow();\\n\\n  const std::vector<Architecture::Region*>& getRegions() const\\n  {\\n    return regions_;\\n  }\\n  int getNumRegions() const { return (int) regions_.size(); }\\n  Architecture::Region* getRegion(int r) const { return regions_[r]; }\\n  Architecture::Region* createAndAddRegion();\\n\\n  bool isSingleHeightCell(const Node* ndi) const;\\n  bool isMultiHeightCell(const Node* ndi) const;\\n\\n  int getCellHeightInRows(const Node* ndi) const;\\n\\n  int postProcess(Network* network);\\n  int find_closest_row(int y);\\n\\n  void clear_edge_type();\\n  void init_edge_type();\\n  int add_edge_type(const char* name);\\n\\n  int getMinX() const { return xmin_; }\\n  int getMaxX() const { return xmax_; }\\n  int getMinY() const { return ymin_; }\\n  int getMaxY() const { return ymax_; }\\n\\n  int getWidth() const { return xmax_ - xmin_; }\\n  int getHeight() const { return ymax_ - ymin_; }\\n\\n  void setMinX(int xmin) { xmin_ = xmin; }\\n  void setMaxX(int xmax) { xmax_ = xmax; }\\n  void setMinY(int ymin) { ymin_ = ymin; }\\n  void setMaxY(int ymax) { ymax_ = ymax; }\\n\\n  bool powerCompatible(const Node* ndi, const Row* row, bool& flip) const;', metadata={'source': 'src/dpo/src/architecture.h', 'file_path': 'src/dpo/src/architecture.h', 'file_name': 'architecture.h', 'file_type': '.h'}),\n",
       " Document(page_content='bool powerCompatible(const Node* ndi, const Row* row, bool& flip) const;\\n\\n  // Using tables...\\n  void setUseSpacingTable(bool val = true) { useSpacingTable_ = val; }\\n  bool getUseSpacingTable() const { return useSpacingTable_; }\\n  void clearSpacingTable();\\n  int getCellSpacingUsingTable(int firstEdge, int secondEdge) const;\\n  void addCellSpacingUsingTable(int firstEdge, int secondEdge, int sep);\\n\\n  const std::vector<Spacing*>& getCellSpacings() const { return cellSpacings_; }\\n\\n  const std::vector<std::pair<std::string, int>>& getEdgeTypes() const\\n  {\\n    return edgeTypes_;\\n  }\\n\\n  // Using padding...\\n  void setUsePadding(bool val = true) { usePadding_ = val; }\\n  bool getUsePadding() const { return usePadding_; }\\n  void addCellPadding(Node* ndi, int leftPadding, int rightPadding);\\n  bool getCellPadding(const Node* ndi,\\n                      int& leftPadding,\\n                      int& rightPadding) const;\\n\\n  int getCellSpacing(const Node* leftNode, const Node* rightNode) const;\\n\\n private:\\n  // Boundary around rows.\\n  int xmin_ = std::numeric_limits<int>::max();\\n  int xmax_ = std::numeric_limits<int>::lowest();\\n  int ymin_ = std::numeric_limits<int>::max();\\n  int ymax_ = std::numeric_limits<int>::lowest();\\n\\n  // Rows...\\n  std::vector<Row*> rows_;\\n\\n  // Regions...\\n  std::vector<Region*> regions_;\\n\\n  // Spacing tables...\\n  bool useSpacingTable_ = false;\\n  std::vector<std::pair<std::string, int>> edgeTypes_;\\n  std::vector<Spacing*> cellSpacings_;\\n\\n  // Padding...\\n  bool usePadding_ = false;\\n  std::map<int, std::pair<int, int>> cellPaddings_;  // Padding to left,right.\\n};\\n\\nclass Architecture::Spacing\\n{\\n public:\\n  Spacing(int i1, int i2, int sep);\\n\\n  int getFirstEdge() const { return i1_; }\\n  int getSecondEdge() const { return i2_; }\\n  int getSeparation() const { return sep_; }\\n\\n private:\\n  int i1_;\\n  int i2_;\\n  int sep_;\\n};\\n\\nclass Architecture::Row\\n{\\n public:\\n  enum PowerType\\n  {\\n    Power_UNK,\\n    Power_VDD,\\n    Power_VSS\\n  };\\n\\n  void setId(int id) { id_ = id; }\\n  int getId() const { return id_; }\\n\\n  void setOrient(unsigned orient) { siteOrient_ = orient; }\\n  unsigned getOrient() const { return siteOrient_; }\\n\\n  void setSymmetry(unsigned sym) { siteSymmetry_ = sym; }\\n  unsigned getSymmetry() const { return siteSymmetry_; }\\n\\n  void setBottom(int bottom) { rowLoc_ = bottom; }\\n  void setHeight(int height) { rowHeight_ = height; }\\n  void setSubRowOrigin(int origin) { subRowOrigin_ = origin; }\\n  void setSiteSpacing(int spacing) { siteSpacing_ = spacing; }\\n  void setSiteWidth(int width) { siteWidth_ = width; }\\n  void setNumSites(int nsites) { numSites_ = nsites; }\\n\\n  int getBottom() const { return rowLoc_; }\\n  int getTop() const { return rowLoc_ + rowHeight_; }\\n  int getLeft() const { return subRowOrigin_; }\\n  int getRight() const { return subRowOrigin_ + numSites_ * siteSpacing_; }\\n  int getHeight() const { return rowHeight_; }\\n  int getSiteWidth() const { return siteWidth_; }\\n  int getSiteSpacing() const { return siteSpacing_; }\\n  int getNumSites() const { return numSites_; }\\n\\n  void setTopPower(int pwr) { powerTop_ = pwr; }\\n  int getTopPower() const { return powerTop_; }\\n\\n  void setBottomPower(int pwr) { powerBot_ = pwr; }\\n  int getBottomPower() const { return powerBot_; }\\n\\n  double getCenterY() const { return rowLoc_ + 0.5 * rowHeight_; }', metadata={'source': 'src/dpo/src/architecture.h', 'file_path': 'src/dpo/src/architecture.h', 'file_name': 'architecture.h', 'file_type': '.h'}),\n",
       " Document(page_content='void setBottomPower(int pwr) { powerBot_ = pwr; }\\n  int getBottomPower() const { return powerBot_; }\\n\\n  double getCenterY() const { return rowLoc_ + 0.5 * rowHeight_; }\\n\\n private:\\n  int id_ = -1;           // Every row  needs an id...  Filled in after sorting.\\n  int rowLoc_ = 0;        // Y-location of the row.\\n  int rowHeight_ = 0;     // Height of the row.\\n  int subRowOrigin_ = 0;  // Starting X location (xmin) of the row.\\n  int siteSpacing_ = 0;   // Spacing between sites in the row. XXX: Likely\\n                          // assumed to be the same as the width...\\n  int siteWidth_ = 0;     // Width of sites in the row.\\n  int numSites_ = 0;      // Number of sites...  Ending X location (xmax) is =\\n                          // subRowOrigin_ + numSites_ * siteSpacing_;\\n  unsigned siteOrient_ = 0;    // Orientation of sites in the row.\\n  unsigned siteSymmetry_ = 0;  // Symmetry of sites in the row.  Symmetry allows\\n                               // for certain orientations...\\n  // Voltages at the top and bottom of the row.\\n  int powerTop_ = Power_UNK;\\n  int powerBot_ = Power_UNK;\\n};\\n\\nclass Architecture::Region\\n{\\n public:\\n  int getId() const { return id_; }\\n  void setId(int id) { id_ = id; }\\n\\n  int getMinX() const { return xmin_; }\\n  int getMaxX() const { return xmax_; }\\n  int getMinY() const { return ymin_; }\\n  int getMaxY() const { return ymax_; }\\n\\n  void setMinX(int xmin) { xmin_ = xmin; }\\n  void setMaxX(int xmax) { xmax_ = xmax; }\\n  void setMinY(int ymin) { ymin_ = ymin; }\\n  void setMaxY(int ymax) { ymax_ = ymax; }\\n\\n  void addRect(Rectangle_i& rect) { rects_.push_back(rect); }\\n  const std::vector<Rectangle_i>& getRects() const { return rects_; }\\n\\n private:\\n  // Id for the region.\\n  int id_ = -1;\\n\\n  // Box around all sub-rectangles.\\n  int xmin_ = std::numeric_limits<int>::max();\\n  int ymin_ = std::numeric_limits<int>::max();\\n  int xmax_ = std::numeric_limits<int>::lowest();\\n  int ymax_ = std::numeric_limits<int>::lowest();\\n\\n  // Sub-rectangles forming the rectilinear region.\\n  std::vector<Rectangle_i> rects_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/architecture.h', 'file_path': 'src/dpo/src/architecture.h', 'file_name': 'architecture.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n#include <vector>\\n\\nnamespace dpo {\\n\\nclass Graph\\n{\\n public:\\n  explicit Graph(int v) : v_(v)\\n  {\\n    adj_.resize(v_);\\n\\n    color_.resize(v_);\\n    std::fill(color_.begin(), color_.end(), -1);\\n    ncolors_ = 0;\\n  }\\n\\n  void addEdge(int u, int v)\\n  {\\n    adj_[u].push_back(v);\\n    adj_[v].push_back(u);\\n  }\\n\\n  void removeDuplicates()\\n  {\\n    for (int i = 0; i < v_; i++) {\\n      std::sort(adj_[i].begin(), adj_[i].end());\\n      adj_[i].erase(std::unique(adj_[i].begin(), adj_[i].end()), adj_[i].end());\\n    }\\n  }\\n\\n  void greedyColoring()\\n  {\\n    color_.resize(v_);\\n    std::fill(color_.begin(), color_.end(), -1);\\n    color_[0] = 0;  // first node gets first color.\\n\\n    ncolors_ = 1;\\n\\n    std::vector<int> avail(v_, -1);\\n\\n    // Do subsequent nodes.\\n    for (int v = 1; v < v_; v++) {\\n      // Determine which colors cannot be used.  Pick the smallest\\n      // color which can be used.\\n      for (int i = 0; i < adj_[v].size(); i++) {\\n        int u = adj_[v][i];\\n        if (color_[u] != -1) {\\n          // Node \"u\" has a color.  So, it is not available to \"v\".\\n          avail[color_[u]] = v;  // Marking \"avail[color]\" with a \"v\" means it\\n                                 // is not available for node v.\\n        }\\n      }\\n\\n      for (int cr = 0; cr < v_; cr++) {\\n        if (avail[cr] != v) {\\n          color_[v] = cr;\\n          ncolors_ = std::max(ncolors_, cr + 1);\\n          break;\\n        }\\n      }\\n    }\\n  }\\n\\n  int getColor(int i) const { return color_[i]; }\\n  int getNColors() const { return ncolors_; }\\n\\n private:\\n  int v_;\\n  std::vector<std::vector<int>> adj_;\\n  std::vector<int> color_;\\n  int ncolors_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/color.h', 'file_path': 'src/dpo/src/color.h', 'file_name': 'color.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <vector>\\n\\n#include \"architecture.h\"\\n#include \"network.h\"\\n#include \"router.h\"\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedMgr;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\nstruct DetailedParams\\n{\\n  std::string script_;\\n  double targetUt_ = 1.0;\\n};\\n\\nclass Detailed\\n{\\n public:\\n  explicit Detailed(DetailedParams& params)\\n      : params_(params),\\n        mgr_(nullptr),\\n        arch_(nullptr),\\n        network_(nullptr),\\n        rt_(nullptr)\\n  {\\n  }\\n\\n  bool improve(DetailedMgr& mgr);\\n\\n private:\\n  void doDetailedCommand(std::vector<std::string>& args);\\n\\n  DetailedParams& params_;\\n  DetailedMgr* mgr_;\\n\\n  Architecture* arch_;\\n  Network* network_;\\n  RoutingParams* rt_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed.h', 'file_path': 'src/dpo/src/detailed.h', 'file_name': 'detailed.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n#include <set>\\n#include <vector>\\n\\n#include \"detailed_objective.h\"\\n\\nnamespace dpo {\\n\\nclass DetailedOrient;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedABU : public DetailedObjective\\n{\\n  // This class maintains the ABU metric which can be used as part of a cost\\n  // function for detailed improvement.\\n public:\\n  DetailedABU(Architecture* arch, Network* network);\\n\\n  // Those that must be overridden.\\n  double curr() override;\\n  double delta(int n,\\n               const std::vector<Node*>& nodes,\\n               const std::vector<int>& curLeft,\\n               const std::vector<int>& curBottom,\\n               const std::vector<unsigned>& curOri,\\n               const std::vector<int>& newLeft,\\n               const std::vector<int>& newBottom,\\n               const std::vector<unsigned>& newOri) override;\\n  void accept() override;\\n  void reject() override;\\n\\n  // Other.\\n  void init(DetailedMgr* mgr, DetailedOrient* orient);\\n  void init();\\n  double calculateABU(bool print = false);\\n  double measureABU(bool print = false);\\n\\n  void updateBins(Node* nd, double x, double y, int addSub);\\n  void acceptBins();\\n  void rejectBins();\\n  void clearBins();\\n\\n  double delta();\\n\\n  double freeSpaceThreshold();\\n  double binAreaThreshold();\\n  double alpha();\\n\\n  void computeUtils();\\n  void clearUtils();\\n\\n  void computeBuckets();\\n  void clearBuckets();\\n  int getBucketId(int binId, double occ);\\n\\n private:\\n  struct DensityBin\\n  {\\n    int id;\\n    double lx, hx;      // low/high x coordinate\\n    double ly, hy;      // low/high y coordinate\\n    double area;        // bin area\\n    double m_util;      // bin\\'s movable cell area\\n    double c_util;      // bin\\'s old movable cell area\\n    double f_util;      // bin\\'s fixed cell area\\n    double free_space;  // bin\\'s freespace area\\n  };\\n\\n  DetailedMgr* mgrPtr_;\\n  DetailedOrient* orientPtr_;\\n\\n  Architecture* arch_;\\n  Network* network_;', metadata={'source': 'src/dpo/src/detailed_abu.h', 'file_path': 'src/dpo/src/detailed_abu.h', 'file_name': 'detailed_abu.h', 'file_type': '.h'}),\n",
       " Document(page_content='DetailedMgr* mgrPtr_;\\n  DetailedOrient* orientPtr_;\\n\\n  Architecture* arch_;\\n  Network* network_;\\n\\n  // Utilization monitoring for ABU (if paying attention to ABU).\\n  std::vector<DensityBin> abuBins_;\\n  double abuGridUnit_;\\n  int abuGridNumX_;\\n  int abuGridNumY_;\\n  int abuNumBins_;\\n\\n  double abuTargUt_;\\n  double abuTargUt02_;\\n  double abuTargUt05_;\\n  double abuTargUt10_;\\n  double abuTargUt20_;\\n\\n  int abuChangedBinsCounter_;\\n  std::vector<int> abuChangedBins_;\\n  std::vector<int> abuChangedBinsMask_;\\n\\n  std::vector<std::set<int>> utilBuckets_;\\n  std::vector<double> utilTotals_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_abu.h', 'file_path': 'src/dpo/src/detailed_abu.h', 'file_name': 'detailed_abu.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n// Description:\\n// - An objective function to help with computation of change in wirelength\\n//   if doing some sort of moves (e.g., single, swap, sets, etc.).\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n#include <vector>\\n\\n#include \"detailed_objective.h\"\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedOrient;\\nclass DetailedMgr;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedDisplacement : public DetailedObjective\\n{\\n  // For WL objective.\\n public:\\n  explicit DetailedDisplacement(Architecture* arch);\\n\\n  void init();\\n  double curr() override;\\n  double delta(int n,\\n               const std::vector<Node*>& nodes,\\n               const std::vector<int>& curLeft,\\n               const std::vector<int>& curBottom,\\n               const std::vector<unsigned>& curOri,\\n               const std::vector<int>& newLeft,\\n               const std::vector<int>& newBottom,\\n               const std::vector<unsigned>& newOri) override;\\n  void getCandidates(std::vector<Node*>& candidates);\\n\\n  // Other.\\n  void init(DetailedMgr* mgrPtr, DetailedOrient* orientPtr);\\n  double delta(Node* ndi, double new_x, double new_y);\\n  double delta(Node* ndi, Node* ndj);\\n  double delta(Node* ndi,\\n               double target_xi,\\n               double target_yi,\\n               Node* ndj,\\n               double target_xj,\\n               double target_yj);\\n\\n private:\\n  Architecture* arch_;\\n\\n  DetailedMgr* mgrPtr_;\\n  DetailedOrient* orientPtr_;\\n\\n  // Other.\\n  double singleRowHeight_;\\n  std::vector<double> tot_;\\n  std::vector<double> del_;\\n  std::vector<int> count_;\\n  int nSets_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_displacement.h', 'file_path': 'src/dpo/src/detailed_displacement.h', 'file_name': 'detailed_displacement.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <string>\\n#include <vector>\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\n\\nnamespace dpo {\\nclass DetailedMgr;\\nclass Node;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedGenerator\\n{\\n public:\\n  explicit DetailedGenerator(const char* name = \"unknown generator\")\\n      : name_(name)\\n  {\\n  }\\n  virtual ~DetailedGenerator() = default;\\n\\n  virtual const std::string& getName() const { return name_; }\\n\\n  // Different methods for generating moves.  We _must_ overload these.  The\\n  // generated move should be stored in the manager.\\n  virtual bool generate(DetailedMgr* mgr, std::vector<Node*>& candiates) = 0;\\n\\n  virtual void stats() = 0;\\n\\n  virtual void init(DetailedMgr* mgr) = 0;\\n\\n private:\\n  const std::string name_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_generator.h', 'file_path': 'src/dpo/src/detailed_generator.h', 'file_name': 'detailed_generator.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n#include <vector>\\n\\n#include \"detailed_generator.h\"\\n#include \"rectangle.h\"\\n\\nnamespace dpo {\\nclass Architecture;\\nclass DetailedMgr;\\nclass Edge;\\nclass Network;\\nclass RoutingParams;\\n\\n// CLASSES ===================================================================\\nclass DetailedGlobalSwap : public DetailedGenerator\\n{\\n public:\\n  DetailedGlobalSwap(Architecture* arch, Network* network, RoutingParams* rt);\\n  DetailedGlobalSwap();\\n\\n  // Interfaces for scripting.\\n  void run(DetailedMgr* mgrPtr, const std::string& command);\\n  void run(DetailedMgr* mgrPtr, std::vector<std::string>& args);\\n\\n  // Interface for move generation.\\n  bool generate(DetailedMgr* mgr, std::vector<Node*>& candidates) override;\\n  void stats() override;\\n  void init(DetailedMgr* mgr) override;\\n\\n private:\\n  void globalSwap();  // tries to avoid overlap.\\n  bool calculateEdgeBB(Edge* ed, Node* nd, Rectangle& bbox);\\n  bool getRange(Node*, Rectangle&);\\n  double delta(Node* ndi, double new_x, double new_y);\\n  double delta(Node* ndi, Node* ndj);\\n\\n  bool generate(Node* ndi);\\n\\n  // Standard stuff.\\n  DetailedMgr* mgr_;\\n  Architecture* arch_;\\n  Network* network_;\\n  RoutingParams* rt_;\\n\\n  // Other.\\n  int skipNetsLargerThanThis_;\\n  std::vector<int> edgeMask_;\\n  int traversal_;\\n\\n  std::vector<double> xpts_;\\n  std::vector<double> ypts_;\\n\\n  // For use as a move generator.\\n  int attempts_;\\n  int moves_;\\n  int swaps_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_global.h', 'file_path': 'src/dpo/src/detailed_global.h', 'file_name': 'detailed_global.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n// Description:\\n// - An objective function to help with computation of change in wirelength\\n//   if doing some sort of moves (e.g., single, swap, sets, etc.).\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <vector>\\n\\n#include \"detailed_objective.h\"\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Defines.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedOrient;\\nclass DetailedMgr;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\n\\nclass DetailedHPWL : public DetailedObjective\\n{\\n  // For WL objective.\\n public:\\n  explicit DetailedHPWL(Network* network);\\n\\n  void init();\\n  double curr() override;\\n  double delta(int n,\\n               const std::vector<Node*>& nodes,\\n               const std::vector<int>& curLeft,\\n               const std::vector<int>& curBottom,\\n               const std::vector<unsigned>& curOri,\\n               const std::vector<int>& newLeft,\\n               const std::vector<int>& newBottom,\\n               const std::vector<unsigned>& newOri) override;\\n\\n  void getCandidates(std::vector<Node*>& candidates);\\n\\n  // Other.\\n  void init(DetailedMgr* mgrPtr, DetailedOrient* orientPtr);\\n  double delta(Node* ndi, double new_x, double new_y);\\n  double delta(Node* ndi, Node* ndj);\\n  double delta(Node* ndi,\\n               double target_xi,\\n               double target_yi,\\n               Node* ndj,\\n               double target_xj,\\n               double target_yj);\\n\\n  ////////////////////////////////////////////////////////////////////////////////\\n\\n private:\\n  Network* network_;\\n\\n  DetailedMgr* mgrPtr_;\\n  DetailedOrient* orientPtr_;\\n\\n  // Other.\\n  int skipNetsLargerThanThis_;\\n  int traversal_;\\n  std::vector<int> edgeMask_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_hpwl.h', 'file_path': 'src/dpo/src/detailed_hpwl.h', 'file_name': 'detailed_hpwl.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n\\n// Description:\\n// Primarily for maintaining the segments.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <vector>\\n\\n#include \"network.h\"\\n#include \"rectangle.h\"\\n#include \"utility.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Defines.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\nclass Architecture;\\nclass DetailedSeg;\\nclass Network;\\nclass RoutingParams;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedMgr\\n{\\n public:\\n  DetailedMgr(Architecture* arch, Network* network, RoutingParams* rt);\\n  virtual ~DetailedMgr();\\n\\n  void cleanup();\\n\\n  Architecture* getArchitecture() const { return arch_; }\\n  Network* getNetwork() const { return network_; }\\n  RoutingParams* getRoutingParams() const { return rt_; }\\n\\n  void setLogger(utl::Logger* logger) { logger_ = logger; }\\n  utl::Logger* getLogger() const { return logger_; }\\n\\n  void setSeed(int s);', metadata={'source': 'src/dpo/src/detailed_manager.h', 'file_path': 'src/dpo/src/detailed_manager.h', 'file_name': 'detailed_manager.h', 'file_type': '.h'}),\n",
       " Document(page_content='void setLogger(utl::Logger* logger) { logger_ = logger; }\\n  utl::Logger* getLogger() const { return logger_; }\\n\\n  void setSeed(int s);\\n\\n  void setMaxDisplacement(int x, int y);\\n  void setDisallowOneSiteGaps(bool disallowOneSiteGaps);\\n  void getMaxDisplacement(int& x, int& y) const\\n  {\\n    x = maxDispX_;\\n    y = maxDispY_;\\n  }\\n  int getMaxDisplacementX() const { return maxDispX_; }\\n  int getMaxDisplacementY() const { return maxDispY_; }\\n  bool getDisallowOneSiteGaps() const { return disallowOneSiteGaps_; }\\n  double measureMaximumDisplacement(double& maxX,\\n                                    double& maxY,\\n                                    int& violatedX,\\n                                    int& violatedY);\\n\\n  void internalError(const std::string& msg);\\n\\n  void setupObstaclesForDrc();\\n\\n  void findBlockages(bool includeRouteBlockages = true);\\n  void findRegionIntervals(\\n      int regId,\\n      std::vector<std::vector<std::pair<double, double>>>& intervals);\\n\\n  void findSegments();\\n  DetailedSeg* findClosestSegment(Node* nd);\\n  void findClosestSpanOfSegmentsDfs(\\n      Node* ndi,\\n      DetailedSeg* segPtr,\\n      double xmin,\\n      double xmax,\\n      int bot,\\n      int top,\\n      std::vector<DetailedSeg*>& stack,\\n      std::vector<std::vector<DetailedSeg*>>& candidates);\\n  bool findClosestSpanOfSegments(Node* nd, std::vector<DetailedSeg*>& segments);\\n  bool isInsideABlockage(Node* nd, double position);\\n  void assignCellsToSegments(const std::vector<Node*>& nodesToConsider);\\n  int checkOverlapInSegments();\\n  int checkEdgeSpacingInSegments();\\n  int checkSiteAlignment();\\n  int checkRowAlignment();\\n  int checkRegionAssignment();\\n  void getOneSiteGapViolationsPerSegment(\\n      std::vector<std::vector<int>>& violating_cells,\\n      bool fix_violations);\\n  bool fixOneSiteGapViolations(Node* cell,\\n                               int one_site_gap,\\n                               int newX,\\n                               int segment,\\n                               Node* violatingNode);\\n  void removeCellFromSegment(Node* nd, int seg);\\n  void addCellToSegment(Node* nd, int seg);\\n  double getCellSpacing(Node* ndl, Node* ndr, bool checkPinsOnCells);\\n\\n  void collectSingleHeightCells();\\n  void collectMultiHeightCells();\\n  void collectFixedCells();\\n  void collectWideCells();\\n\\n  void restoreOriginalPositions();\\n  void recordOriginalPositions();\\n\\n  void resortSegments();\\n  void resortSegment(DetailedSeg* segPtr);\\n  void removeAllCellsFromSegments();\\n\\n  int getNumSegments() const { return static_cast<int>(segments_.size()); }\\n  DetailedSeg* getSegment(int s) const { return segments_[s]; }\\n  int getNumSingleHeightRows() const { return numSingleHeightRows_; }\\n  int getSingleRowHeight() const { return singleRowHeight_; }\\n\\n  int getNumCellsInSeg(int segId) const { return cellsInSeg_[segId].size(); }\\n  const std::vector<Node*>& getCellsInSeg(int segId) const\\n  {\\n    return cellsInSeg_[segId];\\n  }\\n  void addToFrontCellsInSeg(int segId, Node* node)\\n  {\\n    cellsInSeg_[segId].insert(cellsInSeg_[segId].begin(), node);\\n  }\\n  void addToBackCellsInSeg(int segId, Node* node)\\n  {\\n    cellsInSeg_[segId].push_back(node);\\n  }\\n  void popFrontCellsInSeg(int segId)\\n  {\\n    cellsInSeg_[segId].erase(cellsInSeg_[segId].begin());\\n  }\\n  void popBackCellsInSeg(int segId) { cellsInSeg_[segId].pop_back(); }\\n  void sortCellsInSeg(int segId)\\n  {\\n    std::sort(cellsInSeg_[segId].begin(),\\n              cellsInSeg_[segId].end(),\\n              DetailedMgr::compareNodesX());\\n  }\\n  void sortCellsInSeg(int segId, int start, int end)\\n  {\\n    std::sort(cellsInSeg_[segId].begin() + start,\\n              cellsInSeg_[segId].begin() + end,\\n              DetailedMgr::compareNodesX());\\n  }\\n\\n  int getNumSegsInRow(int rowId) const { return segsInRow_[rowId].size(); }\\n  const std::vector<DetailedSeg*>& getSegsInRow(int rowId) const\\n  {\\n    return segsInRow_[rowId];\\n  }', metadata={'source': 'src/dpo/src/detailed_manager.h', 'file_path': 'src/dpo/src/detailed_manager.h', 'file_name': 'detailed_manager.h', 'file_type': '.h'}),\n",
       " Document(page_content='int getNumSegsInRow(int rowId) const { return segsInRow_[rowId].size(); }\\n  const std::vector<DetailedSeg*>& getSegsInRow(int rowId) const\\n  {\\n    return segsInRow_[rowId];\\n  }\\n\\n  int getNumReverseCellToSegs(int nodeId) const\\n  {\\n    return reverseCellToSegs_[nodeId].size();\\n  }\\n  const std::vector<DetailedSeg*>& getReverseCellToSegs(int nodeId) const\\n  {\\n    return reverseCellToSegs_[nodeId];\\n  }\\n\\n  const std::vector<Node*>& getSingleHeightCells() const\\n  {\\n    return singleHeightCells_;\\n  }\\n\\n  int getNumMultiHeights() const { return multiHeightCells_.size(); }\\n  const std::vector<Node*>& getMultiHeightCells(int height) const\\n  {\\n    return multiHeightCells_[height];\\n  }\\n  const std::vector<Node*>& getWideCells() const { return wideCells_; }\\n\\n  Placer_RNG* getRng() const { return rng_; }\\n  int getRandom(int limit) const { return (*rng_)() % limit; }\\n\\n  const std::vector<int>& getCurLeft() const { return curLeft_; }\\n  const std::vector<int>& getCurBottom() const { return curBottom_; }\\n  const std::vector<unsigned>& getCurOri() const { return curOri_; }\\n  const std::vector<int>& getNewLeft() const { return newLeft_; }\\n  const std::vector<int>& getNewBottom() const { return newBottom_; }\\n  const std::vector<unsigned>& getNewOri() const { return newOri_; }\\n  const std::vector<Node*> getMovedNodes() const { return movedNodes_; }\\n  int getNMoved() const { return nMoved_; }\\n\\n  void getSpaceAroundCell(int seg,\\n                          int ix,\\n                          double& space,\\n                          double& larger,\\n                          int limit = 3);\\n  void getSpaceAroundCell(int seg,\\n                          int ix,\\n                          double& space_left,\\n                          double& space_right,\\n                          double& large_left,\\n                          double& large_right,\\n                          int limit = 3);\\n\\n  void removeSegmentOverlapSingle(int regId = -1);\\n  void removeSegmentOverlapSingleInner(std::vector<Node*>& nodes,\\n                                       int l,\\n                                       int r,\\n                                       int rowId);\\n\\n  double getTargetUt() const { return targetUt_; }\\n  void setTargetUt(double ut) { targetUt_ = ut; }\\n\\n  // Routines for generating moves and swaps.\\n  bool tryMove(Node* ndi, int xi, int yi, int si, int xj, int yj, int sj);\\n  bool trySwap(Node* ndi, int xi, int yi, int si, int xj, int yj, int sj);\\n\\n  // For accepting or rejecting moves and swaps.\\n  void acceptMove();\\n  void rejectMove();\\n\\n  // For help aligning cells to sites.\\n  bool alignPos(Node* ndi, int& xi, int xl, int xr);\\n  int getMoveLimit() { return moveLimit_; }\\n  void setMoveLimit(uint newMoveLimit) { moveLimit_ = newMoveLimit; }\\n\\n  struct compareNodesX\\n  {\\n    // Needs cell centers.\\n    bool operator()(Node* p, Node* q) const\\n    {\\n      return p->getLeft() + 0.5 * p->getWidth()\\n             < q->getLeft() + 0.5 * q->getWidth();\\n    }\\n    bool operator()(Node*& s, double i) const\\n    {\\n      return s->getLeft() + 0.5 * s->getWidth() < i;\\n    }\\n    bool operator()(double i, Node*& s) const\\n    {\\n      return i < s->getLeft() + 0.5 * s->getWidth();\\n    }\\n  };\\n\\n private:\\n  struct compareBlockages\\n  {\\n    bool operator()(std::pair<double, double> i1,\\n                    std::pair<double, double> i2) const\\n    {\\n      if (i1.first == i2.first) {\\n        return i1.second < i2.second;\\n      }\\n      return i1.first < i2.first;\\n    }\\n  };\\n\\n  struct compareNodesL\\n  {\\n    bool operator()(Node* p, Node* q) const\\n    {\\n      return p->getLeft() < q->getLeft();\\n    }\\n  };\\n\\n  // Different routines for trying moves and swaps.\\n  bool tryMove1(Node* ndi, int xi, int yi, int si, int xj, int yj, int sj);\\n  bool tryMove2(Node* ndi, int xi, int yi, int si, int xj, int yj, int sj);\\n  bool tryMove3(Node* ndi, int xi, int yi, int si, int xj, int yj, int sj);\\n\\n  bool trySwap1(Node* ndi, int xi, int yi, int si, int xj, int yj, int sj);', metadata={'source': 'src/dpo/src/detailed_manager.h', 'file_path': 'src/dpo/src/detailed_manager.h', 'file_name': 'detailed_manager.h', 'file_type': '.h'}),\n",
       " Document(page_content='bool trySwap1(Node* ndi, int xi, int yi, int si, int xj, int yj, int sj);\\n\\n  // Helper routines for making moves and swaps.\\n  bool shift(std::vector<Node*>& cells,\\n             std::vector<int>& targetLeft,\\n             std::vector<int>& posLeft,\\n             int leftLimit,\\n             int rightLimit,\\n             int segId,\\n             int rowId);\\n  bool shiftRightHelper(Node* ndi, int xj, int sj, Node* ndr);\\n  bool shiftLeftHelper(Node* ndi, int xj, int sj, Node* ndl);\\n  void getSpaceToLeftAndRight(int seg, int ix, double& left, double& right);\\n\\n  // For composing list of cells for moves or swaps.\\n  void clearMoveList();\\n  bool addToMoveList(Node* ndi,\\n                     int curLeft,\\n                     int curBottom,\\n                     int curSeg,\\n                     int newLeft,\\n                     int newBottom,\\n                     int newSeg);\\n  bool addToMoveList(Node* ndi,\\n                     int curLeft,\\n                     int curBottom,\\n                     std::vector<int>& curSegs,\\n                     int newLeft,\\n                     int newBottom,\\n                     std::vector<int>& newSegs);\\n\\n  // Standard stuff.\\n  Architecture* arch_;\\n  Network* network_;\\n  RoutingParams* rt_;\\n\\n  // For output.\\n  utl::Logger* logger_;\\n\\n  // Info about rows.\\n  int numSingleHeightRows_;\\n  int singleRowHeight_;\\n\\n  // Generic place for utilization.\\n  double targetUt_;\\n\\n  // Target displacement limits.\\n  int maxDispX_;\\n  int maxDispY_;\\n  bool disallowOneSiteGaps_;\\n  std::vector<Node*> fixedCells_;  // Fixed; filler, macros, temporary, etc.\\n\\n  // Blockages and segments.\\n  std::vector<std::vector<std::pair<double, double>>> blockages_;\\n  std::vector<std::vector<Node*>> cellsInSeg_;\\n  std::vector<std::vector<DetailedSeg*>> segsInRow_;\\n  std::vector<DetailedSeg*> segments_;\\n  std::vector<std::vector<DetailedSeg*>> reverseCellToSegs_;\\n\\n  // For short and pin access stuff...\\n  std::vector<std::vector<std::vector<Rectangle>>> obstacles_;\\n\\n  // Random number generator.\\n  Placer_RNG* rng_;\\n\\n  // Info about cells.\\n  std::vector<Node*> singleHeightCells_;  // Single height cells.\\n  std::vector<std::vector<Node*>>\\n      multiHeightCells_;  // Multi height cells by height.\\n  std::vector<Node*>\\n      wideCells_;  // Wide movable cells.  Can be single of multi.\\n\\n  // Original cell positions.\\n  std::vector<int> origBottom_;\\n  std::vector<int> origLeft_;\\n\\n  std::vector<Rectangle> boxes_;\\n\\n  // For generating a move list...\\n  std::vector<int> curLeft_;\\n  std::vector<int> curBottom_;\\n  std::vector<int> newLeft_;\\n  std::vector<int> newBottom_;\\n  std::vector<unsigned> curOri_;\\n  std::vector<unsigned> newOri_;\\n  std::vector<std::vector<int>> curSeg_;\\n  std::vector<std::vector<int>> newSeg_;\\n  std::vector<Node*> movedNodes_;\\n  int nMoved_;\\n  int moveLimit_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_manager.h', 'file_path': 'src/dpo/src/detailed_manager.h', 'file_name': 'detailed_manager.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <map>\\n#include <string>\\n#include <vector>\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\nclass Architecture;\\nclass DetailedMisParams;\\nclass DetailedMis;\\nclass DetailedSeg;\\nclass DetailedMgr;\\nclass Network;\\nclass Node;\\nclass RoutingParams;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedMisParams\\n{\\n public:\\n  enum Strategy\\n  {\\n    KDTree = 0,\\n    Binning = 1,\\n    Colour = 2,\\n  };\\n\\n  double _maxDifferenceInMetric = 0.03;  // How much we allow the routine to\\n                                         // reintroduce overlap into placement\\n  unsigned _maxNumNodes = 15;  // Only consider this many number of nodes for\\n                               // B&B (<= MAX_BB_NODES)\\n  unsigned _maxPasses = 1;     // Maximum number of B&B passes\\n  double _sizeTol = 1.1;       // Tolerance for what is considered same-size\\n  unsigned _skipNetsLargerThanThis = 50;  // Skip nets larger than this amount.\\n  Strategy _strategy = Binning;           // The type of strategy to consider\\n  bool _useSameSize = true;  // If \\'false\\', cells can swap with approximately\\n                             // same-size locations\\n};\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedMis\\n{\\n  // Flow-based solver for replacing nodes using matching.\\n  enum Objective\\n  {\\n    Hpwl,\\n    Disp\\n  };\\n\\n public:\\n  DetailedMis(Architecture* arch, Network* network, RoutingParams* rt);\\n  virtual ~DetailedMis();\\n\\n  void run(DetailedMgr* mgrPtr, const std::string& command);\\n  void run(DetailedMgr* mgrPtr, std::vector<std::string>& args);\\n\\n private:\\n  struct Bucket;', metadata={'source': 'src/dpo/src/detailed_mis.h', 'file_path': 'src/dpo/src/detailed_mis.h', 'file_name': 'detailed_mis.h', 'file_type': '.h'}),\n",
       " Document(page_content='void run(DetailedMgr* mgrPtr, const std::string& command);\\n  void run(DetailedMgr* mgrPtr, std::vector<std::string>& args);\\n\\n private:\\n  struct Bucket;\\n\\n  void place();\\n  void collectMovableCells();\\n  void colorCells();\\n  void buildGrid();\\n  void clearGrid();\\n  void populateGrid();\\n  bool gatherNeighbours(Node* ndi);\\n  void solveMatch();\\n  double getHpwl(const Node* ndi, double xi, double yi);\\n  double getDisp(const Node* ndi, double xi, double yi);\\n\\n public:\\n  /* DetailedMisParams _params; */\\n\\n  DetailedMgr* mgrPtr_;\\n\\n  Architecture* arch_;\\n  Network* network_;\\n  RoutingParams* rt_;\\n\\n  std::vector<Node*> candidates_;\\n  std::vector<bool> movable_;\\n  std::vector<int> colors_;\\n  std::vector<Node*> neighbours_;\\n\\n  // Grid used for binning and locating cells.\\n  std::vector<std::vector<Bucket*>> grid_;\\n  int dimW_;\\n  int dimH_;\\n  double stepX_;\\n  double stepY_;\\n  std::map<Node*, Bucket*> cellToBinMap_;\\n\\n  std::vector<int> timesUsed_;\\n\\n  // Other.\\n  int skipEdgesLargerThanThis_;\\n  int maxProblemSize_;\\n  int traversal_;\\n  bool useSameSize_;\\n  bool useSameColor_;\\n  int maxTimesUsed_;\\n  Objective obj_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_mis.h', 'file_path': 'src/dpo/src/detailed_mis.h', 'file_name': 'detailed_mis.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <vector>\\n\\n#include \"architecture.h\"\\n#include \"detailed_manager.h\"\\n#include \"detailed_segment.h\"\\n#include \"network.h\"\\n#include \"router.h\"\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedObjective\\n{\\n public:\\n  explicit DetailedObjective(const char* name = \"objective\") : name_(name) {}\\n  virtual ~DetailedObjective() = default;\\n\\n  virtual const std::string& getName() const { return name_; }\\n\\n  virtual double curr() = 0;\\n\\n  // Different methods for generating moves.  We _must_ overload these.  The\\n  // generated move should be stored in the manager.\\n  virtual double delta(int n,\\n                       const std::vector<Node*>& nodes,\\n                       const std::vector<int>& curLeft,\\n                       const std::vector<int>& curBottom,\\n                       const std::vector<unsigned>& curOri,\\n                       const std::vector<int>& newLeft,\\n                       const std::vector<int>& newBottom,\\n                       const std::vector<unsigned>& newOri)\\n      = 0;\\n\\n  virtual void accept() {}\\n  virtual void reject() {}\\n\\n private:\\n  const std::string name_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_objective.h', 'file_path': 'src/dpo/src/detailed_objective.h', 'file_name': 'detailed_objective.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n\\n// Description:\\n// Various routines related to cell orientation and cell flipping.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <string>\\n#include <vector>\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Defines.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\nclass Architecture;\\nclass DetailedMgr;\\nclass Network;\\nclass Node;\\nclass RoutingParams;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedOrient\\n{\\n public:\\n  DetailedOrient(Architecture* arch, Network* network);\\n\\n  void run(DetailedMgr* mgrPtr, const std::string& command);\\n  void run(DetailedMgr* mgrPtr, std::vector<std::string>& args);\\n\\n  // Useful to have some of these routines accessible/public.\\n  int orientCells(int& changed);\\n  bool orientSingleHeightCellForRow(Node* ndi, int row);\\n  bool orientMultiHeightCellForRow(Node* ndi, int row);\\n  int flipCells();\\n\\n  // Other.\\n  bool orientAdjust(Node* ndi, unsigned newOri);\\n  unsigned orientFind(Node* ndi, int row);\\n  bool isLegalSym(unsigned rowOri, unsigned siteSym, unsigned cellOri);\\n\\n private:\\n  Architecture* arch_;\\n  Network* network_;\\n\\n  DetailedMgr* mgrPtr_;\\n\\n  int skipNetsLargerThanThis_;\\n  int traversal_;\\n  std::vector<int> edgeMask_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_orient.h', 'file_path': 'src/dpo/src/detailed_orient.h', 'file_name': 'detailed_orient.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <vector>\\n\\n#include \"detailed_generator.h\"\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedObjective;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedRandom\\n{\\n public:\\n  enum DrcMode\\n  {\\n    DrcMode_NoPenalty = 0,\\n    DrcMode_NormalPenalty,\\n    DrcMode_Eliminate,\\n    DrcMode_Unknown\\n  };\\n  enum MoveMode\\n  {\\n    MoveMode_Median = 0,\\n    MoveMode_CellDensity1,\\n    MoveMode_RandomWindow,\\n    MoveMode_Unknown\\n  };\\n  enum MoveSource\\n  {\\n    MoveSource_All = 0,\\n    MoveSource_Wirelength,\\n    MoveSource_DrcViolators,\\n    MoveSource_Unknown\\n  };\\n\\n public:\\n  DetailedRandom(Architecture* arch, Network* network);\\n\\n  void run(DetailedMgr* mgrPtr, const std::string& command);\\n  void run(DetailedMgr* mgrPtr, std::vector<std::string>& args);\\n\\n private:\\n  double go();\\n\\n  double eval(const std::vector<double>& costs,\\n              const std::vector<std::string>& expr) const;\\n  double doOperation(double a, double b, char op) const;\\n  bool isOperator(char ch) const;\\n  bool isObjective(char ch) const;\\n  bool isNumber(char ch) const;\\n\\n  void collectCandidates();\\n\\n  // Standard stuff.\\n  DetailedMgr* mgrPtr_;\\n\\n  Architecture* arch_;\\n  Network* network_;\\n\\n  // Candidate cells.\\n  std::vector<Node*> candidates_;\\n\\n  // For generating move lists.\\n  std::vector<DetailedGenerator*> generators_;\\n\\n  // For evaluating objectives.\\n  std::vector<DetailedObjective*> objectives_;\\n\\n  // Parameters controlling the moves.\\n  double movesPerCandidate_;\\n\\n  // For costing.\\n  std::vector<double> initCost_;\\n  std::vector<double> currCost_;\\n  std::vector<double> nextCost_;\\n  std::vector<double> deltaCost_;\\n\\n  // For obj evaluation.\\n  std::vector<std::string> expr_;\\n};\\n\\nclass RandomGenerator : public DetailedGenerator\\n{\\n public:\\n  RandomGenerator();', metadata={'source': 'src/dpo/src/detailed_random.h', 'file_path': 'src/dpo/src/detailed_random.h', 'file_name': 'detailed_random.h', 'file_type': '.h'}),\n",
       " Document(page_content='// For obj evaluation.\\n  std::vector<std::string> expr_;\\n};\\n\\nclass RandomGenerator : public DetailedGenerator\\n{\\n public:\\n  RandomGenerator();\\n\\n public:\\n  bool generate(DetailedMgr* mgr, std::vector<Node*>& candidates) override;\\n  void stats() override;\\n  void init(DetailedMgr*) override {}\\n\\n private:\\n  DetailedMgr* mgr_ = nullptr;\\n  Architecture* arch_ = nullptr;\\n  Network* network_ = nullptr;\\n  RoutingParams* rt_ = nullptr;\\n\\n  int attempts_ = 0;\\n  int moves_ = 0;\\n  int swaps_ = 0;\\n};\\n\\nclass DisplacementGenerator : public DetailedGenerator\\n{\\n public:\\n  DisplacementGenerator();\\n\\n public:\\n  bool generate(DetailedMgr* mgr, std::vector<Node*>& candidates) override;\\n  void stats() override;\\n  void init(DetailedMgr*) override {}\\n\\n private:\\n  DetailedMgr* mgr_ = nullptr;\\n  Architecture* arch_ = nullptr;\\n  Network* network_ = nullptr;\\n  RoutingParams* rt_ = nullptr;\\n\\n  int attempts_ = 0;\\n  int moves_ = 0;\\n  int swaps_ = 0;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_random.h', 'file_path': 'src/dpo/src/detailed_random.h', 'file_name': 'detailed_random.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n#include <string>\\n#include <vector>\\n\\nnamespace dpo {\\n\\nclass Architecture;\\nclass DetailedSeg;\\nclass DetailedMgr;\\nclass Network;\\nclass Node;\\nclass RoutingParams;\\n\\n// CLASSES ===================================================================\\nclass DetailedReorderer\\n{\\n public:\\n  DetailedReorderer(Architecture* arch, Network* network);\\n\\n  void run(DetailedMgr* mgrPtr, const std::string& command);\\n  void run(DetailedMgr* mgrPtr, const std::vector<std::string>& args);\\n\\n private:\\n  void reorder();\\n  void reorder(const std::vector<Node*>& nodes,\\n               int jstrt,\\n               int jstop,\\n               int leftLimit,\\n               int rightLimit,\\n               int segId,\\n               int rowId);\\n  double cost(const std::vector<Node*>& nodes, int istrt, int istop);\\n\\n  // Standard stuff.\\n  Architecture* arch_;\\n  Network* network_;\\n\\n  // For segments.\\n  DetailedMgr* mgrPtr_;\\n\\n  // Other.\\n  int skipNetsLargerThanThis_;\\n  std::vector<int> edgeMask_;\\n  int traversal_;\\n  int windowSize_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_reorder.h', 'file_path': 'src/dpo/src/detailed_reorder.h', 'file_name': 'detailed_reorder.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Defines.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\nclass DetailedSeg\\n{\\n public:\\n  void setSegId(int segId) { segId_ = segId; }\\n  int getSegId() const { return segId_; }\\n\\n  void setRowId(int rowId) { rowId_ = rowId; }\\n  int getRowId() const { return rowId_; }\\n\\n  void setRegId(int regId) { regId_ = regId; }\\n  int getRegId() const { return regId_; }\\n\\n  void setMinX(int xmin) { xmin_ = xmin; }\\n  int getMinX() const { return xmin_; }\\n\\n  void setMaxX(int xmax) { xmax_ = xmax; }\\n  int getMaxX() const { return xmax_; }\\n\\n  int getWidth() const { return xmax_ - xmin_; }\\n\\n  void setUtil(int util) { util_ = util; }\\n  int getUtil() const { return util_; }\\n  void addUtil(int amt) { util_ += amt; }\\n  void remUtil(int amt) { util_ -= amt; }\\n\\n private:\\n  // Some identifiers...\\n  int segId_ = -1;\\n  int rowId_ = -1;\\n  int regId_ = 0;\\n  // Span of segment...\\n  int xmin_ = std::numeric_limits<int>::max();\\n  int xmax_ = std::numeric_limits<int>::lowest();\\n  // Total width of cells in segment...\\n  int util_ = 0;\\n};\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_segment.h', 'file_path': 'src/dpo/src/detailed_segment.h', 'file_name': 'detailed_segment.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n#include <vector>\\n\\n#include \"detailed_generator.h\"\\n#include \"rectangle.h\"\\n\\nnamespace dpo {\\n\\nclass Architecture;\\nclass DetailedSeg;\\nclass DetailedMgr;\\nclass Edge;\\nclass Network;\\nclass RoutingParams;\\n\\n// CLASSES ===================================================================\\nclass DetailedVerticalSwap : public DetailedGenerator\\n{\\n public:\\n  DetailedVerticalSwap(Architecture* arch, Network* network, RoutingParams* rt);\\n  DetailedVerticalSwap();\\n\\n  // Intefaces for scripting.\\n  void run(DetailedMgr* mgrPtr, const std::string& command);\\n  void run(DetailedMgr* mgrPtr, const std::vector<std::string>& args);\\n\\n  // Interface for move generation.\\n  bool generate(DetailedMgr* mgr, std::vector<Node*>& candidates) override;\\n  void stats() override;\\n  void init(DetailedMgr* mgr) override;\\n\\n private:\\n  void verticalSwap();  // tries to avoid overlap.\\n  bool calculateEdgeBB(const Edge* ed, const Node* nd, Rectangle& bbox);\\n  bool getRange(Node*, Rectangle&);\\n  double delta(Node* ndi, double new_x, double new_y);\\n  double delta(Node* ndi, Node* ndj);\\n\\n  bool generate(Node* ndi);\\n\\n  // Standard stuff.\\n  DetailedMgr* mgr_;\\n  Architecture* arch_;\\n  Network* network_;\\n  RoutingParams* rt_;\\n\\n  // Other.\\n  int skipNetsLargerThanThis_;\\n  std::vector<int> edgeMask_;\\n  int traversal_;\\n\\n  std::vector<double> xpts_;\\n  std::vector<double> ypts_;\\n\\n  // For use as a move generator.\\n  int attempts_;\\n  int moves_;\\n  int swaps_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/detailed_vertical.h', 'file_path': 'src/dpo/src/detailed_vertical.h', 'file_name': 'detailed_vertical.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n///////////////////////////////////////////////////////////////////////////////\\n// Description:\\n//\\n// Header file for simple legalizer used to populate data structures\\n// prior to detailed improvement.\\n\\n#pragma once\\n\\n//////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n//////////////////////////////////////////////////////////////////////////////\\n#include <vector>\\n\\nnamespace dpo {\\n\\n//////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n//////////////////////////////////////////////////////////////////////////////\\nclass Architecture;\\nclass DetailedSeg;\\nclass DetailedMgr;\\nclass Node;\\nclass Network;\\nclass RoutingParams;\\n\\n//////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n//////////////////////////////////////////////////////////////////////////////\\n\\nclass ShiftLegalizer\\n{\\n public:\\n  ShiftLegalizer();\\n  ~ShiftLegalizer();\\n\\n  bool legalize(DetailedMgr& mgr);\\n\\n private:\\n  struct Clump;\\n\\n  double shift(std::vector<Node*>& cells);\\n  double clump(std::vector<Node*>& order);\\n  void merge(Clump* r);\\n  bool violated(Clump* r, Clump*& l, int& dist);\\n\\n  DetailedMgr* mgr_ = nullptr;\\n  Architecture* arch_ = nullptr;\\n  Network* network_ = nullptr;\\n  RoutingParams* rt_ = nullptr;\\n\\n  // For clumping.\\n  std::vector<Clump> clumps_;\\n  std::vector<int> offset_;\\n  std::vector<Clump*> ptr_;\\n  std::vector<std::vector<int>> outgoing_;\\n  std::vector<std::vector<int>> incoming_;\\n  std::vector<Node*> dummiesRight_;\\n  std::vector<Node*> dummiesLeft_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/legalize_shift.h', 'file_path': 'src/dpo/src/legalize_shift.h', 'file_name': 'legalize_shift.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// File: network.h\\n////////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <string>\\n#include <unordered_map>\\n#include <vector>\\n\\n#include \"architecture.h\"\\n#include \"orientation.h\"\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\nclass Pin;\\n\\nconst int EDGETYPE_DEFAULT = 0;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\nclass Node\\n{\\n public:\\n  enum Type\\n  {\\n    UNKNOWN,\\n    CELL,\\n    TERMINAL,\\n    MACROCELL,\\n    FILLER\\n  };\\n\\n  enum Fixity\\n  {\\n    NOT_FIXED,\\n    FIXED_X,\\n    FIXED_Y,\\n    FIXED_XY,\\n  };\\n\\n  Node();\\n\\n  int getArea() const { return w_ * h_; }\\n  unsigned getAvailOrient() const { return availOrient_; }\\n  int getBottom() const { return bottom_; }\\n  int getBottomPower() const { return powerBot_; }\\n  int getTopPower() const { return powerTop_; }\\n  unsigned getCurrOrient() const { return currentOrient_; }\\n  Fixity getFixed() const { return fixed_; }\\n  int getHeight() const { return h_; }\\n  int getId() const { return id_; }\\n  int getLeft() const { return left_; }\\n  double getOrigBottom() const { return origBottom_; }\\n  double getOrigLeft() const { return origLeft_; }\\n  int getRegionId() const { return regionId_; }\\n  int getRight() const { return left_ + w_; }\\n  int getTop() const { return bottom_ + h_; }\\n  Type getType() const { return type_; }\\n  int getWidth() const { return w_; }', metadata={'source': 'src/dpo/src/network.h', 'file_path': 'src/dpo/src/network.h', 'file_name': 'network.h', 'file_type': '.h'}),\n",
       " Document(page_content='void setAvailOrient(unsigned avail) { availOrient_ = avail; }\\n  void setBottom(int bottom) { bottom_ = bottom; }\\n  void setBottomPower(int bot) { powerBot_ = bot; }\\n  void setTopPower(int top) { powerTop_ = top; }\\n  void setCurrOrient(unsigned orient) { currentOrient_ = orient; }\\n  void setFixed(Fixity fixed) { fixed_ = fixed; }\\n  void setHeight(int h) { h_ = h; }\\n  void setId(int id) { id_ = id; }\\n  void setLeft(int left) { left_ = left; }\\n  void setOrigBottom(double bottom) { origBottom_ = bottom; }\\n  void setOrigLeft(double left) { origLeft_ = left; }\\n  void setRegionId(int id) { regionId_ = id; }\\n  void setType(Type type) { type_ = type; }\\n  void setWidth(int w) { w_ = w; }\\n\\n  bool adjustCurrOrient(unsigned newOrient);\\n\\n  bool isTerminal() const { return (type_ == TERMINAL); }\\n  bool isFiller() const { return (type_ == FILLER); }\\n  bool isFixed() const { return (fixed_ != NOT_FIXED); }\\n\\n  int getLeftEdgeType() const { return etl_; }\\n  int getRightEdgeType() const { return etr_; }\\n\\n  void setLeftEdgeType(int etl) { etl_ = etl; }\\n  void setRightEdgeType(int etr) { etr_ = etr; }\\n  void swapEdgeTypes() { std::swap<int>(etl_, etr_); }\\n\\n  int getNumPins() const { return (int) pins_.size(); }\\n  const std::vector<Pin*>& getPins() const { return pins_; }\\n\\n private:\\n  // Id.\\n  int id_ = 0;\\n  // Current position; bottom corner.\\n  int left_ = 0;\\n  int bottom_ = 0;\\n  // Original position.  Stored as double still.\\n  double origLeft_ = 0;\\n  double origBottom_ = 0;\\n  // Width and height.\\n  int w_ = 0;\\n  int h_ = 0;\\n  // Type.\\n  Type type_ = UNKNOWN;\\n  // Fixed or not fixed.\\n  Fixity fixed_ = NOT_FIXED;\\n  // For edge types and spacing tables.\\n  int etl_ = EDGETYPE_DEFAULT;\\n  int etr_ = EDGETYPE_DEFAULT;\\n  // For power.\\n  int powerTop_ = Architecture::Row::Power_UNK;\\n  int powerBot_ = Architecture::Row::Power_UNK;\\n  // Regions.\\n  int regionId_ = 0;\\n  // Orientations.\\n  unsigned currentOrient_ = Orientation_N;\\n  unsigned availOrient_ = Orientation_N;\\n  // Pins.\\n  std::vector<Pin*> pins_;\\n\\n  friend class Network;\\n};\\n\\nclass Edge\\n{\\n public:\\n  int getId() const { return id_; }\\n  void setId(int id) { id_ = id; }\\n\\n  void setNdr(int ndr) { ndr_ = ndr; }\\n  int getNdr() const { return ndr_; }\\n\\n  int getNumPins() const { return (int) pins_.size(); }\\n  const std::vector<Pin*>& getPins() const { return pins_; }\\n\\n private:\\n  // Id.\\n  int id_ = 0;\\n  // Refer to routing rule stored elsewhere.\\n  int ndr_ = 0;\\n  // Pins.\\n  std::vector<Pin*> pins_;\\n\\n  friend class Network;\\n};\\n\\nclass Pin\\n{\\n public:\\n  enum Direction\\n  {\\n    Dir_IN,\\n    Dir_OUT,\\n    Dir_INOUT,\\n    Dir_UNKNOWN\\n  };\\n\\n  Pin();\\n\\n  void setDirection(int dir) { dir_ = dir; }\\n  int getDirection() const { return dir_; }\\n\\n  Node* getNode() const { return node_; }\\n  Edge* getEdge() const { return edge_; }\\n\\n  void setOffsetX(double offsetX) { offsetX_ = offsetX; }\\n  double getOffsetX() const { return offsetX_; }\\n\\n  void setOffsetY(double offsetY) { offsetY_ = offsetY; }\\n  double getOffsetY() const { return offsetY_; }\\n\\n  void setPinLayer(int layer) { pinLayer_ = layer; }\\n  int getPinLayer() const { return pinLayer_; }\\n\\n  void setPinWidth(double width) { pinWidth_ = width; }\\n  double getPinWidth() const { return pinWidth_; }\\n\\n  void setPinHeight(double height) { pinHeight_ = height; }\\n  double getPinHeight() const { return pinHeight_; }\\n\\n private:\\n  // Pin width and height.\\n  double pinWidth_ = 0;\\n  double pinHeight_ = 0;\\n  // Direction.\\n  int dir_ = Dir_INOUT;\\n  // Layer.\\n  int pinLayer_ = 0;\\n  // Node and edge for pin.\\n  Node* node_ = nullptr;\\n  Edge* edge_ = nullptr;\\n  // Offsets from cell center.\\n  double offsetX_ = 0;\\n  double offsetY_ = 0;\\n\\n  friend class Network;\\n};\\n\\nclass Network\\n{\\n public:\\n  struct comparePinsByNodeId\\n  {\\n    bool operator()(const Pin* a, const Pin* b)\\n    {\\n      return a->getNode()->getId() < b->getNode()->getId();\\n    }\\n  };', metadata={'source': 'src/dpo/src/network.h', 'file_path': 'src/dpo/src/network.h', 'file_name': 'network.h', 'file_type': '.h'}),\n",
       " Document(page_content='class Network\\n{\\n public:\\n  struct comparePinsByNodeId\\n  {\\n    bool operator()(const Pin* a, const Pin* b)\\n    {\\n      return a->getNode()->getId() < b->getNode()->getId();\\n    }\\n  };\\n\\n  class comparePinsByEdgeId\\n  {\\n   public:\\n    explicit comparePinsByEdgeId(Network* nw) : nw_(nw) {}\\n    bool operator()(const Pin* a, const Pin* b)\\n    {\\n      return a->getEdge()->getId() < b->getEdge()->getId();\\n    }\\n    Network* nw_ = nullptr;\\n  };\\n\\n  class comparePinsByOffset\\n  {\\n   public:\\n    explicit comparePinsByOffset(Network* nw) : nw_(nw) {}\\n    bool operator()(const Pin* a, const Pin* b)\\n    {\\n      if (a->getOffsetX() == b->getOffsetX()) {\\n        return a->getOffsetY() < b->getOffsetY();\\n      }\\n      return a->getOffsetX() < b->getOffsetX();\\n    }\\n    Network* nw_ = nullptr;\\n  };\\n\\n public:\\n  ~Network();\\n\\n  int getNumNodes() const { return (int) nodes_.size(); }\\n  Node* getNode(int i) { return nodes_[i]; }\\n  void setNodeName(int i, const std::string& name) { nodeNames_[i] = name; }\\n  void setNodeName(int i, const char* name) { nodeNames_[i] = name; }\\n  const std::string& getNodeName(int i) const { return nodeNames_.at(i); }\\n\\n  int getNumEdges() const { return (int) edges_.size(); }\\n  Edge* getEdge(int i) const { return edges_[i]; }\\n  void setEdgeName(int i, std::string& name) { edgeNames_[i] = name; }\\n  void setEdgeName(int i, const char* name) { edgeNames_[i] = name; }\\n  const std::string& getEdgeName(int i) const { return edgeNames_.at(i); }\\n\\n  int getNumPins() const { return (int) pins_.size(); }\\n\\n  // For creating and adding pins.\\n  Pin* createAndAddPin(Node* nd, Edge* ed);\\n\\n  // For creating and adding cells.\\n  Node* createAndAddNode();  // Network cells.\\n  Node* createAndAddFillerNode(int left,\\n                               int bottom,\\n                               int width,\\n                               int height);  // Extras to block space.\\n\\n  // For creating and adding edges.\\n  Edge* createAndAddEdge();\\n\\n private:\\n  Pin* createAndAddPin();\\n\\n  std::vector<Edge*> edges_;  // The edges in the netlist...\\n  std::unordered_map<int, std::string> edgeNames_;  // Names of edges...\\n  std::vector<Node*> nodes_;  // The nodes in the netlist...\\n  std::unordered_map<int, std::string> nodeNames_;  // Names of nodes...\\n  std::vector<Pin*> pins_;  // The pins in the network...\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/network.h', 'file_path': 'src/dpo/src/network.h', 'file_name': 'network.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// File: orientation.h\\n////////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\nconst unsigned Orientation_UNKNOWN = 0x00000000;\\nconst unsigned Orientation_N = 0x00000001;\\nconst unsigned Orientation_S = 0x00000002;\\nconst unsigned Orientation_E = 0x00000004;\\nconst unsigned Orientation_W = 0x00000008;\\nconst unsigned Orientation_FN = 0x00000010;\\nconst unsigned Orientation_FS = 0x00000020;\\nconst unsigned Orientation_FE = 0x00000040;\\nconst unsigned Orientation_FW = 0x00000080;\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/orientation.h', 'file_path': 'src/dpo/src/orientation.h', 'file_name': 'orientation.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n#include <limits>\\n\\nnamespace dpo {\\n\\ntemplate <typename T>\\nclass Rectangle_b\\n{\\n public:\\n  Rectangle_b() { reset(); }\\n  Rectangle_b(T xmin, T ymin, T xmax, T ymax)\\n      : xmin_(xmin), ymin_(ymin), xmax_(xmax), ymax_(ymax)\\n  {\\n  }\\n  Rectangle_b(const Rectangle_b& rect)\\n      : xmin_(rect.xmin_),\\n        ymin_(rect.ymin_),\\n        xmax_(rect.xmax_),\\n        ymax_(rect.ymax_)\\n  {\\n  }\\n  Rectangle_b& operator=(const Rectangle_b& other)\\n  {\\n    if (this != &other) {\\n      xmin_ = other.xmin_;\\n      xmax_ = other.xmax_;\\n      ymin_ = other.ymin_;\\n      ymax_ = other.ymax_;\\n    }\\n    return *this;\\n  }\\n\\n  void reset()\\n  {\\n    xmin_ = std::numeric_limits<T>::max();\\n    ymin_ = std::numeric_limits<T>::max();\\n    xmax_ = std::numeric_limits<T>::lowest();\\n    ymax_ = std::numeric_limits<T>::lowest();\\n  }\\n\\n  void enlarge(const Rectangle_b& r)\\n  {\\n    xmin_ = (xmin_ > r.xmin_ ? r.xmin_ : xmin_);\\n    ymin_ = (ymin_ > r.ymin_ ? r.ymin_ : ymin_);\\n    xmax_ = (xmax_ < r.xmax_ ? r.xmax_ : xmax_);\\n    ymax_ = (ymax_ < r.ymax_ ? r.ymax_ : ymax_);\\n  }\\n  bool intersects(const Rectangle_b& r) const\\n  {\\n    return !(xmin_ > r.xmax_ || xmax_ < r.xmin_ || ymin_ > r.ymax_\\n             || ymax_ < r.ymin_);\\n  }\\n  bool is_overlap(T xmin, T ymin, T xmax, T ymax)\\n  {\\n    if (xmin >= xmax_) {\\n      return false;\\n    }\\n    if (xmax <= xmin_) {\\n      return false;\\n    }\\n    if (ymin >= ymax_) {\\n      return false;\\n    }\\n    if (ymax <= ymin_) {\\n      return false;\\n    }\\n    return true;\\n  }\\n\\n  bool contains(const Rectangle_b& r)\\n  {\\n    if (r.xmin_ >= xmin_ && r.xmax_ <= xmax_ && r.ymin_ >= ymin_\\n        && r.ymax_ <= ymax_) {\\n      return true;\\n    }\\n    return false;\\n  }\\n\\n  void addPt(T x, T y)\\n  {\\n    xmin_ = std::min(xmin_, x);\\n    xmax_ = std::max(xmax_, x);\\n    ymin_ = std::min(ymin_, y);\\n    ymax_ = std::max(ymax_, y);\\n  }\\n  T getCenterX() { return 0.5 * (xmax_ + xmin_); }\\n  T getCenterY() { return 0.5 * (ymax_ + ymin_); }\\n  T getWidth() { return xmax_ - xmin_; }\\n  T getHeight() { return ymax_ - ymin_; }\\n  void clear() { reset(); }', metadata={'source': 'src/dpo/src/rectangle.h', 'file_path': 'src/dpo/src/rectangle.h', 'file_name': 'rectangle.h', 'file_type': '.h'}),\n",
       " Document(page_content='T xmin() const { return xmin_; }\\n  T xmax() const { return xmax_; }\\n  T ymin() const { return ymin_; }\\n  T ymax() const { return ymax_; }\\n\\n  T area() const { return (xmax_ - xmin_) * (ymax_ - ymin_); }\\n\\n  void set_xmin(T val) { xmin_ = val; }\\n  void set_xmax(T val) { xmax_ = val; }\\n  void set_ymin(T val) { ymin_ = val; }\\n  void set_ymax(T val) { ymax_ = val; }\\n\\n private:\\n  T xmin_;\\n  T ymin_;\\n  T xmax_;\\n  T ymax_;\\n};\\n\\nusing Rectangle = Rectangle_b<double>;  // Legacy.\\n\\nusing Rectangle_d = Rectangle_b<double>;\\nusing Rectangle_i = Rectangle_b<int>;\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/rectangle.h', 'file_path': 'src/dpo/src/rectangle.h', 'file_name': 'rectangle.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n////////////////////////////////////////////////////////////////////////////////\\n#include <map>\\n#include <vector>\\n\\n#include \"rectangle.h\"\\n\\nnamespace dpo {\\nclass Node;\\n}\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\nclass RoutingParams\\n{\\n public:\\n  class EdgeAdjust\\n  {\\n   public:\\n    int irow_ = -1;\\n    int icol_ = -1;\\n    int ilayer_ = -1;\\n    int jrow_ = -1;\\n    int jcol_ = -1;\\n    int jlayer_ = -1;\\n    double rcap_ = 0.0;\\n\\n    EdgeAdjust() = default;\\n\\n    EdgeAdjust(int irow,\\n               int icol,\\n               int ilayer,\\n               int jrow,\\n               int jcol,\\n               int jlayer,\\n               double rcap)\\n    {\\n      init(irow, icol, ilayer, jrow, jcol, jlayer, rcap);\\n    }\\n    EdgeAdjust(const EdgeAdjust& other)\\n    {\\n      init(other.irow_,\\n           other.icol_,\\n           other.ilayer_,\\n           other.jrow_,\\n           other.jcol_,\\n           other.jlayer_,\\n           other.rcap_);\\n    }\\n    EdgeAdjust& operator=(const EdgeAdjust& other)\\n    {\\n      if (this != &other) {\\n        init(other.irow_,\\n             other.icol_,\\n             other.ilayer_,\\n             other.jrow_,\\n             other.jcol_,\\n             other.jlayer_,\\n             other.rcap_);\\n      }\\n      return *this;\\n    }\\n\\n    void init(int irow,\\n              int icol,\\n              int ilayer,\\n              int jrow,\\n              int jcol,\\n              int jlayer,\\n              double rcap)\\n    {\\n      irow_ = irow;\\n      icol_ = icol;\\n      ilayer_ = ilayer;\\n      jrow_ = jrow;\\n      jcol_ = jcol;\\n      jlayer_ = jlayer;\\n      rcap_ = rcap;\\n    }\\n  };\\n\\n public:\\n  RoutingParams()\\n  {\\n    v_capacity_.clear();\\n    h_capacity_.clear();\\n    wire_width_.clear();\\n    wire_spacing_.clear();\\n    via_spacing_.clear();\\n\\n    edge_adjusts_.clear();\\n  }\\n\\n  void postProcess();', metadata={'source': 'src/dpo/src/router.h', 'file_path': 'src/dpo/src/router.h', 'file_name': 'router.h', 'file_type': '.h'}),\n",
       " Document(page_content='edge_adjusts_.clear();\\n  }\\n\\n  void postProcess();\\n\\n  // Get spacing between two objects.\\n  double get_spacing(int layer,\\n                     double xmin1,\\n                     double xmax1,\\n                     double ymin1,\\n                     double ymax1,\\n                     double xmin2,\\n                     double xmax2,\\n                     double ymin2,\\n                     double ymax2);\\n  double get_spacing(int layer, double width, double parallel);\\n  double get_maximum_spacing(int layer);\\n\\n public:\\n  int grid_x_ = 0;\\n  int grid_y_ = 0;\\n  int num_layers_ = 0;\\n\\n  int default_layer_ = 1;\\n\\n  double origin_x_ = 0;\\n  double origin_y_ = 0;\\n\\n  std::vector<double> v_capacity_;\\n  std::vector<double> h_capacity_;\\n  std::vector<double> wire_width_;\\n  std::vector<double> wire_spacing_;\\n  std::vector<double> via_spacing_;\\n  std::vector<int> layer_dir_;\\n\\n  double tile_size_x_ = 0;\\n  double tile_size_y_ = 0;\\n\\n  double blockage_porosity_ = 0;\\n\\n  int num_ni_terminals_ = 0;\\n  int num_route_blockages_ = 0;\\n\\n  // Stuff for edge adjustements (ICCAD12).\\n  int num_edge_adjusts_ = 0;\\n  std::vector<EdgeAdjust> edge_adjusts_;\\n\\n  // Map for routing blockages...  We have the name of the node and a vector of\\n  // layers with which it interferes...\\n  std::map<Node*, std::vector<unsigned>*> blockage_;\\n\\n  // Other blockages which are simply specified by rectangles on a layer...\\n  std::vector<std::vector<Rectangle>> layerBlockages_;\\n\\n  // Added to get information from LEF/DEF...\\n  double Xlowerbound_ = 0;\\n  double Xupperbound_ = 0;\\n  double Ylowerbound_ = 0;\\n  double Yupperbound_ = 0;\\n  double XpitchGcd_ = 0;\\n  double YpitchGcd_ = 0;\\n  int hasObs_ = 0;\\n  std::vector<std::vector<std::vector<unsigned>>> obs_;\\n\\n  // Stuff for routing rules...  These vectors should all be the same length...\\n  int numRules_ = 0;\\n  std::vector<std::vector<double>> ruleWidths_;\\n  std::vector<std::vector<double>> ruleSpacings_;\\n\\n  // Stuff for spacing tables...  Only one spacing table per layer...\\n  std::vector<std::vector<double>> spacingTableWidth_;\\n  std::vector<std::vector<double>> spacingTableLength_;\\n  std::vector<std::vector<std::vector<double>>> spacingTable_;\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/router.h', 'file_path': 'src/dpo/src/router.h', 'file_name': 'router.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// File: symmetry.h\\n////////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\nnamespace dpo {\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\nconst unsigned Symmetry_UNKNOWN = 0x00000000;\\nconst unsigned Symmetry_X = 0x00000001;\\nconst unsigned Symmetry_Y = 0x00000002;\\nconst unsigned Symmetry_ROT90 = 0x00000004;\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/symmetry.h', 'file_path': 'src/dpo/src/symmetry.h', 'file_name': 'symmetry.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2021, Andrew Kennings\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// File: utility.h\\n////////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Includes.\\n////////////////////////////////////////////////////////////////////////////////\\n#include <boost/random/mersenne_twister.hpp>\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Forward declarations.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Defines.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Typedefs.\\n////////////////////////////////////////////////////////////////////////////////\\nusing Placer_RNG = boost::mt19937;\\n\\nnamespace dpo {\\nclass Edge;\\nclass Network;\\n\\n////////////////////////////////////////////////////////////////////////////////\\n// Classes.\\n////////////////////////////////////////////////////////////////////////////////\\nclass Utility\\n{\\n public:\\n  template <class RandomAccessIter>\\n  static void random_shuffle(RandomAccessIter first,\\n                             RandomAccessIter last,\\n                             Placer_RNG* rng)\\n  {\\n    // This function implements the random_shuffle code from the STL, but\\n    // uses our Boost-based random number generator to get much better\\n    // random permutations.\\n\\n    if (first == last) {\\n      return;\\n    }\\n    for (RandomAccessIter i = first + 1; i != last; ++i) {\\n      auto randnum = ((*rng)()) % (i - first + 1);\\n      std::iter_swap(i, first + randnum);\\n    }\\n  }\\n\\n  static double disp_l1(Network* nw, double& tot, double& max, double& avg);\\n\\n  static double hpwl(const Network* nw);\\n  static double hpwl(const Network* nw, double& hpwlx, double& hpwly);\\n  static double hpwl(const Edge* ed);\\n  static double hpwl(const Edge*, double& hpwlx, double& hpwly);\\n};\\n\\n}  // namespace dpo', metadata={'source': 'src/dpo/src/utility.h', 'file_path': 'src/dpo/src/utility.h', 'file_name': 'utility.h', 'file_type': '.h'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"aes.def\")\\n\\ndesign.getOptdp().improvePlacement(1, 0, 0)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"aes.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"aes.defok\", def_file)', metadata={'source': 'src/dpo/test/aes.py', 'file_path': 'src/dpo/test/aes.py', 'file_name': 'aes.py', 'file_type': '.py'}),\n",
       " Document(page_content='# aes (low utilization)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def aes.def\\nimprove_placement\\ncheck_placement\\n\\nset def_file [make_result_file aes.def]\\nwrite_def $def_file\\ndiff_file aes.defok $def_file', metadata={'source': 'src/dpo/test/aes.tcl', 'file_path': 'src/dpo/test/aes.tcl', 'file_name': 'aes.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"gcd.def\")\\n\\ndesign.getOptdp().improvePlacement(1, 0, 0)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"gcd.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"gcd.defok\", def_file)', metadata={'source': 'src/dpo/test/gcd.py', 'file_path': 'src/dpo/test/gcd.py', 'file_name': 'gcd.py', 'file_type': '.py'}),\n",
       " Document(page_content='# gcd (low utilization)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def gcd.def\\nimprove_placement\\ncheck_placement\\n\\nset def_file [make_result_file gcd.def]\\nwrite_def $def_file\\ndiff_file gcd.defok $def_file', metadata={'source': 'src/dpo/test/gcd.tcl', 'file_path': 'src/dpo/test/gcd.tcl', 'file_name': 'gcd.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def gcd_no_one_site_gaps.def\\nimprove_placement -disallow_one_site_gaps\\ncheck_placement -verbose -disallow_one_site_gaps\\n\\nset def_file [make_result_file gcd_no_one_site_gaps.def]\\nwrite_def $def_file\\ndiff_file gcd_no_one_site_gaps.defok $def_file', metadata={'source': 'src/dpo/test/gcd_no_one_site_gaps.tcl', 'file_path': 'src/dpo/test/gcd_no_one_site_gaps.tcl', 'file_name': 'gcd_no_one_site_gaps.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import odb\\nimport os\\nimport utl\\n\\ndef make_rect(design, xl, yl, xh, yh):\\n    xl = design.micronToDBU(xl)\\n    yl = design.micronToDBU(yl)\\n    xh = design.micronToDBU(xh)\\n    yh = design.micronToDBU(yh)\\n    return odb.Rect(xl, yl, xh, yh)\\n\\ndef make_result_file(filename):\\n    result_dir = os.path.join(os.getcwd(), \\'results\\')\\n    if not os.path.exists(result_dir):\\n        os.mkdir(result_dir)\\n\\n    root_ext = os.path.splitext(filename)\\n    filename = \"{}-py{}\".format(*root_ext)\\n    return os.path.join(result_dir, filename)\\n\\ndef diff_files(file1, file2):\\n    with open(file1, \\'r\\') as f:\\n        lines1 = f.readlines()\\n\\n    with open(file2, \\'r\\') as f:\\n        lines2 = f.readlines()\\n\\n    num_lines1 = len(lines1)\\n    num_lines2 = len(lines2)\\n    for i in range(min(num_lines1, num_lines2)):\\n        if lines1[i] != lines2[i]:\\n            utl.report(f\"Differences found at line {i+1}.\")\\n            utl.report(lines1[i][:-1])\\n            utl.report(lines2[i][:-1])\\n            return 1\\n\\n    if num_lines1 != num_lines2:\\n        utl.report(f\"Number of lines differs {num_lines1} vs {num_lines2}.\")\\n        return 1\\n\\n    utl.report(\"No differences found.\")\\n    return 0\\n\\n# Output voltage file is specified as ...\\nutl.suppress_message(utl.PSM, 2)\\n# Output current file specified ...\\nutl.suppress_message(utl.PSM, 3)\\n# Error file is specified as ...\\nutl.suppress_message(utl.PSM, 83)\\n# Output spice file is specified as\\nutl.suppress_message(utl.PSM, 5)\\n# SPICE file is written at\\nutl.suppress_message(utl.PSM, 6)\\n# Reading DEF file\\nutl.suppress_message(utl.ODB, 127)\\n# Finished DEF file\\nutl.suppress_message(utl.ODB, 134)\\n\\n# suppress PPL info messages\\nutl.suppress_message(utl.PPL, 41)\\nutl.suppress_message(utl.PPL, 48)\\nutl.suppress_message(utl.PPL, 49)\\nutl.suppress_message(utl.PPL, 60)\\n\\n# suppress tap info messages\\nutl.suppress_message(utl.TAP, 100)\\nutl.suppress_message(utl.TAP, 101)\\n\\n\\n# suppress par messages with runtime\\nutl.suppress_message(utl.PAR, 1)\\nutl.suppress_message(utl.PAR, 30)\\nutl.suppress_message(utl.PAR, 109)\\nutl.suppress_message(utl.PAR, 110)', metadata={'source': 'src/dpo/test/helpers.py', 'file_path': 'src/dpo/test/helpers.py', 'file_name': 'helpers.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/dpo/test/helpers.tcl', 'file_path': 'src/dpo/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/dpo/test/helpers.tcl', 'file_path': 'src/dpo/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"ibex.def\")\\n\\ndesign.getOptdp().improvePlacement(1, 0, 0)\\ndesign.getOpendp().checkPlacement(False)\\n\\ndef_file = helpers.make_result_file(\"ibex.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"ibex.defok\", def_file)', metadata={'source': 'src/dpo/test/ibex.py', 'file_path': 'src/dpo/test/ibex.py', 'file_name': 'ibex.py', 'file_type': '.py'}),\n",
       " Document(page_content='# ibex (low utilization)\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def ibex.def\\nimprove_placement\\ncheck_placement\\n\\nset def_file [make_result_file ibex.def]\\nwrite_def $def_file\\ndiff_file $def_file ibex.defok', metadata={'source': 'src/dpo/test/ibex.tcl', 'file_path': 'src/dpo/test/ibex.tcl', 'file_name': 'ibex.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_lef Nangate45/fake_macros.lef\\nread_def multi_height1.def\\nimprove_placement\\ncheck_placement\\n\\nset def_file [make_result_file multi_height1.def]\\nwrite_def $def_file\\ndiff_file $def_file multi_height1.defok', metadata={'source': 'src/dpo/test/multi_height1.tcl', 'file_path': 'src/dpo/test/multi_height1.tcl', 'file_name': 'multi_height1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# regions1\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def regions1.def\\nimprove_placement\\ncheck_placement\\n\\nset def_file [make_result_file regions1.def]\\nwrite_def $def_file\\ndiff_file $def_file regions1.defok', metadata={'source': 'src/dpo/test/regions1.tcl', 'file_path': 'src/dpo/test/regions1.tcl', 'file_name': 'regions1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# regions1\\nsource \"helpers.tcl\"\\nread_lef Nangate45/Nangate45.lef\\nread_def regions2.def\\nimprove_placement\\ncheck_placement\\n\\nset def_file [make_result_file regions2.def]\\nwrite_def $def_file\\ndiff_file $def_file regions2.defok', metadata={'source': 'src/dpo/test/regions2.tcl', 'file_path': 'src/dpo/test/regions2.tcl', 'file_name': 'regions2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='record_tests {\\n    aes\\n    gcd\\n    ibex\\n    multi_height1\\n    gcd_no_one_site_gaps\\n    regions1\\n    regions2\\n}', metadata={'source': 'src/dpo/test/regression_tests.tcl', 'file_path': 'src/dpo/test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Documentation for distributed detailed routing with Kubernetes and Google cloud.\\n\\nIn this tutorial, we introduce how to use distributed detailed routing with a Kubernetes cluster. We will be using a cluster running in google cloud, but the process is similar to using any Kubernetes cluster.\\n\\n\\n## General System Design\\n\\n\\n\\n\\n![alt_text](gsd.jpg \"System Components\")\\n\\n\\nThe Diagram above shows four main components to run distributed routing:\\n\\n* The leader: responsible for orchestrating the detailed routing process through creating the routing jobs that the workers need to handle and aggregating the routed chunks.\\n* The load balancer: the leader sends the needed jobs to the load balancer which is responsible for balancing the jobs fairly among the workers and handle failed ones.\\n* The workers: are the components that actually do the detailed routing for the jobs assigned by the leader through the balancer.\\n* Network File System (NFS): has a shared directory accessible by all the other components of the system allowing them to exchange routing data.\\n\\n \\n\\n\\n## Setting up the cluster on Google Cloud\\n\\n![alt_text](create_cluster.gif \"Creating a cluster\")\\n\\n* Sign in to your Google cloud console dashboard.\\n* At the top left, select the navigation menu represented by the three lines icon.\\n* Click Kubernetes Engine from the menu. \\n* Click the Create icon at the top.\\n* From the pop-up, select Configure for a GKE standard.\\n* Select the Cluster basics section from the leftside menu, then:\\n    * Choose the name of the cluster. \\n    * Choose the location type as zonal and select the appropriate zone[^1].\\n\\n\\n* Under the default-pool section from the leftside menu select Nodes, then:\\n    * You can configure the type of the machine that your Kuberenets pods would be running on. It is worth noting that a pod (worker/balancer) can acquire a number of CPUs  &lt;= the number of cpus available in the machine selected at this stage. This also applies for the memory.\\n* This is all what we need, now click Create at the bottom of the page.\\n* As the cluster is being created, we move on to setting up a shared folder on a NFS.\\n\\n\\n## Setting up a shared folder in a Network File System (NFS)\\n\\nA shared folder on a NFS is used to share routing updates between the leader and the workers. There are multiple tutorials for setting up a network shared folder; the link below shows how to create such folder. Two things to consider at this step:\\n\\n\\n\\n1. The IP of the NFS server must be kept to be used in further steps.\\n2. The folder will be mounted to the leaders machine. Mounting is also explained in the tutorial.\\n3. The machine should be in the same zone of the cluster[^1].\\n\\n[https://www.digitalocean.com/community/tutorials/how-to-set-up-an-nfs-mount-on-ubuntu-20-04](https://www.digitalocean.com/community/tutorials/how-to-set-up-an-nfs-mount-on-ubuntu-20-04)\\n\\n**N.B:** Since we are using google cloud, we set up our shared folder on a VM instance and record its internal IP to be used in later steps. \\n\\n\\n## Configuring the cluster\\n\\nIn the first step, we created a cluster on Google cloud. In this step we connect to this cluster and configure it.\\n\\n![alt_text](connect_to_cluster.gif \"Connecting to cluster\")\\n\\n1. Go to your google cloud console.\\n\\n2. On the top right to the left of the notification icon, click the Activate cloud shell icon. \\n\\n3. Right above the terminal on the right, click the Open editor button and wait for it to load.\\n\\n3. When it is done loading use the following command to autogenerate the kubeconfig that will allow you to access your cluster using kubectl commands: \\n\\n       gcloud container clusters get-credentials <cluster name> --zone <cluster zone>\\n\\n5. Now your cluster is connected to your Google cloud CLI.\\n\\n4. The file [k8s-drt.yaml](../test/Distributed/k8s-drt.yaml) is an example configuration file. **However**, you need to replace *${SHARED_FOLDER_PATH}* and *${NFS_SERVER_IP}* with the actual values.\\n\\n\\n### Explaining configuration file:', metadata={'source': 'src/drt/doc/Distributed.md', 'file_path': 'src/drt/doc/Distributed.md', 'file_name': 'Distributed.md', 'file_type': '.md'}),\n",
       " Document(page_content='### Explaining configuration file:\\n\\n* Every section of the configuration file is separated by --- \\n* The first section of the file is a service with the name workers, this service is responsible for creating the domain name for the auto discovery of the workers by the loadbalancer node. The domain name is the exact same name of the service, in this case workers. Furthermore, the port of the domain server is the same as the port of the service, in this case 1111.\\n* The second section of the configuration creates a StatefulSet of workers. This section has many important configurations listed below:\\n    1. The value of replicas under spec represents the number of workers that will be created in the cluster.\\n    2. The value of serviceName under spec must match the value of the service name in the first section.\\n    3.  Under spec / template / spec / containers:\\n        1. image must have the value of openroad docker image directory on docker hub.\\n        2. Under command, you can find two commands, the first runs openroad. The second runs the tcl file in the shared directory. Its necessary to change the directory to match your shared folder directory.\\n        3. Under volumeMounts, the value of mountPath must match the path of the shared directory.\\n        4. Under env for the value under the name: MY_POD_CPU determines the thread count that openroad will be using.\\n        5. Under resources / requests the value of cpu determines the number of cpus assigned to the worker pod. Note that this value should at least match the number provide for the thread count. Further, this value must not exceed the maximum number of cpus of the machines used for the cluster.\\n        6. Under lifecycle / preStop / exec / command you should change the directory of the shared folder to match yours.\\n    4. Under volumes / nfs:\\n        7. The value of server must match the value of the IP of the machine that has your NFS. Since we are making the tutorial for google cloud, we use the internal IP of the NFS machine. \\n        8. For the value of path, change the directory of the shared folder to match yours.\\n* The third section of the configuration file creates the pod that runs the loadbalancer. The configuration of this section is very similar to what is explained for the second section; therefore, no further explanation is needed.\\n* The fourth section creates the service that connects the pods with the distributed routing leader. The important value in this section is nodePort under spec / ports. This value should be kept to be used later in the leader TCL file. \\n* After editing the file, run the following command in Google cloud console terminal:\\n\\n    ```\\n    kubectl apply -f k8s-drt.yaml\\n    ```\\n\\n### Communicating with the cluster\\n\\nFor the leader to communicate with the cluster, we need to supply:\\n\\n1. The value of the nodePort as discussed in the configuration file section.\\n2. The IP of any of the virtual machines that carries the workers. The easiest method to obtain that is to enter the following command in the Google cloud console shell:\\n\\n    ```\\n    kubectl get pods -o wide\\n    ```\\n    The output will carry the IPs of all the up workers and the balancer. Get any of the IPs of the workers and keep it for the next step.\\n\\n## Leader TCL file\\n\\nAn example of the leader tcl file could found at this [link](../test/Distributed/example_leader.tcl). The important parameters to change are the following in the detailed_route command:\\n\\n* remote_host: the IP that you obtained in the previous section.\\n* remote_port: the value of the nodePort from the previous section.\\n* cloud_size: the number of workers as been determined in the yaml script.\\n* shared_volume: the mount path of the nfs shared folder in the leader machine.', metadata={'source': 'src/drt/doc/Distributed.md', 'file_path': 'src/drt/doc/Distributed.md', 'file_name': 'Distributed.md', 'file_type': '.md'}),\n",
       " Document(page_content='**N.B:** It is important to make sure that the leader is the last node in the system to run. You can check that the Kubernetes nodes are all running using the following command in the Google cloud terminal:\\n\\n```\\nkubectl get pods\\n```\\n\\nThe output will contain all the pods with their status. Make sure that they are all running.\\n\\n\\n## Notes\\n\\n<!-- . -->\\n\\n[^1]: It is important to note that in this tutorial, we make the router leader, the shared NFS folder, and the cluster all use the same zone on google cloud.', metadata={'source': 'src/drt/doc/Distributed.md', 'file_path': 'src/drt/doc/Distributed.md', 'file_name': 'Distributed.md', 'file_type': '.md'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2022, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"DesignCallBack.h\"\\n\\n#include \"frDesign.h\"\\n#include \"triton_route/TritonRoute.h\"\\nusing namespace fr;\\n\\nstatic inline int defdist(odb::dbBlock* block, int x)\\n{\\n  return x * (double) block->getDefUnits()\\n         / (double) block->getDbUnitsPerMicron();\\n}\\n\\nvoid DesignCallBack::inDbPostMoveInst(odb::dbInst* db_inst)\\n{\\n  auto design = router_->getDesign();\\n  if (design != nullptr && design->getTopBlock() != nullptr) {\\n    auto inst = design->getTopBlock()->getInst(db_inst->getName());\\n    if (inst == nullptr)\\n      return;\\n    if (design->getRegionQuery() != nullptr)\\n      design->getRegionQuery()->removeBlockObj(inst);\\n    int x, y;\\n    db_inst->getLocation(x, y);\\n    auto block = db_inst->getBlock();\\n    x = defdist(block, x);\\n    y = defdist(block, y);\\n    inst->setOrigin({x, y});\\n    inst->setOrient(db_inst->getOrient());\\n    if (design->getRegionQuery() != nullptr)\\n      design->getRegionQuery()->addBlockObj(inst);\\n  }\\n}\\n\\nvoid DesignCallBack::inDbInstDestroy(odb::dbInst* db_inst)\\n{\\n  auto design = router_->getDesign();\\n  if (design != nullptr && design->getTopBlock() != nullptr) {\\n    auto inst = design->getTopBlock()->getInst(db_inst->getName());\\n    if (inst == nullptr)\\n      return;\\n    if (design->getRegionQuery() != nullptr)\\n      design->getRegionQuery()->removeBlockObj(inst);\\n    design->getTopBlock()->removeInst(inst);\\n  }\\n}', metadata={'source': 'src/drt/src/DesignCallBack.cpp', 'file_path': 'src/drt/src/DesignCallBack.cpp', 'file_name': 'DesignCallBack.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2022, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"odb/db.h\"\\n#include \"odb/dbBlockCallBackObj.h\"\\nnamespace triton_route {\\nclass TritonRoute;\\n}\\nnamespace fr {\\nclass DesignCallBack : public odb::dbBlockCallBackObj\\n{\\n public:\\n  DesignCallBack(triton_route::TritonRoute* router) : router_(router) {}\\n  void inDbPostMoveInst(odb::dbInst* inst) override;\\n  void inDbInstDestroy(odb::dbInst* inst) override;\\n\\n private:\\n  triton_route::TritonRoute* router_;\\n};\\n}  // namespace fr', metadata={'source': 'src/drt/src/DesignCallBack.h', 'file_path': 'src/drt/src/DesignCallBack.h', 'file_name': 'DesignCallBack.h', 'file_type': '.h'}),\n",
       " Document(page_content='////////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n////////////////////////////////////////////////////////////////////////////////\\n\\n#include \"triton_route/MakeTritonRoute.h\"\\n\\n#include \"ord/OpenRoad.hh\"\\n#include \"triton_route/TritonRoute.h\"\\n\\nnamespace ord {\\n\\ntriton_route::TritonRoute* makeTritonRoute()\\n{\\n  return new triton_route::TritonRoute();\\n}\\n\\nvoid deleteTritonRoute(triton_route::TritonRoute* router)\\n{\\n  delete router;\\n}\\n\\nvoid initTritonRoute(OpenRoad* openroad)\\n{\\n  openroad->getTritonRoute()->init(openroad->tclInterp(),\\n                                   openroad->getDb(),\\n                                   openroad->getLogger(),\\n                                   openroad->getDistributed(),\\n                                   openroad->getSteinerTreeBuilder());\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/drt/src/MakeTritonRoute.cpp', 'file_path': 'src/drt/src/MakeTritonRoute.cpp', 'file_name': 'MakeTritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%{\\n\\n#include \"ord/OpenRoad.hh\"\\n#include \"triton_route/TritonRoute.h\"\\n#include \"utl/Logger.h\"\\n%}\\n\\n%include <std_string.i>\\n%include \"../../Exception-py.i\"\\n%include \"triton_route/TritonRoute.h\"', metadata={'source': 'src/drt/src/TritonRoute-py.i', 'file_path': 'src/drt/src/TritonRoute-py.i', 'file_name': 'TritonRoute-py.i', 'file_type': '.i'}),\n",
       " Document(page_content='/* Authors: Lutong Wang and Bangqi Xu */\\n/*\\n * Copyright (c) 2019, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"triton_route/TritonRoute.h\"\\n\\n#include <boost/asio/post.hpp>\\n#include <boost/bind/bind.hpp>\\n#include <fstream>\\n#include <iostream>\\n\\n#include \"DesignCallBack.h\"\\n#include \"db/tech/frTechObject.h\"\\n#include \"distributed/PinAccessJobDescription.h\"\\n#include \"distributed/RoutingCallBack.h\"\\n#include \"distributed/drUpdate.h\"\\n#include \"distributed/frArchive.h\"\\n#include \"dr/FlexDR.h\"\\n#include \"dr/FlexDR_graphics.h\"\\n#include \"dst/Distributed.h\"\\n#include \"frDesign.h\"\\n#include \"frProfileTask.h\"\\n#include \"gc/FlexGC.h\"\\n#include \"global.h\"\\n#include \"gr/FlexGR.h\"\\n#include \"gui/gui.h\"\\n#include \"io/io.h\"\\n#include \"odb/dbShape.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"pa/FlexPA.h\"\\n#include \"rp/FlexRP.h\"\\n#include \"serialization.h\"\\n#include \"sta/StaMain.hh\"\\n#include \"stt/SteinerTreeBuilder.h\"\\n#include \"ta/FlexTA.h\"\\nusing namespace std;\\nusing namespace fr;\\nusing namespace triton_route;\\n\\nnamespace sta {\\n// Tcl files encoded into strings.\\nextern const char* drt_tcl_inits[];\\n}  // namespace sta\\n\\nextern \"C\" {\\nextern int Drt_Init(Tcl_Interp* interp);\\n}\\n\\nTritonRoute::TritonRoute()\\n    : debug_(std::make_unique<frDebugSettings>()),\\n      db_callback_(std::make_unique<DesignCallBack>(this)),\\n      db_(nullptr),\\n      logger_(nullptr),\\n      stt_builder_(nullptr),\\n      num_drvs_(-1),\\n      gui_(gui::Gui::get()),\\n      dist_(nullptr),\\n      distributed_(false),\\n      dist_port_(0),\\n      results_sz_(0),\\n      cloud_sz_(0),\\n      dist_pool_(1)\\n{\\n}\\n\\nTritonRoute::~TritonRoute()\\n{\\n}\\n\\nvoid TritonRoute::setDebugDR(bool on)\\n{\\n  debug_->debugDR = on;\\n}\\n\\nvoid TritonRoute::setDebugDumpDR(bool on, const std::string& dumpDir)\\n{\\n  debug_->debugDumpDR = on;\\n  debug_->dumpDir = dumpDir;\\n}\\n\\nvoid TritonRoute::setDebugMaze(bool on)\\n{\\n  debug_->debugMaze = on;\\n}\\n\\nvoid TritonRoute::setDebugPA(bool on)\\n{\\n  debug_->debugPA = on;\\n}\\n\\nvoid TritonRoute::setDebugTA(bool on)\\n{\\n  debug_->debugTA = on;\\n}\\n\\nvoid TritonRoute::setDistributed(bool on)\\n{\\n  distributed_ = on;\\n}\\n\\nvoid TritonRoute::setDebugWriteNetTracks(bool on)\\n{\\n  debug_->writeNetTracks = on;\\n}\\n\\nvoid TritonRoute::setWorkerIpPort(const char* ip, unsigned short port)\\n{\\n  dist_ip_ = ip;\\n  dist_port_ = port;\\n}\\n\\nvoid TritonRoute::setSharedVolume(const std::string& vol)\\n{\\n  shared_volume_ = vol;\\n  if (!shared_volume_.empty() && shared_volume_.back() != \\'/\\') {\\n    shared_volume_ += \\'/\\';\\n  }\\n}', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TritonRoute::setSharedVolume(const std::string& vol)\\n{\\n  shared_volume_ = vol;\\n  if (!shared_volume_.empty() && shared_volume_.back() != \\'/\\') {\\n    shared_volume_ += \\'/\\';\\n  }\\n}\\n\\nvoid TritonRoute::setDebugNetName(const char* name)\\n{\\n  debug_->netName = name;\\n}\\n\\nvoid TritonRoute::setDebugPinName(const char* name)\\n{\\n  debug_->pinName = name;\\n}\\n\\nvoid TritonRoute::setDebugWorker(int x, int y)\\n{\\n  debug_->x = x;\\n  debug_->y = y;\\n}\\n\\nvoid TritonRoute::setDebugIter(int iter)\\n{\\n  debug_->iter = iter;\\n}\\n\\nvoid TritonRoute::setDebugPaMarkers(bool on)\\n{\\n  debug_->paMarkers = on;\\n}\\n\\nvoid TritonRoute::setDebugPaEdge(bool on)\\n{\\n  debug_->paEdge = on;\\n}\\n\\nvoid TritonRoute::setDebugPaCommit(bool on)\\n{\\n  debug_->paCommit = on;\\n}\\n\\nRipUpMode getMode(int ripupMode)\\n{\\n  switch (ripupMode) {\\n    case 0:\\n      return RipUpMode::DRC;\\n    case 1:\\n      return RipUpMode::ALL;\\n    default:\\n      return RipUpMode::NEARDRC;\\n  }\\n}\\n\\nvoid TritonRoute::setDebugWorkerParams(int mazeEndIter,\\n                                       int drcCost,\\n                                       int markerCost,\\n                                       int fixedShapeCost,\\n                                       float markerDecay,\\n                                       int ripupMode,\\n                                       int followGuide)\\n{\\n  debug_->mazeEndIter = mazeEndIter;\\n  debug_->drcCost = drcCost;\\n  debug_->markerCost = markerCost;\\n  debug_->fixedShapeCost = fixedShapeCost;\\n  debug_->markerDecay = markerDecay;\\n  debug_->ripupMode = ripupMode;\\n  debug_->followGuide = followGuide;\\n}\\n\\nint TritonRoute::getNumDRVs() const\\n{\\n  if (num_drvs_ < 0) {\\n    logger_->error(DRT, 2, \"Detailed routing has not been run yet.\");\\n  }\\n  return num_drvs_;\\n}\\n\\nstd::string TritonRoute::runDRWorker(const std::string& workerStr,\\n                                     FlexDRViaData* viaData)\\n{\\n  bool on = debug_->debugDR;\\n  std::unique_ptr<FlexDRGraphics> graphics_\\n      = on && FlexDRGraphics::guiActive() ? std::make_unique<FlexDRGraphics>(\\n            debug_.get(), design_.get(), db_, logger_)\\n                                          : nullptr;\\n  auto worker\\n      = FlexDRWorker::load(workerStr, logger_, design_.get(), graphics_.get());\\n  worker->setViaData(viaData);\\n  worker->setSharedVolume(shared_volume_);\\n  worker->setDebugSettings(debug_.get());\\n  if (graphics_)\\n    graphics_->startIter(worker->getDRIter());\\n  std::string result = worker->reloadedMain();\\n  return result;\\n}\\n\\nvoid TritonRoute::debugSingleWorker(const std::string& dumpDir,\\n                                    const std::string& drcRpt)\\n{\\n  bool on = debug_->debugDR;\\n  FlexDRViaData viaData;\\n  std::ifstream viaDataFile(fmt::format(\"{}/viadata.bin\", dumpDir),\\n                            std::ios::binary);\\n  frIArchive ar(viaDataFile);\\n  ar >> viaData;', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='std::unique_ptr<FlexDRGraphics> graphics_\\n      = on && FlexDRGraphics::guiActive() ? std::make_unique<FlexDRGraphics>(\\n            debug_.get(), design_.get(), db_, logger_)\\n                                          : nullptr;\\n  std::ifstream workerFile(fmt::format(\"{}/worker.bin\", dumpDir),\\n                           std::ios::binary);\\n  std::string workerStr((std::istreambuf_iterator<char>(workerFile)),\\n                        std::istreambuf_iterator<char>());\\n  workerFile.close();\\n  auto worker\\n      = FlexDRWorker::load(workerStr, logger_, design_.get(), graphics_.get());\\n  if (debug_->mazeEndIter != -1)\\n    worker->setMazeEndIter(debug_->mazeEndIter);\\n  if (debug_->markerCost != -1)\\n    worker->setMarkerCost(debug_->markerCost);\\n  if (debug_->drcCost != -1)\\n    worker->setDrcCost(debug_->drcCost);\\n  if (debug_->fixedShapeCost != -1)\\n    worker->setFixedShapeCost(debug_->fixedShapeCost);\\n  if (debug_->markerDecay != -1)\\n    worker->setMarkerDecay(debug_->markerDecay);\\n  if (debug_->ripupMode != -1) {\\n    worker->setRipupMode(getMode(debug_->ripupMode));\\n  }\\n  if (debug_->followGuide != -1)\\n    worker->setFollowGuide((debug_->followGuide == 1));\\n  worker->setSharedVolume(shared_volume_);\\n  worker->setDebugSettings(debug_.get());\\n  worker->setViaData(&viaData);\\n  if (graphics_)\\n    graphics_->startIter(worker->getDRIter());\\n  std::string result = worker->reloadedMain();\\n  bool updated = worker->end(design_.get());\\n  debugPrint(logger_,\\n             utl::DRT,\\n             \"autotuner\",\\n             1,\\n             \"End number of markers {}. Updated={}\",\\n             worker->getBestNumMarkers(),\\n             updated);\\n  if (updated && !drcRpt.empty())\\n    reportDRC(\\n        drcRpt, design_->getTopBlock()->getMarkers(), worker->getDrcBox());\\n}\\n\\nvoid TritonRoute::updateGlobals(const char* file_name)\\n{\\n  std::ifstream file(file_name);\\n  if (!file.good())\\n    return;\\n  frIArchive ar(file);\\n  registerTypes(ar);\\n  serializeGlobals(ar);\\n  file.close();\\n}\\n\\nvoid TritonRoute::resetDb(const char* file_name)\\n{\\n  design_ = std::make_unique<frDesign>(logger_);\\n  ord::OpenRoad::openRoad()->readDb(file_name);\\n  initDesign();\\n  if (!db_->getChip()->getBlock()->getAccessPoints().empty()) {\\n    initGuide();\\n    prep();\\n    design_->getRegionQuery()->initDRObj();\\n  }\\n}\\n\\nvoid TritonRoute::clearDesign()\\n{\\n  design_ = std::make_unique<frDesign>(logger_);\\n}\\n\\nstatic void deserializeUpdate(frDesign* design,\\n                              const std::string& updateStr,\\n                              std::vector<drUpdate>& updates)\\n{\\n  std::ifstream file(updateStr.c_str());\\n  frIArchive ar(file);\\n  ar.setDesign(design);\\n  registerTypes(ar);\\n  ar >> updates;\\n  file.close();\\n}\\n\\nstatic void deserializeUpdates(frDesign* design,\\n                               const std::string& updateStr,\\n                               std::vector<std::vector<drUpdate>>& updates)\\n{\\n  std::ifstream file(updateStr.c_str());\\n  frIArchive ar(file);\\n  ar.setDesign(design);\\n  registerTypes(ar);\\n  ar >> updates;\\n  file.close();\\n}\\n\\nvoid TritonRoute::updateDesign(const std::vector<std::string>& updatesStrs)\\n{\\n  omp_set_num_threads(ord::OpenRoad::openRoad()->getThreadCount());\\n  std::vector<std::vector<drUpdate>> updates(updatesStrs.size());\\n#pragma omp parallel for schedule(dynamic)\\n  for (int i = 0; i < updatesStrs.size(); i++) {\\n    deserializeUpdate(design_.get(), updatesStrs.at(i), updates[i]);\\n  }\\n  applyUpdates(updates);\\n}\\n\\nvoid TritonRoute::updateDesign(const std::string& path)\\n{\\n  omp_set_num_threads(ord::OpenRoad::openRoad()->getThreadCount());\\n  std::vector<std::vector<drUpdate>> updates;\\n  deserializeUpdates(design_.get(), path, updates);\\n  applyUpdates(updates);\\n}', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TritonRoute::applyUpdates(\\n    const std::vector<std::vector<drUpdate>>& updates)\\n{\\n  auto topBlock = design_->getTopBlock();\\n  auto regionQuery = design_->getRegionQuery();\\n  const auto maxSz = updates[0].size();\\n  for (int j = 0; j < maxSz; j++) {\\n    for (int i = 0; i < updates.size(); i++) {\\n      if (updates[i].size() <= j)\\n        continue;\\n      const auto& update = updates[i][j];\\n      switch (update.getType()) {\\n        case drUpdate::REMOVE_FROM_BLOCK: {\\n          auto id = update.getIndexInOwner();\\n          auto marker = design_->getTopBlock()->getMarker(id);\\n          regionQuery->removeMarker(marker);\\n          topBlock->removeMarker(marker);\\n          break;\\n        }\\n        case drUpdate::REMOVE_FROM_NET:\\n        case drUpdate::REMOVE_FROM_RQ: {\\n          auto net = update.getNet();\\n          auto id = update.getIndexInOwner();\\n          auto pinfig = net->getPinFig(id);\\n          switch (pinfig->typeId()) {\\n            case frcPathSeg: {\\n              auto seg = static_cast<frPathSeg*>(pinfig);\\n              regionQuery->removeDRObj(seg);\\n              if (update.getType() == drUpdate::REMOVE_FROM_NET)\\n                net->removeShape(seg);\\n              break;\\n            }\\n            case frcPatchWire: {\\n              auto pwire = static_cast<frPatchWire*>(pinfig);\\n              regionQuery->removeDRObj(pwire);\\n              if (update.getType() == drUpdate::REMOVE_FROM_NET)\\n                net->removePatchWire(pwire);\\n              break;\\n            }\\n            case frcVia: {\\n              auto via = static_cast<frVia*>(pinfig);\\n              regionQuery->removeDRObj(via);\\n              if (update.getType() == drUpdate::REMOVE_FROM_NET)\\n                net->removeVia(via);\\n              break;\\n            }\\n            default:\\n              logger_->error(\\n                  DRT, 9999, \"unknown update type {}\", pinfig->typeId());\\n              break;\\n          }\\n          break;\\n        }\\n        case drUpdate::ADD_SHAPE:\\n        case drUpdate::ADD_SHAPE_NET_ONLY: {\\n          switch (update.getObjTypeId()) {\\n            case frcPathSeg: {\\n              auto net = update.getNet();\\n              frPathSeg seg = update.getPathSeg();\\n              std::unique_ptr<frShape> uShape\\n                  = std::make_unique<frPathSeg>(seg);\\n              auto sptr = uShape.get();\\n              net->addShape(std::move(uShape));\\n              if (update.getType() == drUpdate::ADD_SHAPE)\\n                regionQuery->addDRObj(sptr);\\n              break;\\n            }\\n            case frcPatchWire: {\\n              auto net = update.getNet();\\n              frPatchWire pwire = update.getPatchWire();\\n              std::unique_ptr<frShape> uShape\\n                  = std::make_unique<frPatchWire>(pwire);\\n              auto sptr = uShape.get();\\n              net->addPatchWire(std::move(uShape));\\n              if (update.getType() == drUpdate::ADD_SHAPE)\\n                regionQuery->addDRObj(sptr);\\n              break;\\n            }\\n            case frcVia: {\\n              auto net = update.getNet();\\n              frVia via = update.getVia();\\n              auto uVia = std::make_unique<frVia>(via);\\n              auto sptr = uVia.get();\\n              net->addVia(std::move(uVia));\\n              if (update.getType() == drUpdate::ADD_SHAPE)\\n                regionQuery->addDRObj(sptr);\\n              break;\\n            }\\n            default: {\\n              frMarker marker = update.getMarker();\\n              auto uMarker = std::make_unique<frMarker>(marker);\\n              auto sptr = uMarker.get();\\n              topBlock->addMarker(std::move(uMarker));\\n              regionQuery->addMarker(sptr);\\n              break;\\n            }\\n          }\\n          break;\\n        }\\n        case drUpdate::ADD_GUIDE: {\\n          frPathSeg seg = update.getPathSeg();\\n          std::unique_ptr<frPathSeg> uSeg = std::make_unique<frPathSeg>(seg);\\n          auto net = update.getNet();\\n          uSeg->addToNet(net);', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='frPathSeg seg = update.getPathSeg();\\n          std::unique_ptr<frPathSeg> uSeg = std::make_unique<frPathSeg>(seg);\\n          auto net = update.getNet();\\n          uSeg->addToNet(net);\\n          vector<unique_ptr<frConnFig>> tmp;\\n          tmp.push_back(std::move(uSeg));\\n          auto idx = update.getIndexInOwner();\\n          if (idx < 0 || idx >= net->getGuides().size())\\n            logger_->error(DRT,\\n                           9199,\\n                           \"Guide {} out of range {}\",\\n                           idx,\\n                           net->getGuides().size());\\n          const auto& guide = net->getGuides().at(idx);\\n          guide->setRoutes(tmp);\\n          break;\\n        }\\n        case drUpdate::UPDATE_SHAPE: {\\n          auto net = update.getNet();\\n          auto id = update.getIndexInOwner();\\n          auto pinfig = net->getPinFig(id);\\n          switch (pinfig->typeId()) {\\n            case frcPathSeg: {\\n              auto seg = static_cast<frPathSeg*>(pinfig);\\n              frPathSeg updatedSeg = update.getPathSeg();\\n              seg->setPoints(updatedSeg.getBeginPoint(),\\n                             updatedSeg.getEndPoint());\\n              frSegStyle style = updatedSeg.getStyle();\\n              seg->setStyle(style);\\n              regionQuery->addDRObj(seg);\\n              break;\\n            }\\n            default:\\n              break;\\n          }\\n        }\\n      }\\n    }\\n  }\\n}', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TritonRoute::init(Tcl_Interp* tcl_interp,\\n                       odb::dbDatabase* db,\\n                       Logger* logger,\\n                       dst::Distributed* dist,\\n                       stt::SteinerTreeBuilder* stt_builder)\\n{\\n  db_ = db;\\n  logger_ = logger;\\n  dist_ = dist;\\n  stt_builder_ = stt_builder;\\n  design_ = std::make_unique<frDesign>(logger_);\\n  dist->addCallBack(new RoutingCallBack(this, dist, logger));\\n  // Define swig TCL commands.\\n  Drt_Init(tcl_interp);\\n  sta::evalTclInit(tcl_interp, sta::drt_tcl_inits);\\n  FlexDRGraphics::init();\\n}\\n\\nbool TritonRoute::initGuide()\\n{\\n  io::Parser parser(db_, getDesign(), logger_);\\n  bool guideOk = parser.readGuide();\\n  parser.postProcessGuide();\\n  parser.initRPin();\\n  return guideOk;\\n}\\nvoid TritonRoute::initDesign()\\n{\\n  if (getDesign()->getTopBlock() != nullptr) {\\n    getDesign()->getTopBlock()->removeDeletedInsts();\\n    return;\\n  }\\n  io::Parser parser(db_, getDesign(), logger_);\\n  parser.readTechAndLibs(db_);\\n  processBTermsAboveTopLayer();\\n  parser.readDesign(db_);\\n  auto tech = getDesign()->getTech();\\n\\n  if (!VIAINPIN_BOTTOMLAYER_NAME.empty()) {\\n    frLayer* layer = tech->getLayer(VIAINPIN_BOTTOMLAYER_NAME);\\n    if (layer) {\\n      VIAINPIN_BOTTOMLAYERNUM = layer->getLayerNum();\\n    } else {\\n      logger_->warn(utl::DRT,\\n                    606,\\n                    \"via in pin bottom layer {} not found.\",\\n                    VIAINPIN_BOTTOMLAYER_NAME);\\n    }\\n  }\\n\\n  if (!VIAINPIN_TOPLAYER_NAME.empty()) {\\n    frLayer* layer = tech->getLayer(VIAINPIN_TOPLAYER_NAME);\\n    if (layer) {\\n      VIAINPIN_TOPLAYERNUM = layer->getLayerNum();\\n    } else {\\n      logger_->warn(utl::DRT,\\n                    607,\\n                    \"via in pin top layer {} not found.\",\\n                    VIAINPIN_TOPLAYER_NAME);\\n    }\\n  }\\n\\n  if (!REPAIR_PDN_LAYER_NAME.empty()) {\\n    frLayer* layer = tech->getLayer(REPAIR_PDN_LAYER_NAME);\\n    if (layer) {\\n      GC_IGNORE_PDN_LAYER = layer->getLayerNum();\\n    } else {\\n      logger_->warn(\\n          utl::DRT, 617, \"PDN layer {} not found.\", REPAIR_PDN_LAYER_NAME);\\n    }\\n  }\\n  parser.postProcess();\\n  if (db_ != nullptr && db_->getChip() != nullptr\\n      && db_->getChip()->getBlock() != nullptr)\\n    db_callback_->addOwner(db_->getChip()->getBlock());\\n}\\n\\nvoid TritonRoute::prep()\\n{\\n  FlexRP rp(getDesign(), getDesign()->getTech(), logger_);\\n  rp.main();\\n}\\n\\nvoid TritonRoute::gr()\\n{\\n  FlexGR gr(getDesign(), logger_, stt_builder_);\\n  gr.main(db_);\\n}\\n\\nvoid TritonRoute::ta()\\n{\\n  FlexTA ta(getDesign(), logger_, distributed_);\\n  ta.setDebug(debug_.get(), db_);\\n  ta.main();\\n}\\n\\nvoid TritonRoute::dr()\\n{\\n  num_drvs_ = -1;\\n  dr_ = std::make_unique<FlexDR>(this, getDesign(), logger_, db_);\\n  dr_->setDebug(debug_.get());\\n  if (distributed_)\\n    dr_->setDistributed(dist_, dist_ip_, dist_port_, shared_volume_);\\n  if (SINGLE_STEP_DR) {\\n    dr_->init();\\n  } else {\\n    dr_->main();\\n  }\\n}\\n\\nvoid TritonRoute::stepDR(int size,\\n                         int offset,\\n                         int mazeEndIter,\\n                         frUInt4 workerDRCCost,\\n                         frUInt4 workerMarkerCost,\\n                         frUInt4 workerFixedShapeCost,\\n                         float workerMarkerDecay,\\n                         int ripupMode,\\n                         bool followGuide)\\n{\\n  dr_->searchRepair({size,\\n                     offset,\\n                     mazeEndIter,\\n                     workerDRCCost,\\n                     workerMarkerCost,\\n                     workerFixedShapeCost,\\n                     workerMarkerDecay,\\n                     getMode(ripupMode),\\n                     followGuide});\\n  num_drvs_ = design_->getTopBlock()->getNumMarkers();\\n}\\n\\nvoid TritonRoute::endFR()\\n{\\n  if (SINGLE_STEP_DR) {\\n    dr_->end(/* done */ true);\\n  }\\n  dr_.reset();\\n  io::Writer writer(getDesign(), logger_);\\n  writer.updateDb(db_);\\n  if (debug_->writeNetTracks)\\n    writer.updateTrackAssignment(db_->getChip()->getBlock());', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='num_drvs_ = design_->getTopBlock()->getNumMarkers();\\n  if (!REPAIR_PDN_LAYER_NAME.empty()) {\\n    auto dbBlock = db_->getChip()->getBlock();\\n    auto pdnLayer = design_->getTech()->getLayer(REPAIR_PDN_LAYER_NAME);\\n    frLayerNum pdnLayerNum = pdnLayer->getLayerNum();\\n    frList<std::unique_ptr<frMarker>> markers;\\n    auto blockBox = design_->getTopBlock()->getBBox();\\n    GC_IGNORE_PDN_LAYER = -1;\\n    getDRCMarkers(markers, blockBox);\\n    std::vector<std::pair<odb::Rect, odb::dbId<odb::dbSBox>>> allWires;\\n    for (auto* net : dbBlock->getNets()) {\\n      if (!net->getSigType().isSupply())\\n        continue;\\n      for (auto* swire : net->getSWires()) {\\n        for (auto* wire : swire->getWires()) {\\n          if (!wire->isVia()) {\\n            continue;\\n          }\\n          //\\n          std::vector<odb::dbShape> via_boxes;\\n          wire->getViaBoxes(via_boxes);\\n          for (const auto& via_box : via_boxes) {\\n            auto* layer = via_box.getTechLayer();\\n            if (layer->getType() != odb::dbTechLayerType::CUT)\\n              continue;\\n            if (layer->getName() != pdnLayer->getName())\\n              continue;\\n            allWires.push_back({via_box.getBox(), wire->getId()});\\n          }\\n        }\\n      }\\n    }\\n    RTree<odb::dbId<odb::dbSBox>> pdnTree(allWires);\\n    std::set<odb::dbId<odb::dbSBox>> removedBoxes;\\n    for (const auto& marker : markers) {\\n      if (marker->getLayerNum() != pdnLayerNum)\\n        continue;\\n      bool supply = false;\\n      for (auto src : marker->getSrcs()) {\\n        if (src->typeId() == frcNet) {\\n          frNet* net = static_cast<frNet*>(src);\\n          if (net->getType().isSupply()) {\\n            supply = true;\\n            break;\\n          }\\n        }\\n      }\\n      if (!supply)\\n        continue;\\n      auto markerBox = marker->getBBox();\\n      odb::Rect queryBox;\\n      markerBox.bloat(1, queryBox);\\n      std::vector<rq_box_value_t<odb::dbId<odb::dbSBox>>> results;\\n      pdnTree.query(bgi::intersects(queryBox), back_inserter(results));\\n      for (auto& [rect, bid] : results) {\\n        if (removedBoxes.find(bid) == removedBoxes.end()) {\\n          removedBoxes.insert(bid);\\n          auto boxPtr = odb::dbSBox::getSBox(dbBlock, bid);\\n          odb::dbSBox::destroy(boxPtr);\\n        }\\n      }\\n    }\\n    logger_->report(\"Removed {} pdn vias on layer {}\",\\n                    removedBoxes.size(),\\n                    pdnLayer->getName());\\n  }\\n}\\n\\nvoid TritonRoute::reportConstraints()\\n{\\n  getDesign()->getTech()->printAllConstraints(logger_);\\n}\\n\\nbool TritonRoute::writeGlobals(const std::string& name)\\n{\\n  std::ofstream file(name);\\n  if (!file.good())\\n    return false;\\n  frOArchive ar(file);\\n  registerTypes(ar);\\n  serializeGlobals(ar);\\n  file.close();\\n  return true;\\n}', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TritonRoute::sendDesignDist()\\n{\\n  if (distributed_) {\\n    std::string design_path = fmt::format(\"{}DESIGN.db\", shared_volume_);\\n    std::string globals_path = fmt::format(\"{}DESIGN.globals\", shared_volume_);\\n    ord::OpenRoad::openRoad()->writeDb(design_path.c_str());\\n    writeGlobals(globals_path.c_str());\\n    dst::JobMessage msg(dst::JobMessage::UPDATE_DESIGN,\\n                        dst::JobMessage::BROADCAST),\\n        result(dst::JobMessage::NONE);\\n    std::unique_ptr<dst::JobDescription> desc\\n        = std::make_unique<RoutingJobDescription>();\\n    RoutingJobDescription* rjd\\n        = static_cast<RoutingJobDescription*>(desc.get());\\n    rjd->setDesignPath(design_path);\\n    rjd->setSharedDir(shared_volume_);\\n    rjd->setGlobalsPath(globals_path);\\n    rjd->setDesignUpdate(false);\\n    msg.setJobDescription(std::move(desc));\\n    bool ok = dist_->sendJob(msg, dist_ip_.c_str(), dist_port_, result);\\n    if (!ok)\\n      logger_->error(DRT, 12304, \"Updating design remotely failed\");\\n  }\\n  design_->clearUpdates();\\n}\\nstatic void serializeUpdatesBatch(const std::vector<drUpdate>& batch,\\n                                  const std::string& file_name)\\n{\\n  std::ofstream file(file_name.c_str());\\n  frOArchive ar(file);\\n  registerTypes(ar);\\n  ar << batch;\\n  file.close();\\n}\\n\\nvoid TritonRoute::sendGlobalsUpdates(const std::string& globals_path,\\n                                     const std::string& serializedViaData)\\n{\\n  if (!distributed_)\\n    return;\\n  ProfileTask task(\"DIST: SENDING GLOBALS\");\\n  dst::JobMessage msg(dst::JobMessage::UPDATE_DESIGN,\\n                      dst::JobMessage::BROADCAST),\\n      result(dst::JobMessage::NONE);\\n  std::unique_ptr<dst::JobDescription> desc\\n      = std::make_unique<RoutingJobDescription>();\\n  RoutingJobDescription* rjd = static_cast<RoutingJobDescription*>(desc.get());\\n  rjd->setGlobalsPath(globals_path);\\n  rjd->setSharedDir(shared_volume_);\\n  rjd->setViaData(serializedViaData);\\n  msg.setJobDescription(std::move(desc));\\n  bool ok = dist_->sendJob(msg, dist_ip_.c_str(), dist_port_, result);\\n  if (!ok)\\n    logger_->error(DRT, 9504, \"Updating globals remotely failed\");\\n}\\n\\nvoid TritonRoute::sendDesignUpdates(const std::string& globals_path)\\n{\\n  if (!distributed_)\\n    return;\\n  if (!design_->hasUpdates())\\n    return;\\n  std::unique_ptr<ProfileTask> serializeTask;\\n  if (design_->getVersion() == 0)\\n    serializeTask = std::make_unique<ProfileTask>(\"DIST: SERIALIZE_TA\");\\n  else\\n    serializeTask = std::make_unique<ProfileTask>(\"DIST: SERIALIZE_UPDATES\");\\n  const auto& designUpdates = design_->getUpdates();\\n  omp_set_num_threads(MAX_THREADS);\\n  std::vector<std::string> updates(designUpdates.size());\\n#pragma omp parallel for schedule(dynamic)\\n  for (int i = 0; i < designUpdates.size(); i++) {\\n    updates[i] = fmt::format(\"{}updates_{}.bin\", shared_volume_, i);\\n    serializeUpdatesBatch(designUpdates.at(i), updates[i]);\\n  }\\n  serializeTask->done();\\n  std::unique_ptr<ProfileTask> task;\\n  if (design_->getVersion() == 0)\\n    task = std::make_unique<ProfileTask>(\"DIST: SENDING_TA\");\\n  else\\n    task = std::make_unique<ProfileTask>(\"DIST: SENDING_UDPATES\");\\n  dst::JobMessage msg(dst::JobMessage::UPDATE_DESIGN,\\n                      dst::JobMessage::BROADCAST),\\n      result(dst::JobMessage::NONE);\\n  std::unique_ptr<dst::JobDescription> desc\\n      = std::make_unique<RoutingJobDescription>();\\n  RoutingJobDescription* rjd = static_cast<RoutingJobDescription*>(desc.get());\\n  rjd->setUpdates(updates);\\n  rjd->setGlobalsPath(globals_path);\\n  rjd->setSharedDir(shared_volume_);\\n  rjd->setDesignUpdate(true);\\n  msg.setJobDescription(std::move(desc));\\n  bool ok = dist_->sendJob(msg, dist_ip_.c_str(), dist_port_, result);\\n  if (!ok)\\n    logger_->error(DRT, 304, \"Updating design remotely failed\");\\n  task->done();\\n  design_->clearUpdates();\\n  design_->incrementVersion();\\n}', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int TritonRoute::main()\\n{\\n  if (DBPROCESSNODE == \"GF14_13M_3Mx_2Cx_4Kx_2Hx_2Gx_LB\") {\\n    USENONPREFTRACKS = false;\\n  }\\n  asio::thread_pool pa_pool(1);\\n  if (!distributed_)\\n    pa_pool.join();\\n  if (debug_->debugDumpDR) {\\n    std::string globals_path\\n        = fmt::format(\"{}/init_globals.bin\", debug_->dumpDir);\\n    writeGlobals(globals_path);\\n  }\\n  MAX_THREADS = ord::OpenRoad::openRoad()->getThreadCount();\\n  if (distributed_) {\\n    if (DO_PA)\\n      asio::post(pa_pool, [this]() {\\n        sendDesignDist();\\n        dst::JobMessage msg(dst::JobMessage::PIN_ACCESS,\\n                            dst::JobMessage::BROADCAST),\\n            result;\\n        auto uDesc = std::make_unique<PinAccessJobDescription>();\\n        uDesc->setType(PinAccessJobDescription::INIT_PA);\\n        msg.setJobDescription(std::move(uDesc));\\n        dist_->sendJob(msg, dist_ip_.c_str(), dist_port_, result);\\n      });\\n    else\\n      asio::post(dist_pool_, boost::bind(&TritonRoute::sendDesignDist, this));\\n  }\\n  initDesign();\\n  if (DO_PA) {\\n    FlexPA pa(getDesign(), logger_, dist_);\\n    pa.setDistributed(dist_ip_, dist_port_, shared_volume_, cloud_sz_);\\n    pa.setDebug(debug_.get(), db_);\\n    pa_pool.join();\\n    pa.main();\\n    if (distributed_ || debug_->debugDR || debug_->debugDumpDR) {\\n      io::Writer writer(getDesign(), logger_);\\n      writer.updateDb(db_, true);\\n    }\\n    if (distributed_) {\\n      asio::post(dist_pool_, [this]() {\\n        dst::JobMessage msg(dst::JobMessage::GRDR_INIT,\\n                            dst::JobMessage::BROADCAST),\\n            result;\\n        dist_->sendJob(msg, dist_ip_.c_str(), dist_port_, result);\\n      });\\n    }\\n  }\\n  if (debug_->debugDumpDR) {\\n    ord::OpenRoad::openRoad()->writeDb(\\n        fmt::format(\"{}/design.odb\", debug_->dumpDir).c_str());\\n  }\\n  if (!initGuide()) {\\n    gr();\\n    io::Parser parser(db_, getDesign(), logger_);\\n    ENABLE_VIA_GEN = true;\\n    parser.readGuide();\\n    parser.postProcessGuide();\\n  }\\n  prep();\\n  ta();\\n  if (distributed_) {\\n    asio::post(dist_pool_,\\n               boost::bind(&TritonRoute::sendDesignUpdates, this, \"\"));\\n  }\\n  dr();\\n  if (!SINGLE_STEP_DR) {\\n    endFR();\\n  }\\n  return 0;\\n}\\n\\nvoid TritonRoute::pinAccess(std::vector<odb::dbInst*> target_insts)\\n{\\n  if (distributed_) {\\n    asio::post(dist_pool_, [this]() {\\n      sendDesignDist();\\n      dst::JobMessage msg(dst::JobMessage::PIN_ACCESS,\\n                          dst::JobMessage::BROADCAST),\\n          result;\\n      auto uDesc = std::make_unique<PinAccessJobDescription>();\\n      uDesc->setType(PinAccessJobDescription::INIT_PA);\\n      msg.setJobDescription(std::move(uDesc));\\n      dist_->sendJob(msg, dist_ip_.c_str(), dist_port_, result);\\n    });\\n  }\\n  clearDesign();\\n  MAX_THREADS = ord::OpenRoad::openRoad()->getThreadCount();\\n  ENABLE_VIA_GEN = true;\\n  initDesign();\\n  FlexPA pa(getDesign(), logger_, dist_);\\n  pa.setTargetInstances(target_insts);\\n  pa.setDebug(debug_.get(), db_);\\n  if (distributed_) {\\n    pa.setDistributed(dist_ip_, dist_port_, shared_volume_, cloud_sz_);\\n    dist_pool_.join();\\n  }\\n  pa.main();\\n  io::Writer writer(getDesign(), logger_);\\n  writer.updateDb(db_, true);\\n}', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TritonRoute::getDRCMarkers(frList<std::unique_ptr<frMarker>>& markers,\\n                                const Rect& requiredDrcBox)\\n{\\n  MAX_THREADS = ord::OpenRoad::openRoad()->getThreadCount();\\n  std::vector<std::vector<std::unique_ptr<FlexGCWorker>>> workersBatches(1);\\n  auto size = 7;\\n  auto offset = 0;\\n  auto gCellPatterns = design_->getTopBlock()->getGCellPatterns();\\n  auto& xgp = gCellPatterns.at(0);\\n  auto& ygp = gCellPatterns.at(1);\\n  for (int i = offset; i < (int) xgp.getCount(); i += size) {\\n    for (int j = offset; j < (int) ygp.getCount(); j += size) {\\n      Rect routeBox1 = design_->getTopBlock()->getGCellBox(Point(i, j));\\n      const int max_i = min((int) xgp.getCount() - 1, i + size - 1);\\n      const int max_j = min((int) ygp.getCount(), j + size - 1);\\n      Rect routeBox2 = design_->getTopBlock()->getGCellBox(Point(max_i, max_j));\\n      Rect routeBox(routeBox1.xMin(),\\n                    routeBox1.yMin(),\\n                    routeBox2.xMax(),\\n                    routeBox2.yMax());\\n      Rect extBox;\\n      Rect drcBox;\\n      routeBox.bloat(DRCSAFEDIST, drcBox);\\n      routeBox.bloat(MTSAFEDIST, extBox);\\n      if (!drcBox.intersects(requiredDrcBox))\\n        continue;\\n      auto gcWorker\\n          = std::make_unique<FlexGCWorker>(design_->getTech(), logger_);\\n      gcWorker->setDrcBox(drcBox);\\n      gcWorker->setExtBox(extBox);\\n      if (workersBatches.back().size() >= BATCHSIZE)\\n        workersBatches.push_back(std::vector<std::unique_ptr<FlexGCWorker>>());\\n      workersBatches.back().push_back(std::move(gcWorker));\\n    }\\n  }\\n  std::map<MarkerId, frMarker*> mapMarkers;\\n  omp_set_num_threads(MAX_THREADS);\\n  for (auto& workers : workersBatches) {\\n#pragma omp parallel for schedule(dynamic)\\n    for (int i = 0; i < workers.size(); i++) {\\n      workers[i]->init(design_.get());\\n      workers[i]->main();\\n    }\\n    for (const auto& worker : workers) {\\n      for (auto& marker : worker->getMarkers()) {\\n        Rect bbox = marker->getBBox();\\n        if (!bbox.intersects(requiredDrcBox))\\n          continue;\\n        auto layerNum = marker->getLayerNum();\\n        auto con = marker->getConstraint();\\n        std::vector<frBlockObject*> srcs(2, nullptr);\\n        int i = 0;\\n        for (auto& src : marker->getSrcs()) {\\n          srcs.at(i) = src;\\n          i++;\\n        }\\n        if (mapMarkers.find({bbox, layerNum, con, srcs[0], srcs[1]})\\n            != mapMarkers.end()) {\\n          continue;\\n        }\\n        if (mapMarkers.find({bbox, layerNum, con, srcs[1], srcs[0]})\\n            != mapMarkers.end()) {\\n          continue;\\n        }\\n        markers.push_back(std::make_unique<frMarker>(*marker));\\n        mapMarkers[{bbox, layerNum, con, srcs[0], srcs[1]}]\\n            = markers.back().get();\\n      }\\n    }\\n    workers.clear();\\n  }\\n}\\n\\nvoid TritonRoute::checkDRC(const char* filename, int x1, int y1, int x2, int y2)\\n{\\n  GC_IGNORE_PDN_LAYER = -1;\\n  initDesign();\\n  if (design_->getTopBlock()->getGCellPatterns().empty()) {\\n    initGuide();\\n  }\\n  Rect requiredDrcBox(x1, y1, x2, y2);\\n  if (requiredDrcBox.area() == 0) {\\n    requiredDrcBox = design_->getTopBlock()->getBBox();\\n  }\\n  frList<std::unique_ptr<frMarker>> markers;\\n  getDRCMarkers(markers, requiredDrcBox);\\n  reportDRC(filename, markers, requiredDrcBox);\\n}\\n\\nvoid TritonRoute::processBTermsAboveTopLayer(bool has_routing)\\n{\\n  odb::dbTech* tech = db_->getTech();\\n  odb::dbBlock* block = db_->getChip()->getBlock();', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TritonRoute::processBTermsAboveTopLayer(bool has_routing)\\n{\\n  odb::dbTech* tech = db_->getTech();\\n  odb::dbBlock* block = db_->getChip()->getBlock();\\n\\n  odb::dbTechLayer* top_tech_layer\\n      = tech->findLayer(TOP_ROUTING_LAYER_NAME.c_str());\\n  if (top_tech_layer != nullptr) {\\n    int top_layer_idx = top_tech_layer->getRoutingLevel();\\n    for (auto bterm : block->getBTerms()) {\\n      if (bterm->getNet()->isSpecial()) {\\n        continue;\\n      }\\n      int bterm_bottom_layer_idx = std::numeric_limits<int>::max();\\n      for (auto bpin : bterm->getBPins()) {\\n        for (auto box : bpin->getBoxes()) {\\n          bterm_bottom_layer_idx = std::min(\\n              bterm_bottom_layer_idx, box->getTechLayer()->getRoutingLevel());\\n        }\\n      }\\n\\n      if (bterm_bottom_layer_idx > top_layer_idx) {\\n        stackVias(bterm, top_layer_idx, bterm_bottom_layer_idx, has_routing);\\n      }\\n    }\\n  }\\n}\\n\\nvoid TritonRoute::stackVias(odb::dbBTerm* bterm,\\n                            int top_layer_idx,\\n                            int bterm_bottom_layer_idx,\\n                            bool has_routing)\\n{\\n  odb::dbNet* net = bterm->getNet();\\n  if (netHasStackedVias(net)) {\\n    return;\\n  }\\n\\n  odb::dbTech* tech = db_->getTech();\\n  auto fr_tech = getDesign()->getTech();\\n  std::map<int, odb::dbTechVia*> default_vias;\\n\\n  for (auto layer : tech->getLayers()) {\\n    if (layer->getType() == odb::dbTechLayerType::CUT) {\\n      frLayer* fr_layer = fr_tech->getLayer(layer->getName());\\n      frViaDef* via_def = fr_layer->getDefaultViaDef();\\n      if (via_def == nullptr) {\\n        logger_->warn(utl::DRT,\\n                      204,\\n                      \"Cut layer {} has no default via defined.\",\\n                      layer->getName());\\n        continue;\\n      }\\n      odb::dbTechVia* tech_via = tech->findVia(via_def->getName().c_str());\\n      int via_bottom_layer_idx = tech_via->getBottomLayer()->getRoutingLevel();\\n      default_vias[via_bottom_layer_idx] = tech_via;\\n    }\\n  }\\n\\n  // get bterm rect\\n  odb::Rect pin_rect;\\n  for (odb::dbBPin* bpin : bterm->getBPins()) {\\n    pin_rect = bpin->getBBox();\\n    break;\\n  }\\n\\n  // set the via position as the first AP in the same layer of the bterm\\n  odb::Point via_position = odb::Point(pin_rect.xCenter(), pin_rect.yCenter());\\n\\n  // insert the vias from the top routing layer to the bterm bottom layer\\n  odb::dbWire* wire = net->getWire();\\n  int bterms_above_max_layer = countNetBTermsAboveMaxLayer(net);\\n\\n  odb::dbWireEncoder wire_encoder;\\n  if (wire == nullptr) {\\n    wire = odb::dbWire::create(net);\\n    wire_encoder.begin(wire);\\n  } else if (bterms_above_max_layer > 1 || has_routing) {\\n    // append wire when the net has other pins above the max routing layer\\n    wire_encoder.append(wire);\\n  } else {\\n    logger_->error(utl::DRT, 415, \"Net {} already has routes.\", net->getName());\\n  }\\n\\n  odb::dbTechLayer* top_tech_layer = tech->findRoutingLayer(top_layer_idx);\\n  wire_encoder.newPath(top_tech_layer, odb::dbWireType::ROUTED);\\n  wire_encoder.addPoint(via_position.getX(), via_position.getY());\\n  for (int layer_idx = top_layer_idx; layer_idx < bterm_bottom_layer_idx;\\n       layer_idx++) {\\n    wire_encoder.addTechVia(default_vias[layer_idx]);\\n  }\\n  wire_encoder.end();\\n}\\n\\nint TritonRoute::countNetBTermsAboveMaxLayer(odb::dbNet* net)\\n{\\n  odb::dbTech* tech = db_->getTech();\\n  odb::dbTechLayer* top_tech_layer\\n      = tech->findLayer(TOP_ROUTING_LAYER_NAME.c_str());\\n  int bterm_count = 0;\\n  for (auto bterm : net->getBTerms()) {\\n    int bterm_bottom_layer_idx = std::numeric_limits<int>::max();\\n    for (auto bpin : bterm->getBPins()) {\\n      for (auto box : bpin->getBoxes()) {\\n        bterm_bottom_layer_idx = std::min(\\n            bterm_bottom_layer_idx, box->getTechLayer()->getRoutingLevel());\\n      }\\n    }\\n    if (bterm_bottom_layer_idx > top_tech_layer->getRoutingLevel()) {\\n      bterm_count++;\\n    }\\n  }\\n\\n  return bterm_count;\\n}', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='return bterm_count;\\n}\\n\\nbool TritonRoute::netHasStackedVias(odb::dbNet* net)\\n{\\n  int bterms_above_max_layer = countNetBTermsAboveMaxLayer(net);\\n  uint wire_cnt = 0, via_cnt = 0;\\n  net->getWireCount(wire_cnt, via_cnt);\\n\\n  if (wire_cnt != 0 || via_cnt == 0) {\\n    return false;\\n  }\\n\\n  odb::dbWirePath path;\\n  odb::dbWirePathShape pshape;\\n  odb::dbWire* wire = net->getWire();\\n\\n  odb::dbWirePathItr pitr;\\n  std::set<odb::Point> via_points;\\n  for (pitr.begin(wire); pitr.getNextPath(path);) {\\n    while (pitr.getNextShape(pshape)) {\\n      via_points.insert(path.point);\\n    }\\n  }\\n\\n  if (via_points.size() != bterms_above_max_layer) {\\n    return false;\\n  }\\n\\n  return true;\\n}\\n\\nvoid TritonRoute::addUserSelectedVia(const std::string& viaName)\\n{\\n  if (db_->getChip() == nullptr || db_->getChip()->getBlock() == nullptr\\n      || db_->getTech() == nullptr) {\\n    logger_->error(DRT, 610, \"Load design before setting default vias\");\\n  }\\n  auto block = db_->getChip()->getBlock();\\n  auto tech = db_->getTech();\\n  if (tech->findVia(viaName.c_str()) == nullptr\\n      && block->findVia(viaName.c_str()) == nullptr) {\\n    logger_->error(utl::DRT, 611, \"Via {} not found\", viaName);\\n  } else {\\n    design_->addUserSelectedVia(viaName);\\n  }\\n}\\n\\nvoid TritonRoute::setUnidirectionalLayer(const std::string& layerName)\\n{\\n  if (db_->getTech() == nullptr) {\\n    logger_->error(DRT, 615, \"Load tech before setting unidirectional layers\");\\n  }\\n  auto tech = db_->getTech();\\n  auto dbLayer = tech->findLayer(layerName.c_str());\\n  if (dbLayer == nullptr) {\\n    logger_->error(utl::DRT, 616, \"Layer {} not found\", layerName);\\n  }\\n  if (dbLayer->getType() != dbTechLayerType::ROUTING) {\\n    logger_->error(utl::DRT,\\n                   618,\\n                   \"Non-routing layer {} can\\'t be set unidirectional\",\\n                   layerName);\\n  }\\n  design_->getTech()->setUnidirectionalLayer(dbLayer);\\n}\\n\\nvoid TritonRoute::setParams(const ParamStruct& params)\\n{\\n  OUT_MAZE_FILE = params.outputMazeFile;\\n  DRC_RPT_FILE = params.outputDrcFile;\\n  DRC_RPT_ITER_STEP = params.drcReportIterStep;\\n  CMAP_FILE = params.outputCmapFile;\\n  GUIDE_REPORT_FILE = params.outputGuideCoverageFile;\\n  VERBOSE = params.verbose;\\n  ENABLE_VIA_GEN = params.enableViaGen;\\n  DBPROCESSNODE = params.dbProcessNode;\\n  CLEAN_PATCHES = params.cleanPatches;\\n  DO_PA = params.doPa;\\n  SINGLE_STEP_DR = params.singleStepDR;\\n  if (!params.viaInPinBottomLayer.empty()) {\\n    VIAINPIN_BOTTOMLAYER_NAME = params.viaInPinBottomLayer;\\n  }\\n  if (!params.viaInPinTopLayer.empty()) {\\n    VIAINPIN_TOPLAYER_NAME = params.viaInPinTopLayer;\\n  }\\n  if (params.drouteEndIter >= 0) {\\n    END_ITERATION = params.drouteEndIter;\\n  }\\n  OR_SEED = params.orSeed;\\n  OR_K = params.orK;\\n  if (!params.bottomRoutingLayer.empty()) {\\n    BOTTOM_ROUTING_LAYER_NAME = params.bottomRoutingLayer;\\n  }\\n  if (!params.topRoutingLayer.empty()) {\\n    TOP_ROUTING_LAYER_NAME = params.topRoutingLayer;\\n  }\\n  if (params.minAccessPoints > 0) {\\n    MINNUMACCESSPOINT_STDCELLPIN = params.minAccessPoints;\\n    MINNUMACCESSPOINT_MACROCELLPIN = params.minAccessPoints;\\n  }\\n  SAVE_GUIDE_UPDATES = params.saveGuideUpdates;\\n  REPAIR_PDN_LAYER_NAME = params.repairPDNLayerName;\\n}\\n\\nvoid TritonRoute::addWorkerResults(\\n    const std::vector<std::pair<int, std::string>>& results)\\n{\\n  std::unique_lock<std::mutex> lock(results_mutex_);\\n  workers_results_.insert(\\n      workers_results_.end(), results.begin(), results.end());\\n  results_sz_ = workers_results_.size();\\n}\\n\\nbool TritonRoute::getWorkerResults(\\n    std::vector<std::pair<int, std::string>>& results)\\n{\\n  std::unique_lock<std::mutex> lock(results_mutex_);\\n  if (workers_results_.empty())\\n    return false;\\n  results = workers_results_;\\n  workers_results_.clear();\\n  results_sz_ = 0;\\n  return true;\\n}\\n\\nint TritonRoute::getWorkerResultsSize()\\n{\\n  return results_sz_;\\n}', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int TritonRoute::getWorkerResultsSize()\\n{\\n  return results_sz_;\\n}\\n\\nvoid TritonRoute::reportDRC(const string& file_name,\\n                            const frList<std::unique_ptr<frMarker>>& markers,\\n                            Rect drcBox)\\n{\\n  double dbu = getDesign()->getTech()->getDBUPerUU();\\n\\n  if (file_name == string(\"\")) {\\n    if (VERBOSE > 0) {\\n      logger_->warn(\\n          DRT,\\n          290,\\n          \"Warning: no DRC report specified, skipped writing DRC report\");\\n    }\\n    return;\\n  }\\n  ofstream drcRpt(file_name.c_str());\\n  if (drcRpt.is_open()) {\\n    for (const auto& marker : markers) {\\n      // get violation bbox\\n      Rect bbox = marker->getBBox();\\n      if (drcBox != Rect() && !drcBox.intersects(bbox))\\n        continue;\\n      auto tech = getDesign()->getTech();\\n      auto layer = tech->getLayer(marker->getLayerNum());\\n      auto layerType = layer->getType();\\n\\n      auto con = marker->getConstraint();\\n      drcRpt << \"  violation type: \";\\n      if (con) {\\n        std::string violName;\\n        if (con->typeId() == frConstraintTypeEnum::frcShortConstraint\\n            && layerType == dbTechLayerType::CUT)\\n          violName = \"Cut Short\";\\n        else\\n          violName = con->getViolName();\\n        drcRpt << violName;\\n      } else {\\n        drcRpt << \"nullptr\";\\n      }\\n      drcRpt << endl;\\n      // get source(s) of violation\\n      // format: type:name/identifier\\n      drcRpt << \"    srcs: \";\\n      for (auto src : marker->getSrcs()) {\\n        if (src) {\\n          switch (src->typeId()) {\\n            case frcNet:\\n              drcRpt << \"net:\" << (static_cast<frNet*>(src))->getName() << \" \";\\n              break;\\n            case frcInstTerm: {\\n              frInstTerm* instTerm = (static_cast<frInstTerm*>(src));\\n              drcRpt << \"iterm:\" << instTerm->getInst()->getName() << \"/\"\\n                     << instTerm->getTerm()->getName() << \" \";\\n              break;\\n            }\\n            case frcBTerm: {\\n              frBTerm* bterm = (static_cast<frBTerm*>(src));\\n              drcRpt << \"bterm:\" << bterm->getName() << \" \";\\n              break;\\n            }\\n            case frcInstBlockage: {\\n              frInst* inst = (static_cast<frInstBlockage*>(src))->getInst();\\n              drcRpt << \"inst:\" << inst->getName() << \" \";\\n              break;\\n            }\\n            case frcInst: {\\n              frInst* inst = (static_cast<frInst*>(src));\\n              drcRpt << \"inst:\" << inst->getName() << \" \";\\n              break;\\n            }\\n            case frcBlockage: {\\n              drcRpt << \"obstruction: \";\\n              break;\\n            }\\n            default:\\n              logger_->error(DRT,\\n                             291,\\n                             \"Unexpected source type in marker: {}\",\\n                             src->typeId());\\n          }\\n        }\\n      }\\n      drcRpt << \"\\\\n\";\\n\\n      drcRpt << \"    bbox = ( \" << bbox.xMin() / dbu << \", \"\\n             << bbox.yMin() / dbu << \" ) - ( \" << bbox.xMax() / dbu << \", \"\\n             << bbox.yMax() / dbu << \" ) on Layer \";\\n      drcRpt << layer->getName() << \"\\\\n\";\\n    }\\n  } else {\\n    cout << \"Error: Fail to open DRC report file\\\\n\";\\n  }\\n}', metadata={'source': 'src/drt/src/TritonRoute.cpp', 'file_path': 'src/drt/src/TritonRoute.cpp', 'file_name': 'TritonRoute.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%{\\n\\n#include <cstring>\\n#include \"ord/OpenRoad.hh\"\\n#include \"triton_route/TritonRoute.h\"\\n#include \"utl/Logger.h\"\\n%}\\n\\n%include \"../../Exception.i\"\\n\\n%inline %{\\n\\nint detailed_route_num_drvs()\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  return router->getNumDRVs();\\n}\\n\\nvoid detailed_route_distributed(const char* remote_ip,\\n                                unsigned short remote_port,\\n                                const char* sharedVolume,\\n                                unsigned int cloud_sz)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->setDistributed(true);\\n  router->setWorkerIpPort(remote_ip, remote_port);\\n  router->setSharedVolume(sharedVolume);\\n  router->setCloudSize(cloud_sz);\\n}\\n\\nvoid detailed_route_set_default_via(const char* viaName)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->addUserSelectedVia(viaName);\\n}\\n\\nvoid detailed_route_set_unidirectional_layer(const char* layerName)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->setUnidirectionalLayer(layerName);\\n}', metadata={'source': 'src/drt/src/TritonRoute.i', 'file_path': 'src/drt/src/TritonRoute.i', 'file_name': 'TritonRoute.i', 'file_type': '.i'}),\n",
       " Document(page_content='void detailed_route_set_unidirectional_layer(const char* layerName)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->setUnidirectionalLayer(layerName);\\n}\\n\\nvoid detailed_route_cmd(const char* outputMazeFile,\\n                        const char* outputDrcFile,\\n                        const char* outputCmapFile,\\n                        const char* outputGuideCoverageFile,\\n                        const char* dbProcessNode,\\n                        bool enableViaGen,\\n                        int drouteEndIter,\\n                        const char* viaInPinBottomLayer,\\n                        const char* viaInPinTopLayer,\\n                        int orSeed,\\n                        double orK,\\n                        const char* bottomRoutingLayer,\\n                        const char* topRoutingLayer,\\n                        int verbose,\\n                        bool cleanPatches,\\n                        bool noPa,\\n                        bool singleStepDR,\\n                        int minAccessPoints,\\n                        bool saveGuideUpdates,\\n                        const char* repairPDNLayerName,\\n                        int drcReportIterStep)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  std::optional<int> drcReportIterStepOpt;\\n  if (drcReportIterStep > 0) {\\n    drcReportIterStepOpt = drcReportIterStep;\\n  }\\n  router->setParams({outputMazeFile,\\n                    outputDrcFile,\\n                    drcReportIterStepOpt,\\n                    outputCmapFile,\\n                    outputGuideCoverageFile,\\n                    dbProcessNode,\\n                    enableViaGen,\\n                    drouteEndIter,\\n                    viaInPinBottomLayer,\\n                    viaInPinTopLayer,\\n                    orSeed,\\n                    orK,\\n                    bottomRoutingLayer,\\n                    topRoutingLayer,\\n                    verbose,\\n                    cleanPatches,\\n                    !noPa,\\n                    singleStepDR,\\n                    minAccessPoints,\\n                    saveGuideUpdates,\\n                    repairPDNLayerName});\\n  router->main();\\n  router->setDistributed(false);\\n}\\n\\nvoid pin_access_cmd(const char* dbProcessNode,\\n                    const char* bottomRoutingLayer,\\n                    const char* topRoutingLayer,\\n                    int verbose,\\n                    int minAccessPoints)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  triton_route::ParamStruct params;\\n  params.dbProcessNode = dbProcessNode;\\n  params.bottomRoutingLayer = bottomRoutingLayer;\\n  params.topRoutingLayer = topRoutingLayer;\\n  params.verbose = verbose;\\n  params.minAccessPoints = minAccessPoints;\\n  router->setParams(params);\\n  router->pinAccess();\\n  router->setDistributed(false);\\n}\\n\\nvoid report_constraints()\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->reportConstraints();\\n}', metadata={'source': 'src/drt/src/TritonRoute.i', 'file_path': 'src/drt/src/TritonRoute.i', 'file_name': 'TritonRoute.i', 'file_type': '.i'}),\n",
       " Document(page_content='void report_constraints()\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->reportConstraints();\\n}\\n\\nvoid\\nset_detailed_route_debug_cmd(const char* net_name,\\n                             const char* pin_name,\\n                             bool dr,\\n                             bool dump_dr,\\n                             bool pa,\\n                             bool maze,\\n                             int x, int y,\\n                             int iter,\\n                             bool pa_markers,\\n                             bool pa_edge,\\n                             bool pa_commit,\\n                             const char* dumpDir,\\n                             bool ta,\\n                             bool write_net_tracks)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->setDebugNetName(net_name);\\n  router->setDebugPinName(pin_name);\\n  router->setDebugDR(dr);\\n  router->setDebugDumpDR(dump_dr, dumpDir);\\n  router->setDebugPA(pa);\\n  router->setDebugMaze(maze);\\n  if (x >= 0) {\\n    router->setDebugWorker(x, y);\\n  }\\n  router->setDebugIter(iter);\\n  router->setDebugPaMarkers(pa_markers);\\n  router->setDebugPaEdge(pa_edge);\\n  router->setDebugPaCommit(pa_commit);\\n  router->setDebugTA(ta);\\n  router->setDebugWriteNetTracks(write_net_tracks);\\n}\\n\\nvoid\\nset_worker_debug_params(int maze_end_iter,\\n                        int drc_cost,\\n                        int marker_cost,\\n                        int fixed_shape_cost,\\n                        int marker_decay,\\n                        int ripup_mode,\\n                        int follow_guide)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->setDebugWorkerParams(maze_end_iter, drc_cost, marker_cost, fixed_shape_cost,\\n                               marker_decay, ripup_mode, follow_guide);\\n}\\n\\nvoid\\nrun_worker_cmd(const char* dump_dir, const char* worker_dir, const char* drc_rpt)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->updateGlobals(fmt::format(\"{}/init_globals.bin\", dump_dir).c_str());\\n  router->resetDb(fmt::format(\"{}/design.odb\", dump_dir).c_str());\\n  router->updateGlobals(fmt::format(\"{}/{}/globals.bin\", dump_dir, worker_dir).c_str());\\n  router->updateDesign(fmt::format(\"{}/{}/updates.bin\", dump_dir, worker_dir).c_str());\\n  router->updateGlobals(fmt::format(\"{}/{}/worker_globals.bin\", dump_dir, worker_dir).c_str());\\n  \\n  router->debugSingleWorker(fmt::format(\"{}/{}\", dump_dir, worker_dir), drc_rpt);\\n}\\n\\nvoid detailed_route_step_drt(int size,\\n                             int offset,\\n                             int mazeEndIter,\\n                             int workerDRCCost,\\n                             int workerMarkerCost,\\n                             int workerFixedShapeCost,\\n                             float workerMarkerDecay,\\n                             int ripupMode,\\n                             bool followGuide)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->stepDR(size, offset, mazeEndIter, workerDRCCost,\\n                 workerMarkerCost, workerFixedShapeCost,\\n                 workerMarkerDecay, ripupMode, followGuide);\\n}\\n\\nvoid step_end()\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->endFR();\\n}\\n\\nvoid check_drc_cmd(const char* drc_file, int x1, int y1, int x2, int y2)\\n{\\n  auto* router = ord::OpenRoad::openRoad()->getTritonRoute();\\n  router->checkDRC(drc_file, x1, y1, x2, y2);\\n}\\n%} // inline', metadata={'source': 'src/drt/src/TritonRoute.i', 'file_path': 'src/drt/src/TritonRoute.i', 'file_name': 'TritonRoute.i', 'file_type': '.i'}),\n",
       " Document(page_content='#############################################################################\\n#\\n# BSD 3-Clause License\\n#\\n# Copyright (c) 2020, The Regents of the University of California\\n# All rights reserved.\\n#\\n# Redistribution and use in source and binary forms, with or without\\n# modification, are permitted provided that the following conditions are met:\\n#\\n# * Redistributions of source code must retain the above copyright notice, this\\n#   list of conditions and the following disclaimer.\\n#\\n# * Redistributions in binary form must reproduce the above copyright notice,\\n#   this list of conditions and the following disclaimer in the documentation\\n#   and/or other materials provided with the distribution.\\n#\\n# * Neither the name of the copyright holder nor the names of its\\n#   contributors may be used to endorse or promote products derived from\\n#   this software without specific prior written permission.\\n#\\n# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n# POSSIBILITY OF SUCH DAMAGE.\\n#\\n#############################################################################\\n\\nsta::define_cmd_args \"detailed_route\" {\\n    [-output_maze filename]\\n    [-output_drc filename]\\n    [-output_cmap filename]\\n    [-output_guide_coverage filename]\\n    [-drc_report_iter_step step]\\n    [-db_process_node name]\\n    [-disable_via_gen]\\n    [-droute_end_iter iter]\\n    [-via_in_pin_bottom_layer layer]\\n    [-via_in_pin_top_layer layer]\\n    [-or_seed seed]\\n    [-or_k_ k]\\n    [-bottom_routing_layer layer]\\n    [-top_routing_layer layer]\\n    [-verbose level]\\n    [-distributed]\\n    [-remote_host rhost]\\n    [-remote_port rport]\\n    [-shared_volume vol]\\n    [-cloud_size sz]\\n    [-clean_patches]\\n    [-no_pin_access]\\n    [-min_access_points count]\\n    [-save_guide_updates]\\n    [-repair_pdn_vias layer]\\n}\\n\\nproc detailed_route { args } {\\n  sta::parse_key_args \"detailed_route\" args \\\\\\n    keys {-output_maze -output_drc -output_cmap -output_guide_coverage \\\\\\n      -db_process_node -droute_end_iter -via_in_pin_bottom_layer \\\\\\n      -via_in_pin_top_layer -or_seed -or_k -bottom_routing_layer \\\\\\n      -top_routing_layer -verbose -remote_host -remote_port -shared_volume \\\\\\n      -cloud_size -min_access_points -repair_pdn_vias -drc_report_iter_step} \\\\\\n    flags {-disable_via_gen -distributed -clean_patches -no_pin_access -single_step_dr -save_guide_updates}\\n  sta::check_argc_eq0 \"detailed_route\" $args\\n\\n  set enable_via_gen [expr ![info exists flags(-disable_via_gen)]]\\n  set clean_patches [expr [info exists flags(-clean_patches)]]\\n  set no_pin_access [expr [info exists flags(-no_pin_access)]]\\n  # single_step_dr is not a user option but is intended for algorithm\\n  # development.  It is not listed in the help string intentionally.\\n  set single_step_dr  [expr [info exists flags(-single_step_dr)]]\\n  set save_guide_updates  [expr [info exists flags(-save_guide_updates)]]', metadata={'source': 'src/drt/src/TritonRoute.tcl', 'file_path': 'src/drt/src/TritonRoute.tcl', 'file_name': 'TritonRoute.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='if { [info exists keys(-repair_pdn_vias)] } {\\n    set repair_pdn_vias $keys(-repair_pdn_vias)\\n  } else {\\n    set repair_pdn_vias \"\"\\n  }\\n  if { [info exists keys(-output_maze)] } {\\n    set output_maze $keys(-output_maze)\\n  } else {\\n    set output_maze \"\"\\n  }\\n  if { [info exists keys(-output_drc)] } {\\n    set output_drc $keys(-output_drc)\\n  } else {\\n    set output_drc \"\"\\n  }\\n  if { [info exists keys(-drc_report_iter_step)] } {\\n    set drc_report_iter_step $keys(-drc_report_iter_step)\\n  } else {\\n    set drc_report_iter_step 0\\n  }\\n  if { [info exists keys(-output_cmap)] } {\\n    set output_cmap $keys(-output_cmap)\\n  } else {\\n    set output_cmap \"\"\\n  }\\n  if { [info exists keys(-output_guide_coverage)] } {\\n    set output_guide_coverage $keys(-output_guide_coverage)\\n  } else {\\n    set output_guide_coverage \"\"\\n  }\\n  if { [info exists keys(-db_process_node)] } {\\n    set db_process_node $keys(-db_process_node)\\n  } else {\\n    set db_process_node \"\"\\n  }\\n  if { [info exists keys(-droute_end_iter)] } {\\n    sta::check_positive_integer \"-droute_end_iter\" $keys(-droute_end_iter)\\n    if {$keys(-droute_end_iter) > 64} {\\n      utl::warn \"-droute_end_iter cannot be greater than 64. Setting -droute_end_iter to 64.\"\\n      set droute_end_iter 64\\n    } else {\\n      set droute_end_iter $keys(-droute_end_iter)\\n    }\\n  } else {\\n    set droute_end_iter -1\\n  }\\n  if { [info exists keys(-via_in_pin_bottom_layer)] } {\\n    set via_in_pin_bottom_layer $keys(-via_in_pin_bottom_layer)\\n  } else {\\n    set via_in_pin_bottom_layer \"\"\\n  }\\n  if { [info exists keys(-via_in_pin_top_layer)] } {\\n    set via_in_pin_top_layer $keys(-via_in_pin_top_layer)\\n  } else {\\n    set via_in_pin_top_layer \"\"\\n  }\\n  if { [info exists keys(-or_seed)] } {\\n    set or_seed $keys(-or_seed)\\n  } else {\\n    set or_seed -1\\n  }\\n  if { [info exists keys(-or_k)] } {\\n    set or_k $keys(-or_k)\\n  } else {\\n    set or_k 0\\n  }\\n  if { [info exists keys(-bottom_routing_layer)] } {\\n    set bottom_routing_layer $keys(-bottom_routing_layer)\\n  } else {\\n    set bottom_routing_layer \"\"\\n  }\\n  if { [info exists keys(-top_routing_layer)] } {\\n    set top_routing_layer $keys(-top_routing_layer)\\n  } else {\\n    set top_routing_layer \"\"\\n  }\\n  if { [info exists keys(-verbose)] } {\\n    sta::check_positive_integer \"-verbose\" $keys(-verbose)\\n    set verbose $keys(-verbose)\\n  } else {\\n    set verbose 1\\n  }\\n  if { [info exists flags(-distributed)] } {\\n    if { [info exists keys(-remote_host)] } {\\n      set rhost $keys(-remote_host)\\n    } else {\\n      utl::error DRT 506 \"-remote_host is required for distributed routing.\"\\n    }\\n    if { [info exists keys(-remote_port)] } {\\n      set rport $keys(-remote_port)\\n    } else {\\n      utl::error DRT 507 \"-remote_port is required for distributed routing.\"\\n    }\\n    if { [info exists keys(-shared_volume)] } {\\n      set vol $keys(-shared_volume)\\n    } else {\\n      utl::error DRT 508 \"-shared_volume is required for distributed routing.\"\\n    }\\n    if { [info exists keys(-cloud_size)] } {\\n      set cloudsz $keys(-cloud_size)\\n    } else {\\n      utl::error DRT 516 \"-cloud_size is required for distributed routing.\"\\n    }\\n    drt::detailed_route_distributed $rhost $rport $vol $cloudsz\\n  }\\n  if { [info exists keys(-min_access_points)] } {\\n    sta::check_cardinal \"-min_access_points\" $keys(-min_access_points)\\n    set min_access_points $keys(-min_access_points)\\n  } else {\\n    set min_access_points -1\\n  }\\n  drt::detailed_route_cmd $output_maze $output_drc $output_cmap \\\\\\n    $output_guide_coverage $db_process_node $enable_via_gen $droute_end_iter \\\\\\n    $via_in_pin_bottom_layer $via_in_pin_top_layer \\\\\\n    $or_seed $or_k $bottom_routing_layer $top_routing_layer $verbose \\\\\\n    $clean_patches $no_pin_access $single_step_dr $min_access_points \\\\\\n    $save_guide_updates $repair_pdn_vias $drc_report_iter_step\\n}\\n\\nproc detailed_route_num_drvs { args } {\\n  sta::check_argc_eq0 \"detailed_route_num_drvs\" $args\\n  return [drt::detailed_route_num_drvs]\\n}', metadata={'source': 'src/drt/src/TritonRoute.tcl', 'file_path': 'src/drt/src/TritonRoute.tcl', 'file_name': 'TritonRoute.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='proc detailed_route_num_drvs { args } {\\n  sta::check_argc_eq0 \"detailed_route_num_drvs\" $args\\n  return [drt::detailed_route_num_drvs]\\n}\\n\\nsta::define_cmd_args \"detailed_route_debug\" {\\n    [-pa]\\n    [-ta]\\n    [-dr]\\n    [-maze]\\n    [-net name]\\n    [-pin name]\\n    [-worker x y]\\n    [-iter iter]\\n    [-pa_markers]\\n    [-dump_dr]\\n    [-dump_dir dir]\\n    [-pa_edge]\\n    [-pa_commit]\\n    [-write_net_tracks]\\n}\\n\\nproc detailed_route_debug { args } {\\n  sta::parse_key_args \"detailed_route_debug\" args \\\\\\n      keys {-net -worker -iter -pin -dump_dir} \\\\\\n      flags {-dr -maze -pa -pa_markers -pa_edge -pa_commit -dump_dr -ta -write_net_tracks}\\n\\n  sta::check_argc_eq0 \"detailed_route_debug\" $args\\n\\n  set dr [info exists flags(-dr)]\\n  set dump_dr [info exists flags(-dump_dr)]\\n  set maze [info exists flags(-maze)]\\n  set pa [info exists flags(-pa)]\\n  set pa_markers [info exists flags(-pa_markers)]\\n  set pa_edge [info exists flags(-pa_edge)]\\n  set pa_commit [info exists flags(-pa_commit)]\\n  set ta [info exists flags(-ta)]\\n  set write_net_tracks [info exists flags(-write_net_tracks)]\\n\\n  if { [info exists keys(-net)] } {\\n    set net_name $keys(-net)\\n  } else {\\n    set net_name \"\"\\n  }\\n\\n  if { [info exists keys(-pin)] } {\\n    set pin_name $keys(-pin)\\n  } else {\\n    set pin_name \"\"\\n  }\\n  if { $dump_dr } {\\n    if { [info exists keys(-dump_dir)] } {\\n      set dump_dir $keys(-dump_dir)\\n    } else {\\n      utl::error DRT 2008 \"-dump_dir is required for debugging with -dump_dr.\"\\n    }\\n  } else {\\n    set dump_dir \"\"\\n  }\\n  set worker_x -1\\n  set worker_y -1\\n  if [info exists keys(-worker)] {\\n    set worker $keys(-worker)\\n    if { [llength $worker] != 2 } {\\n      utl::error DRT 118 \"-worker is a list of 2 coordinates.\"\\n    }\\n    lassign $worker worker_x worker_y\\n    sta::check_positive_integer \"-worker\" $worker_x\\n    sta::check_positive_integer \"-worker\" $worker_y\\n  }\\n\\n  if { [info exists keys(-iter)] } {\\n    set iter $keys(-iter)\\n  } else {\\n    set iter 0\\n  }\\n\\n  drt::set_detailed_route_debug_cmd $net_name $pin_name $dr $dump_dr $pa $maze \\\\\\n      $worker_x $worker_y $iter $pa_markers $pa_edge $pa_commit $dump_dir $ta $write_net_tracks\\n}', metadata={'source': 'src/drt/src/TritonRoute.tcl', 'file_path': 'src/drt/src/TritonRoute.tcl', 'file_name': 'TritonRoute.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='drt::set_detailed_route_debug_cmd $net_name $pin_name $dr $dump_dr $pa $maze \\\\\\n      $worker_x $worker_y $iter $pa_markers $pa_edge $pa_commit $dump_dir $ta $write_net_tracks\\n}\\n\\nsta::define_cmd_args \"pin_access\" {\\n    [-db_process_node name]\\n    [-bottom_routing_layer layer]\\n    [-top_routing_layer layer]\\n    [-min_access_points count]\\n    [-verbose level]\\n    [-distributed]\\n    [-remote_host rhost]\\n    [-remote_port rport]\\n    [-shared_volume vol]\\n    [-cloud_size sz]\\n}\\nproc pin_access { args } {\\n  sta::parse_key_args \"pin_access\" args \\\\\\n      keys {-db_process_node -bottom_routing_layer -top_routing_layer -verbose \\\\\\n            -min_access_points -remote_host -remote_port -shared_volume -cloud_size } \\\\\\n      flags {-distributed}\\n  sta::check_argc_eq0 \"detailed_route_debug\" $args\\n  if [info exists keys(-db_process_node)] {\\n    set db_process_node $keys(-db_process_node)\\n  } else {\\n    set db_process_node \"\"\\n  }\\n  if { [info exists keys(-bottom_routing_layer)] } {\\n    set bottom_routing_layer $keys(-bottom_routing_layer)\\n  } else {\\n    set bottom_routing_layer \"\"\\n  }\\n  if { [info exists keys(-top_routing_layer)] } {\\n    set top_routing_layer $keys(-top_routing_layer)\\n  } else {\\n    set top_routing_layer \"\"\\n  }\\n  if { [info exists keys(-verbose)] } {\\n    sta::check_positive_integer \"-verbose\" $keys(-verbose)\\n    set verbose $keys(-verbose)\\n  } else {\\n    set verbose 1\\n  }\\n  if { [info exists keys(-min_access_points)] } {\\n    sta::check_cardinal \"-min_access_points\" $keys(-min_access_points)\\n    set min_access_points $keys(-min_access_points)\\n  } else {\\n    set min_access_points -1\\n  }\\n  if { [info exists flags(-distributed)] } {\\n    if { [info exists keys(-remote_host)] } {\\n      set rhost $keys(-remote_host)\\n    } else {\\n      utl::error DRT 552 \"-remote_host is required for distributed routing.\"\\n    }\\n    if { [info exists keys(-remote_port)] } {\\n      set rport $keys(-remote_port)\\n    } else {\\n      utl::error DRT 553 \"-remote_port is required for distributed routing.\"\\n    }\\n    if { [info exists keys(-shared_volume)] } {\\n      set vol $keys(-shared_volume)\\n    } else {\\n      utl::error DRT 554 \"-shared_volume is required for distributed routing.\"\\n    }\\n    if { [info exists keys(-cloud_size)] } {\\n      set cloudsz $keys(-cloud_size)\\n    } else {\\n      utl::error DRT 555 \"-cloud_size is required for distributed routing.\"\\n    }\\n    drt::detailed_route_distributed $rhost $rport $vol $cloudsz\\n  }\\n  drt::pin_access_cmd $db_process_node $bottom_routing_layer $top_routing_layer $verbose $min_access_points\\n}\\n\\nsta::define_cmd_args \"detailed_route_run_worker\" {\\n    [-dump_dir dir]\\n    [-worker_dir dir]\\n    [-drc_rpt drc]\\n}\\n\\nproc detailed_route_run_worker { args } {\\n  sta::parse_key_args \"detailed_route_run_worker\" args \\\\\\n      keys {-dump_dir -worker_dir -drc_rpt} \\\\\\n      flags {}\\n  sta::check_argc_eq0 \"detailed_route_run_worker\" $args\\n  if { [info exists keys(-dump_dir)] } {\\n    set dump_dir $keys(-dump_dir)\\n  } else {\\n    utl::error DRT 517 \"-dump_dir is required for detailed_route_run_worker command\"\\n  }\\n\\n  if { [info exists keys(-worker_dir)] } {\\n    set worker_dir $keys(-worker_dir)\\n  } else {\\n    utl::error DRT 520 \"-worker_dir is required for detailed_route_run_worker command\"\\n  }\\n\\n  if { [info exists keys(-drc_rpt)] } {\\n    set drc_rpt $keys(-drc_rpt)\\n  } else {\\n    set drc_rpt \"\"\\n  }\\n  drt::run_worker_cmd  $dump_dir $worker_dir $drc_rpt\\n}\\n\\nsta::define_cmd_args \"detailed_route_worker_debug\" {\\n    [-maze_end_iter iter]\\n    [-drc_cost d_cost]\\n    [-marker_cost m_cost]\\n    [-fixed_shape_cost f_cost]\\n    [-marker_decay m_decay]\\n    [-ripup_mode mode]\\n    [-follow_guide f_guide]\\n}', metadata={'source': 'src/drt/src/TritonRoute.tcl', 'file_path': 'src/drt/src/TritonRoute.tcl', 'file_name': 'TritonRoute.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='proc detailed_route_worker_debug { args } {\\n  sta::parse_key_args \"detailed_route_worker_debug\" args \\\\\\n      keys {-maze_end_iter -drc_cost -marker_cost -fixed_shape_cost -marker_decay -ripup_mode -follow_guide} \\\\\\n      flags {}\\n  if [info exists keys(-maze_end_iter)] {\\n    set maze_end_iter $keys(-maze_end_iter)\\n  } else {\\n    set maze_end_iter -1\\n  }\\n\\n  if [info exists keys(-drc_cost)] {\\n    set drc_cost $keys(-drc_cost)\\n  } else {\\n    set drc_cost -1\\n  }\\n\\n  if [info exists keys(-marker_cost)] {\\n    set marker_cost $keys(-marker_cost)\\n  } else {\\n    set marker_cost -1\\n  }\\n\\n  if [info exists keys(-fixed_shape_cost)] {\\n    set fixed_shape_cost $keys(-fixed_shape_cost)\\n  } else {\\n    set fixed_shape_cost -1\\n  }\\n\\n  if [info exists keys(-marker_decay)] {\\n    set marker_decay $keys(-marker_decay)\\n  } else {\\n    set marker_decay -1\\n  }\\n\\n  if [info exists keys(-ripup_mode)] {\\n    set ripup_mode $keys(-ripup_mode)\\n  } else {\\n    set ripup_mode -1\\n  }\\n\\n  if [info exists keys(-follow_guide)] {\\n    set follow_guide $keys(-follow_guide)\\n  } else {\\n    set follow_guide -1\\n  }\\n  drt::set_worker_debug_params $maze_end_iter $drc_cost $marker_cost $fixed_shape_cost $marker_decay $ripup_mode $follow_guide\\n}\\n\\nproc detailed_route_set_default_via { args } {\\n  sta::check_argc_eq1 \"detailed_route_set_default_via\" $args\\n  drt::detailed_route_set_default_via $args\\n}\\n\\nproc detailed_route_set_unidirectional_layer { args } {\\n  sta::check_argc_eq1 \"detailed_route_set_unidirectional_layer\" $args\\n  drt::detailed_route_set_unidirectional_layer $args\\n}\\n\\nnamespace eval drt {\\n\\nproc step_dr { args } {\\n  # args match FlexDR::SearchRepairArgs\\n  if { [llength $args] != 9 } {\\n    utl::error DRT 308 \"step_dr requires nine positional arguments.\"\\n  }\\n\\n  drt::detailed_route_step_drt {*}$args\\n}\\n\\nsta::define_cmd_args \"check_drc\" {\\n    [-box box]\\n    [-output_file filename]\\n}\\nproc check_drc { args } {\\n  sta::parse_key_args \"check_drc\" args \\\\\\n      keys { -box -output_file } \\\\\\n      flags {}\\n  sta::check_argc_eq0 \"check_drc\" $args\\n  set box { 0 0 0 0 }\\n  if [info exists keys(-box)] {\\n    set box $keys(-box)\\n    if { [llength $box] != 4 } {\\n      utl::error DRT 612 \"-box is a list of 4 coordinates.\"\\n    }    \\n  }\\n  lassign $box x1 y1 x2 y2\\n   if { [info exists keys(-output_file)] } {\\n    set output_file $keys(-output_file)\\n  } else {\\n    utl::error DRT 613 \"-output_file is required for check_drc command\"\\n  }\\n  drt::check_drc_cmd $output_file $x1 $y1 $x2 $y2\\n}\\n\\n}', metadata={'source': 'src/drt/src/TritonRoute.tcl', 'file_path': 'src/drt/src/TritonRoute.tcl', 'file_name': 'TritonRoute.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/*\\n * Copyright (c) 2022, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"frBaseTypes.h\"\\n\\n#include <iostream>\\n\\nnamespace fr {\\n\\nstd::ostream& operator<<(std::ostream& os, frMinstepTypeEnum type)\\n{\\n  switch (type) {\\n    case frMinstepTypeEnum::UNKNOWN:\\n      return os << \"UNKNOWN\";\\n    case frMinstepTypeEnum::INSIDECORNER:\\n      return os << \"INSIDECORNER\";\\n    case frMinstepTypeEnum::OUTSIDECORNER:\\n      return os << \"OUTSIDECORNER\";\\n    case frMinstepTypeEnum::STEP:\\n      return os << \"STEP\";\\n  }\\n  return os << \"Bad frMinstepTypeEnum\";\\n}\\n\\nstd::ostream& operator<<(std::ostream& os, frMinimumcutConnectionEnum conn)\\n{\\n  switch (conn) {\\n    case frMinimumcutConnectionEnum::UNKNOWN:\\n      return os << \"UNKNOWN\";\\n    case frMinimumcutConnectionEnum::FROMABOVE:\\n      return os << \"FROMABOVE\";\\n    case frMinimumcutConnectionEnum::FROMBELOW:\\n      return os << \"FROMBELOW\";\\n  }\\n  return os << \"Bad frMinimumcutConnectionEnum\";\\n}\\n\\nstd::ostream& operator<<(std::ostream& os, frCornerTypeEnum type)\\n{\\n  switch (type) {\\n    case frCornerTypeEnum::UNKNOWN:\\n      return os << \"UNKNOWN\";\\n    case frCornerTypeEnum::CONCAVE:\\n      return os << \"CONCAVE\";\\n    case frCornerTypeEnum::CONVEX:\\n      return os << \"CONVEX\";\\n  }\\n  return os << \"Bad frCornerTypeEnum\";\\n}', metadata={'source': 'src/drt/src/frBaseTypes.cpp', 'file_path': 'src/drt/src/frBaseTypes.cpp', 'file_name': 'frBaseTypes.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='std::ostream& operator<<(std::ostream& os, frBlockObjectEnum type)\\n{\\n  switch (type) {\\n    case frBlockObjectEnum::frcNet:\\n      return os << \"frcNet\";\\n    case frBlockObjectEnum::frcBTerm:\\n      return os << \"frcBTerm\";\\n    case frBlockObjectEnum::frcMTerm:\\n      return os << \"frcMTerm\";\\n    case frBlockObjectEnum::frcInst:\\n      return os << \"frcInst\";\\n    case frBlockObjectEnum::frcVia:\\n      return os << \"frcVia\";\\n    case frBlockObjectEnum::frcBPin:\\n      return os << \"frcBPin\";\\n    case frBlockObjectEnum::frcMPin:\\n      return os << \"frcMPin\";\\n    case frBlockObjectEnum::frcInstTerm:\\n      return os << \"frcInstTerm\";\\n    case frBlockObjectEnum::frcRect:\\n      return os << \"frcRect\";\\n    case frBlockObjectEnum::frcPolygon:\\n      return os << \"frcPolygon\";\\n    case frBlockObjectEnum::frcSteiner:\\n      return os << \"frcSteiner\";\\n    case frBlockObjectEnum::frcRoute:\\n      return os << \"frcRoute\";\\n    case frBlockObjectEnum::frcPathSeg:\\n      return os << \"frcPathSeg\";\\n    case frBlockObjectEnum::frcGuide:\\n      return os << \"frcGuide\";\\n    case frBlockObjectEnum::frcBlockage:\\n      return os << \"frcBlockage\";\\n    case frBlockObjectEnum::frcLayerBlockage:\\n      return os << \"frcLayerBlockage\";\\n    case frBlockObjectEnum::frcBlock:\\n      return os << \"frcBlock\";\\n    case frBlockObjectEnum::frcMaster:\\n      return os << \"frcMaster\";\\n    case frBlockObjectEnum::frcBoundary:\\n      return os << \"frcBoundary\";\\n    case frBlockObjectEnum::frcInstBlockage:\\n      return os << \"frcInstBlockage\";\\n    case frBlockObjectEnum::frcAccessPattern:\\n      return os << \"frcAccessPattern\";\\n    case frBlockObjectEnum::frcMarker:\\n      return os << \"frcMarker\";\\n    case frBlockObjectEnum::frcNode:\\n      return os << \"frcNode\";\\n    case frBlockObjectEnum::frcPatchWire:\\n      return os << \"frcPatchWire\";\\n    case frBlockObjectEnum::frcRPin:\\n      return os << \"frcRPin\";\\n    case frBlockObjectEnum::frcAccessPoint:\\n      return os << \"frcAccessPoint\";\\n    case frBlockObjectEnum::frcAccessPoints:\\n      return os << \"frcAccessPoints\";\\n    case frBlockObjectEnum::frcPinAccess:\\n      return os << \"frcPinAccess\";\\n    case frBlockObjectEnum::frcCMap:\\n      return os << \"frcCMap\";\\n    case frBlockObjectEnum::frcGCellPattern:\\n      return os << \"frcGCellPattern\";\\n    case frBlockObjectEnum::frcTrackPattern:\\n      return os << \"frcTrackPattern\";\\n    case frBlockObjectEnum::grcNode:\\n      return os << \"grcNode\";\\n    case frBlockObjectEnum::grcNet:\\n      return os << \"grcNet\";\\n    case frBlockObjectEnum::grcPin:\\n      return os << \"grcPin\";\\n    case frBlockObjectEnum::grcAccessPattern:\\n      return os << \"grcAccessPattern\";\\n    case frBlockObjectEnum::grcPathSeg:\\n      return os << \"grcPathSeg\";\\n    case frBlockObjectEnum::grcRef:\\n      return os << \"grcRef\";\\n    case frBlockObjectEnum::grcVia:\\n      return os << \"grcVia\";\\n    case frBlockObjectEnum::drcNet:\\n      return os << \"drcNet\";\\n    case frBlockObjectEnum::drcPin:\\n      return os << \"drcPin\";\\n    case frBlockObjectEnum::drcAccessPattern:\\n      return os << \"drcAccessPattern\";\\n    case frBlockObjectEnum::drcPathSeg:\\n      return os << \"drcPathSeg\";\\n    case frBlockObjectEnum::drcVia:\\n      return os << \"drcVia\";\\n    case frBlockObjectEnum::drcMazeMarker:\\n      return os << \"drcMazeMarker\";\\n    case frBlockObjectEnum::drcPatchWire:\\n      return os << \"drcPatchWire\";\\n    case frBlockObjectEnum::tacTrack:\\n      return os << \"tacTrack\";\\n    case frBlockObjectEnum::tacPin:\\n      return os << \"tacPin\";\\n    case frBlockObjectEnum::tacPathSeg:\\n      return os << \"tacPathSeg\";\\n    case frBlockObjectEnum::tacVia:\\n      return os << \"tacVia\";\\n    case frBlockObjectEnum::gccNet:\\n      return os << \"gccNet\";\\n    case frBlockObjectEnum::gccPin:\\n      return os << \"gccPin\";\\n    case frBlockObjectEnum::gccEdge:\\n      return os << \"gccEdge\";\\n    case frBlockObjectEnum::gccRect:\\n      return os << \"gccRect\";\\n    case frBlockObjectEnum::gccPolygon:\\n      return os << \"gccPolygon\";\\n  }', metadata={'source': 'src/drt/src/frBaseTypes.cpp', 'file_path': 'src/drt/src/frBaseTypes.cpp', 'file_name': 'frBaseTypes.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='return os << \"gccEdge\";\\n    case frBlockObjectEnum::gccRect:\\n      return os << \"gccRect\";\\n    case frBlockObjectEnum::gccPolygon:\\n      return os << \"gccPolygon\";\\n  }\\n  return os << \"Bad frBlockObjectEnum\";\\n}', metadata={'source': 'src/drt/src/frBaseTypes.cpp', 'file_path': 'src/drt/src/frBaseTypes.cpp', 'file_name': 'frBaseTypes.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='std::ostream& operator<<(std::ostream& os, frConstraintTypeEnum type)\\n{\\n  switch (type) {\\n    case frConstraintTypeEnum::frcShortConstraint:\\n      return os << \"frcShortConstraint\";\\n    case frConstraintTypeEnum::frcAreaConstraint:\\n      return os << \"frcAreaConstraint\";\\n    case frConstraintTypeEnum::frcMinWidthConstraint:\\n      return os << \"frcMinWidthConstraint\";\\n    case frConstraintTypeEnum::frcSpacingConstraint:\\n      return os << \"frcSpacingConstraint\";\\n    case frConstraintTypeEnum::frcSpacingEndOfLineConstraint:\\n      return os << \"frcSpacingEndOfLineConstraint\";\\n    case frConstraintTypeEnum::frcSpacingEndOfLineParallelEdgeConstraint:\\n      return os << \"frcSpacingEndOfLineParallelEdgeConstraint\";\\n    case frConstraintTypeEnum::frcSpacingTableConstraint:\\n      return os << \"frcSpacingTableConstraint\";\\n    case frConstraintTypeEnum::frcSpacingTablePrlConstraint:\\n      return os << \"frcSpacingTablePrlConstraint\";\\n    case frConstraintTypeEnum::frcSpacingTableTwConstraint:\\n      return os << \"frcSpacingTableTwConstraint\";\\n    case frConstraintTypeEnum::frcLef58SpacingTableConstraint:\\n      return os << \"frcLef58SpacingTableConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingTableConstraint:\\n      return os << \"frcLef58CutSpacingTableConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingTablePrlConstraint:\\n      return os << \"frcLef58CutSpacingTablePrlConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingTableLayerConstraint:\\n      return os << \"frcLef58CutSpacingTableLayerConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingConstraint:\\n      return os << \"frcLef58CutSpacingConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingParallelWithinConstraint:\\n      return os << \"frcLef58CutSpacingParallelWithinConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingAdjacentCutsConstraint:\\n      return os << \"frcLef58CutSpacingAdjacentCutsConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingLayerConstraint:\\n      return os << \"frcLef58CutSpacingLayerConstraint\";\\n    case frConstraintTypeEnum::frcCutSpacingConstraint:\\n      return os << \"frcCutSpacingConstraint\";\\n    case frConstraintTypeEnum::frcMinStepConstraint:\\n      return os << \"frcMinStepConstraint\";\\n    case frConstraintTypeEnum::frcLef58MinStepConstraint:\\n      return os << \"frcLef58MinStepConstraint\";\\n    case frConstraintTypeEnum::frcMinimumcutConstraint:\\n      return os << \"frcMinimumcutConstraint\";\\n    case frConstraintTypeEnum::frcOffGridConstraint:\\n      return os << \"frcOffGridConstraint\";\\n    case frConstraintTypeEnum::frcMinEnclosedAreaConstraint:\\n      return os << \"frcMinEnclosedAreaConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingConstraint:\\n      return os << \"frcLef58CornerSpacingConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingConcaveCornerConstraint:\\n      return os << \"frcLef58CornerSpacingConcaveCornerConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingConvexCornerConstraint:\\n      return os << \"frcLef58CornerSpacingConvexCornerConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingSpacingConstraint:\\n      return os << \"frcLef58CornerSpacingSpacingConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingSpacing1DConstraint:\\n      return os << \"frcLef58CornerSpacingSpacing1DConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingSpacing2DConstraint:\\n      return os << \"frcLef58CornerSpacingSpacing2DConstraint\";\\n    case frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint:\\n      return os << \"frcLef58SpacingEndOfLineConstraint\";\\n    case frConstraintTypeEnum::frcLef58SpacingEndOfLineWithinConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinConstraint\";\\n    case frConstraintTypeEnum::frcLef58SpacingEndOfLineWithinEndToEndConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinEndToEndConstraint\";\\n    case frConstraintTypeEnum::\\n        frcLef58SpacingEndOfLineWithinEncloseCutConstraint:', metadata={'source': 'src/drt/src/frBaseTypes.cpp', 'file_path': 'src/drt/src/frBaseTypes.cpp', 'file_name': 'frBaseTypes.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='return os << \"frcLef58SpacingEndOfLineWithinEndToEndConstraint\";\\n    case frConstraintTypeEnum::\\n        frcLef58SpacingEndOfLineWithinEncloseCutConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinEncloseCutConstraint\";\\n    case frConstraintTypeEnum::\\n        frcLef58SpacingEndOfLineWithinParallelEdgeConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinParallelEdgeConstraint\";\\n    case frConstraintTypeEnum::\\n        frcLef58SpacingEndOfLineWithinMaxMinLengthConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinMaxMinLengthConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutClassConstraint:\\n      return os << \"frcLef58CutClassConstraint\";\\n    case frConstraintTypeEnum::frcNonSufficientMetalConstraint:\\n      return os << \"frcNonSufficientMetalConstraint\";\\n    case frConstraintTypeEnum::frcSpacingSamenetConstraint:\\n      return os << \"frcSpacingSamenetConstraint\";\\n    case frConstraintTypeEnum::frcLef58RightWayOnGridOnlyConstraint:\\n      return os << \"frcLef58RightWayOnGridOnlyConstraint\";\\n    case frConstraintTypeEnum::frcLef58RectOnlyConstraint:\\n      return os << \"frcLef58RectOnlyConstraint\";\\n    case frConstraintTypeEnum::frcRecheckConstraint:\\n      return os << \"frcRecheckConstraint\";\\n    case frConstraintTypeEnum::frcSpacingTableInfluenceConstraint:\\n      return os << \"frcSpacingTableInfluenceConstraint\";\\n    case frConstraintTypeEnum::frcLef58EolExtensionConstraint:\\n      return os << \"frcLef58EolExtensionConstraint\";\\n    case frConstraintTypeEnum::frcLef58EolKeepOutConstraint:\\n      return os << \"frcLef58EolKeepOutConstraint\";\\n    case frConstraintTypeEnum::frcLef58MinimumCutConstraint:\\n      return os << \"frcLef58MinimumCutConstraint\";\\n    case frConstraintTypeEnum::frcMetalWidthViaConstraint:\\n      return os << \"frcMetalWidthViaConstraint\";\\n    case frConstraintTypeEnum::frcLef58AreaConstraint:\\n      return os << \"frcLef58AreaConstraint\";\\n    case frConstraintTypeEnum::frcLef58KeepOutZoneConstraint:\\n      return os << \"frcLef58KeepOutZoneConstraint\";\\n  }\\n  return os << \"Bad frConstraintTypeEnum\";\\n}', metadata={'source': 'src/drt/src/frBaseTypes.cpp', 'file_path': 'src/drt/src/frBaseTypes.cpp', 'file_name': 'frBaseTypes.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='}  // namespace fr', metadata={'source': 'src/drt/src/frBaseTypes.cpp', 'file_path': 'src/drt/src/frBaseTypes.cpp', 'file_name': 'frBaseTypes.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/* Authors: Lutong Wang and Bangqi Xu */\\n/*\\n * Copyright (c) 2019, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#include <boost/geometry/geometries/box.hpp>\\n#include <boost/geometry/geometries/point_xy.hpp>\\n#include <boost/geometry/geometries/segment.hpp>\\n#include <boost/geometry/strategies/strategies.hpp>\\n#include <boost/serialization/base_object.hpp>\\n#include <cstdint>\\n#include <list>\\n#include <map>\\n#include <string>\\n#include <utility>\\n#include <vector>\\n\\n#include \"odb/dbTypes.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace odb {\\nclass Rect;\\n}\\nnamespace boost::serialization {\\nclass access;\\n}\\n\\nnamespace fr {\\nusing Logger = utl::Logger;\\nconst utl::ToolId DRT = utl::DRT;\\nusing frLayerNum = int;\\nusing frCoord = int;\\nusing frArea = uint64_t;\\nusing frSquaredDistance = uint64_t;\\nusing frUInt4 = unsigned int;\\nusing frDist = double;\\nusing frString = std::string;\\nusing frCost = unsigned int;\\nusing frMIdx = int;  // negative value expected\\ntemplate <typename T>\\nusing frCollection = std::vector<T>;\\ntemplate <typename T>\\nusing frVector = std::vector<T>;\\ntemplate <typename T>\\nusing frList = std::list<T>;\\ntemplate <typename T>\\nusing frListIter = typename std::list<T>::iterator;\\nusing odb::dbIoType;\\nusing odb::dbMasterType;\\nusing odb::dbSigType;\\nusing odb::dbTechLayerDir;\\nusing odb::dbTechLayerType;\\n\\nenum frEndStyleEnum\\n{\\n  frcTruncateEndStyle = 0,  // ext = 0\\n  frcExtendEndStyle = 1,    // ext = half width\\n  frcVariableEndStyle = 2   // ext = variable\\n};\\nenum frBlockObjectEnum\\n{\\n  frcNet,\\n  frcBTerm,\\n  frcMTerm,\\n  frcInst,\\n  frcVia,\\n  frcBPin,\\n  frcMPin,\\n  frcInstTerm,\\n  frcRect,\\n  frcPolygon,\\n  frcSteiner,\\n  frcRoute,\\n  frcPathSeg,\\n  frcGuide,\\n  frcBlockage,\\n  frcLayerBlockage,\\n  frcBlock,\\n  frcMaster,\\n  frcBoundary,\\n  frcInstBlockage,\\n  frcAccessPattern,\\n  frcMarker,\\n  frcNode,\\n  frcPatchWire,\\n  frcRPin,\\n  frcAccessPoint,\\n  frcAccessPoints,\\n  frcPinAccess,\\n  frcCMap,\\n  frcGCellPattern,\\n  frcTrackPattern,\\n  grcNode,\\n  grcNet,\\n  grcPin,\\n  grcAccessPattern,\\n  grcPathSeg,\\n  grcRef,\\n  grcVia,\\n  drcNet,\\n  drcPin,\\n  drcAccessPattern,\\n  drcPathSeg,\\n  drcVia,\\n  drcMazeMarker,\\n  drcPatchWire,\\n  tacTrack,\\n  tacPin,\\n  tacPathSeg,\\n  tacVia,\\n  gccNet,\\n  gccPin,\\n  gccEdge,\\n  gccRect,\\n  gccPolygon\\n};\\n\\nstd::ostream& operator<<(std::ostream& os, frBlockObjectEnum type);\\n\\nenum class frGuideEnum\\n{\\n  frcGuideX,\\n  frcGuideGlobal,\\n  frcGuideTrunk,\\n  frcGuideShortConn\\n};\\nenum class frNodeTypeEnum\\n{\\n  frcSteiner,\\n  frcBoundaryPin,\\n  frcPin\\n};', metadata={'source': 'src/drt/src/frBaseTypes.h', 'file_path': 'src/drt/src/frBaseTypes.h', 'file_name': 'frBaseTypes.h', 'file_type': '.h'}),\n",
       " Document(page_content='enum class frGuideEnum\\n{\\n  frcGuideX,\\n  frcGuideGlobal,\\n  frcGuideTrunk,\\n  frcGuideShortConn\\n};\\nenum class frNodeTypeEnum\\n{\\n  frcSteiner,\\n  frcBoundaryPin,\\n  frcPin\\n};\\n\\nenum class frConstraintTypeEnum\\n{  // check FlexDR.h fixMode\\n  frcShortConstraint = 0,\\n  frcAreaConstraint = 1,\\n  frcMinWidthConstraint = 2,\\n  frcSpacingConstraint = 3,\\n  frcSpacingEndOfLineConstraint = 4,\\n  frcSpacingEndOfLineParallelEdgeConstraint = 5,  // not supported\\n  frcSpacingTableConstraint = 6,                  // not supported\\n  frcSpacingTablePrlConstraint = 7,\\n  frcSpacingTableTwConstraint = 8,\\n  frcLef58SpacingTableConstraint = 9,               // not supported\\n  frcLef58CutSpacingTableConstraint = 10,           // not supported\\n  frcLef58CutSpacingTablePrlConstraint = 11,        // not supported\\n  frcLef58CutSpacingTableLayerConstraint = 12,      // not supported\\n  frcLef58CutSpacingConstraint = 13,                // not supported\\n  frcLef58CutSpacingParallelWithinConstraint = 14,  // not supported\\n  frcLef58CutSpacingAdjacentCutsConstraint = 15,    // not supported\\n  frcLef58CutSpacingLayerConstraint = 16,           // not supported\\n  frcCutSpacingConstraint = 17,\\n  frcMinStepConstraint,\\n  frcLef58MinStepConstraint,\\n  frcMinimumcutConstraint,\\n  frcOffGridConstraint,\\n  frcMinEnclosedAreaConstraint,\\n  frcLef58CornerSpacingConstraint,               // not supported\\n  frcLef58CornerSpacingConcaveCornerConstraint,  // not supported\\n  frcLef58CornerSpacingConvexCornerConstraint,   // not supported\\n  frcLef58CornerSpacingSpacingConstraint,        // not supported\\n  frcLef58CornerSpacingSpacing1DConstraint,      // not supported\\n  frcLef58CornerSpacingSpacing2DConstraint,      // not supported\\n  frcLef58SpacingEndOfLineConstraint,\\n  frcLef58SpacingEndOfLineWithinConstraint,\\n  frcLef58SpacingEndOfLineWithinEndToEndConstraint,  // not supported\\n  frcLef58SpacingEndOfLineWithinEncloseCutConstraint,\\n  frcLef58SpacingEndOfLineWithinParallelEdgeConstraint,\\n  frcLef58SpacingEndOfLineWithinMaxMinLengthConstraint,\\n  frcLef58CutClassConstraint,  // not supported\\n  frcNonSufficientMetalConstraint,\\n  frcSpacingSamenetConstraint,\\n  frcLef58RightWayOnGridOnlyConstraint,\\n  frcLef58RectOnlyConstraint,\\n  frcRecheckConstraint,\\n  frcSpacingTableInfluenceConstraint,\\n  frcLef58EolExtensionConstraint,\\n  frcLef58EolKeepOutConstraint,\\n  frcLef58MinimumCutConstraint,\\n  frcMetalWidthViaConstraint,\\n  frcLef58AreaConstraint,\\n  frcLef58KeepOutZoneConstraint\\n};\\n\\nstd::ostream& operator<<(std::ostream& os, frConstraintTypeEnum type);\\n\\nenum class frCornerTypeEnum\\n{\\n  UNKNOWN,\\n  CONCAVE,\\n  CONVEX\\n};\\n\\nstd::ostream& operator<<(std::ostream& os, frCornerTypeEnum type);\\n\\nenum class frCornerDirEnum\\n{\\n  UNKNOWN,\\n  NE,\\n  SE,\\n  SW,\\n  NW\\n};\\n\\nenum class frMinimumcutConnectionEnum\\n{\\n  UNKNOWN = -1,\\n  FROMABOVE = 0,\\n  FROMBELOW = 1\\n};\\n\\nstd::ostream& operator<<(std::ostream& os, frMinimumcutConnectionEnum conn);\\n\\nenum class frMinstepTypeEnum\\n{\\n  UNKNOWN = -1,\\n  INSIDECORNER = 0,\\n  OUTSIDECORNER = 1,\\n  STEP = 2\\n};\\n\\nstd::ostream& operator<<(std::ostream& os, frMinstepTypeEnum type);\\n\\n#define OPPOSITEDIR 7  // used in FlexGC_main.cpp\\nenum class frDirEnum\\n{\\n  UNKNOWN = 0,\\n  D = 1,\\n  S = 2,\\n  W = 3,\\n  E = 4,\\n  N = 5,\\n  U = 6\\n};\\n\\nstatic constexpr frDirEnum frDirEnumAll[] = {frDirEnum::D,\\n                                             frDirEnum::S,\\n                                             frDirEnum::W,\\n                                             frDirEnum::E,\\n                                             frDirEnum::N,\\n                                             frDirEnum::U};\\n\\nstatic constexpr frDirEnum frDirEnumPlanar[]\\n    = {frDirEnum::S, frDirEnum::W, frDirEnum::E, frDirEnum::N};\\n\\nenum class AccessPointTypeEnum\\n{\\n  Ideal,\\n  Good,\\n  Offgrid,\\n  None\\n};\\n\\n// note: In ascending cost order for FlexPA\\nenum class frAccessPointEnum\\n{\\n  OnGrid = 0,\\n  HalfGrid = 1,\\n  Center = 2,\\n  EncOpt = 3,\\n  NearbyGrid = 4  // nearby grid or 1/2 grid\\n};\\n\\nenum class RipUpMode\\n{\\n  DRC = 0,\\n  ALL = 1,\\n  NEARDRC = 2\\n};', metadata={'source': 'src/drt/src/frBaseTypes.h', 'file_path': 'src/drt/src/frBaseTypes.h', 'file_name': 'frBaseTypes.h', 'file_type': '.h'}),\n",
       " Document(page_content='enum class RipUpMode\\n{\\n  DRC = 0,\\n  ALL = 1,\\n  NEARDRC = 2\\n};\\n\\nnamespace bg = boost::geometry;\\n\\ntypedef bg::model::d2::point_xy<frCoord, bg::cs::cartesian> point_t;\\ntypedef bg::model::box<point_t> box_t;\\ntypedef bg::model::segment<point_t> segment_t;\\n\\ntemplate <typename T>\\nusing rq_box_value_t = std::pair<odb::Rect, T>;\\n\\nstruct frDebugSettings\\n{\\n  frDebugSettings()\\n      : debugDR(false),\\n        debugDumpDR(false),\\n        debugMaze(false),\\n        debugPA(false),\\n        debugTA(false),\\n        draw(true),\\n        allowPause(true),\\n        x(-1),\\n        y(-1),\\n        iter(0),\\n        paMarkers(false),\\n        paEdge(false),\\n        paCommit(false),\\n        mazeEndIter(-1),\\n        drcCost(-1),\\n        markerCost(-1),\\n        fixedShapeCost(-1),\\n        markerDecay(-1),\\n        ripupMode(-1),\\n        followGuide(-1),\\n        writeNetTracks(false)\\n\\n  {\\n  }\\n\\n  bool is_on() const { return debugDR || debugPA; }\\n\\n  bool debugDR;\\n  bool debugDumpDR;\\n  bool debugMaze;\\n  bool debugPA;\\n  bool debugTA;\\n  bool draw;\\n  bool allowPause;\\n  std::string netName;\\n  std::string pinName;\\n  int x;\\n  int y;\\n  int iter;\\n  bool paMarkers;\\n  bool paEdge;\\n  bool paCommit;\\n  std::string dumpDir;\\n\\n  int mazeEndIter;\\n  int drcCost;\\n  int markerCost;\\n  int fixedShapeCost;\\n  float markerDecay;\\n  int ripupMode;\\n  int followGuide;\\n  bool writeNetTracks;\\n};\\n\\n// Avoids the need to split the whole serializer like\\n// BOOST_SERIALIZATION_SPLIT_MEMBER while still allowing for read/write\\n// specific code.\\ntemplate <class Archive>\\ninline bool is_loading(const Archive& ar)\\n{\\n  return std::is_same<typename Archive::is_loading, boost::mpl::true_>::value;\\n}\\n\\n}  // namespace fr', metadata={'source': 'src/drt/src/frBaseTypes.h', 'file_path': 'src/drt/src/frBaseTypes.h', 'file_name': 'frBaseTypes.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Authors: Lutong Wang and Bangqi Xu */\\n/*\\n * Copyright (c) 2019, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#include <memory>\\n#include <string>\\n\\n#include \"db/obj/frBlock.h\"\\n#include \"db/obj/frMaster.h\"\\n#include \"db/tech/frTechObject.h\"\\n#include \"distributed/drUpdate.h\"\\n#include \"frBaseTypes.h\"\\n#include \"frRegionQuery.h\"\\n#include \"global.h\"\\n\\nnamespace fr {\\nnamespace io {\\nclass Parser;\\n}\\nclass frDesign\\n{\\n public:\\n  // constructors\\n  frDesign(Logger* logger)\\n      : topBlock_(nullptr),\\n        tech_(std::make_unique<frTechObject>()),\\n        rq_(std::make_unique<frRegionQuery>(this, logger)),\\n        updates_sz_(0),\\n        version_(0)\\n  {\\n  }\\n  frDesign() : topBlock_(nullptr), tech_(nullptr), rq_(nullptr) {}\\n  // getters\\n  frBlock* getTopBlock() const { return topBlock_.get(); }\\n  frTechObject* getTech() const { return tech_.get(); }\\n  frRegionQuery* getRegionQuery() const { return rq_.get(); }\\n  std::vector<std::unique_ptr<frMaster>>& getMasters() { return masters_; }\\n  const std::vector<std::unique_ptr<frMaster>>& getMasters() const\\n  {\\n    return masters_;\\n  }\\n  const std::vector<std::string>& getUserSelectedVias() const\\n  {\\n    return user_selected_vias_;\\n  }\\n  // setters\\n  void setTopBlock(std::unique_ptr<frBlock> in) { topBlock_ = std::move(in); }\\n  void setTech(std::unique_ptr<frTechObject> in) { tech_ = std::move(in); }\\n  void addMaster(std::unique_ptr<frMaster> in)\\n  {\\n    name2master_[in->getName()] = in.get();\\n    masters_.push_back(std::move(in));\\n  }\\n  void addUserSelectedVia(const std::string& viaName)\\n  {\\n    user_selected_vias_.push_back(viaName);\\n  }\\n  // others\\n  friend class io::Parser;\\n  bool isHorizontalLayer(frLayerNum l) const\\n  {\\n    return getTech()->isHorizontalLayer(l);\\n  }\\n  bool isVerticalLayer(frLayerNum l) const\\n  {\\n    return getTech()->isVerticalLayer(l);\\n  }\\n  std::vector<frTrackPattern*> getPrefDirTracks(frCoord layerNum) const\\n  {\\n    return getTopBlock()->getTrackPatterns(layerNum, isVerticalLayer(layerNum));\\n  }\\n  std::vector<frTrackPattern*> getNonPrefDirTracks(frCoord layerNum) const\\n  {\\n    return getTopBlock()->getTrackPatterns(layerNum,\\n                                           !isVerticalLayer(layerNum));\\n  }', metadata={'source': 'src/drt/src/frDesign.h', 'file_path': 'src/drt/src/frDesign.h', 'file_name': 'frDesign.h', 'file_type': '.h'}),\n",
       " Document(page_content='void addUpdate(const drUpdate& update)\\n  {\\n    if (updates_.size() == 0)\\n      updates_.resize(MAX_THREADS * 2);\\n    auto num_batches = updates_.size();\\n    updates_[updates_sz_++ % num_batches].push_back(update);\\n  }\\n  const std::vector<std::vector<drUpdate>>& getUpdates() const\\n  {\\n    return updates_;\\n  }\\n  bool hasUpdates() const { return updates_sz_ != 0; }\\n  void clearUpdates()\\n  {\\n    updates_.clear();\\n    updates_sz_ = 0;\\n  }\\n  void incrementVersion() { ++version_; }\\n  int getVersion() const { return version_; }\\n\\n  ~frDesign() {}\\n\\n private:\\n  std::unique_ptr<frBlock> topBlock_;\\n  std::map<frString, frMaster*> name2master_;\\n  std::vector<std::unique_ptr<frMaster>> masters_;\\n  std::unique_ptr<frTechObject> tech_;\\n  std::unique_ptr<frRegionQuery> rq_;\\n  std::vector<std::vector<drUpdate>> updates_;\\n  int updates_sz_;\\n  std::vector<std::string> user_selected_vias_;\\n  int version_;\\n};\\n}  // namespace fr', metadata={'source': 'src/drt/src/frDesign.h', 'file_path': 'src/drt/src/frDesign.h', 'file_name': 'frDesign.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Authors: Matt Liberty */\\n/*\\n * Copyright (c) 2020, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#ifdef HAS_VTUNE\\n#include <ittnotify.h>\\n#endif\\n\\nnamespace fr {\\n\\n#ifdef HAS_VTUNE\\n// This class make a VTune task in its scope (RAII).  This is useful\\n// in VTune to see where the runtime is going with more domain specific\\n// display.\\nclass ProfileTask\\n{\\n public:\\n  ProfileTask(const char* name) : done_(false)\\n  {\\n    domain_ = __itt_domain_create(\"TritonRoute\");\\n    name_ = __itt_string_handle_create(name);\\n    __itt_task_begin(domain_, __itt_null, __itt_null, name_);\\n  }\\n\\n  ~ProfileTask()\\n  {\\n    if (!done_)\\n      __itt_task_end(domain_);\\n  }\\n\\n  // Useful if you don\\'t want to have to introduce a scope\\n  // just to note a task.\\n  void done()\\n  {\\n    done_ = true;\\n    __itt_task_end(domain_);\\n  }\\n\\n private:\\n  __itt_domain* domain_;\\n  __itt_string_handle* name_;\\n  bool done_;\\n};\\n\\n#else\\n\\n// No-op version\\nclass ProfileTask\\n{\\n public:\\n  ProfileTask(const char* name) {}\\n  void done() {}\\n};\\n#endif\\n\\n}  // namespace fr', metadata={'source': 'src/drt/src/frProfileTask.h', 'file_path': 'src/drt/src/frProfileTask.h', 'file_name': 'frProfileTask.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Authors: Matt Liberty */\\n/*\\n * Copyright (c) 2020, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#include <boost/geometry/algorithms/covered_by.hpp>\\n#include <boost/geometry/algorithms/equals.hpp>\\n#include <boost/geometry/geometries/register/box.hpp>\\n#include <boost/geometry/geometries/register/point.hpp>\\n\\n#include \"db/infra/frBox.h\"\\n#include \"db/infra/frPoint.h\"\\n#include \"serialization.h\"\\n\\nnamespace bgi = boost::geometry::index;\\n\\n// Enable Point & Rect to be used with boost geometry\\nBOOST_GEOMETRY_REGISTER_POINT_2D_GET_SET(odb::Point,\\n                                         fr::frCoord,\\n                                         cs::cartesian,\\n                                         x,\\n                                         y,\\n                                         setX,\\n                                         setY)\\n\\nBOOST_GEOMETRY_REGISTER_BOX(odb::Rect, odb::Point, ll(), ur())\\n\\nnamespace fr {\\n\\ntemplate <typename T, typename Key = Rect>\\nusing RTree = bgi::rtree<std::pair<Key, T>, bgi::quadratic<16>>;\\n\\n}  // namespace fr', metadata={'source': 'src/drt/src/frRTree.h', 'file_path': 'src/drt/src/frRTree.h', 'file_name': 'frRTree.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Authors: Lutong Wang and Bangqi Xu */\\n/*\\n * Copyright (c) 2019, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"frRegionQuery.h\"\\n\\n#include <boost/polygon/polygon.hpp>\\n#include <iostream>\\n\\n#include \"frDesign.h\"\\n#include \"frRTree.h\"\\n#include \"global.h\"\\n#include \"utl/algorithms.h\"\\n\\nusing namespace fr;\\nusing utl::enumerate;\\nnamespace gtl = boost::polygon;\\n\\nstruct frRegionQuery::Impl\\n{\\n  template <typename T>\\n  using RTreesByLayer = std::vector<RTree<T>>;\\n\\n  template <typename T>\\n  using ObjectsByLayer = std::vector<Objects<T>>;\\n\\n  frDesign* design_;\\n  Logger* logger_;\\n  // only for pin shapes, obs and snet\\n  RTreesByLayer<frBlockObject*> shapes_;\\n  RTreesByLayer<frGuide*> guides_;\\n  RTreesByLayer<frNet*> origGuides_;  // non-processed guides;\\n  RTree<frBlockObject*> grPins_;\\n  RTreesByLayer<frRPin*> rpins_;  // only for rpins\\n  // only for gr objs, via only in via layer\\n  RTreesByLayer<grBlockObject*> grObjs_;\\n  // only for dr objs, via only in via layer\\n  RTreesByLayer<frBlockObject*> drObjs_;\\n  RTreesByLayer<frMarker*> markers_;  // use init()\\n\\n  Impl() = default;\\n  void init();\\n  void initOrigGuide(map<frNet*, vector<frRect>, frBlockObjectComp>& tmpGuides);\\n  void initGuide();\\n  void initRPin();\\n  void initGRPin(vector<pair<frBlockObject*, Point>>& in);\\n  void initDRObj();\\n  void initGRObj();\\n\\n  void add(frShape* in, ObjectsByLayer<frBlockObject>& allShapes);\\n  void add(frVia* in, ObjectsByLayer<frBlockObject>& allShapes);\\n  void add(frInstTerm* in, ObjectsByLayer<frBlockObject>& allShapes);\\n  void add(frBTerm* in, ObjectsByLayer<frBlockObject>& allShapes);\\n  void add(frBlockage* in, ObjectsByLayer<frBlockObject>& allShapes);\\n  void add(frInstBlockage* in, ObjectsByLayer<frBlockObject>& allShapes);\\n  void addGuide(frGuide* in, ObjectsByLayer<frGuide>& allShapes);\\n  void addOrigGuide(frNet* net,\\n                    const frRect& rect,\\n                    ObjectsByLayer<frNet>& allShapes);\\n  void addDRObj(frShape* in, ObjectsByLayer<frBlockObject>& allShapes);\\n  void addDRObj(frVia* in, ObjectsByLayer<frBlockObject>& allShapes);\\n  void addRPin(frRPin* rpin, ObjectsByLayer<frRPin>& allRPins);\\n  void addGRObj(grShape* in, ObjectsByLayer<grBlockObject>& allShapes);\\n  void addGRObj(grVia* in, ObjectsByLayer<grBlockObject>& allShapes);\\n  void addGRObj(grShape* in);\\n  void addGRObj(grVia* in);\\n};', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='frRegionQuery::frRegionQuery(frDesign* design, Logger* logger)\\n    : impl_(make_unique<Impl>())\\n{\\n  impl_->design_ = design;\\n  impl_->logger_ = logger;\\n}\\n\\nfrRegionQuery::frRegionQuery() : impl_(nullptr)\\n{\\n}\\n\\nfrRegionQuery::~frRegionQuery() = default;\\n\\nfrDesign* frRegionQuery::getDesign() const\\n{\\n  return impl_->design_;\\n}\\n\\nvoid frRegionQuery::Impl::add(frShape* shape,\\n                              ObjectsByLayer<frBlockObject>& allShapes)\\n{\\n  if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect) {\\n    Rect frb = shape->getBBox();\\n    allShapes.at(shape->getLayerNum()).push_back(make_pair(frb, shape));\\n  } else {\\n    logger_->error(DRT, 5, \"Unsupported region query add.\");\\n  }\\n}\\n\\nvoid frRegionQuery::addDRObj(frShape* shape)\\n{\\n  if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect\\n      || shape->typeId() == frcPatchWire) {\\n    Rect frb = shape->getBBox();\\n    impl_->drObjs_.at(shape->getLayerNum()).insert(make_pair(frb, shape));\\n  } else {\\n    impl_->logger_->error(DRT, 6, \"Unsupported region query add.\");\\n  }\\n}\\n\\nvoid frRegionQuery::addMarker(frMarker* in)\\n{\\n  Rect frb = in->getBBox();\\n  impl_->markers_.at(in->getLayerNum()).insert(make_pair(frb, in));\\n}\\n\\nvoid frRegionQuery::Impl::addDRObj(frShape* shape,\\n                                   ObjectsByLayer<frBlockObject>& allShapes)\\n{\\n  if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect\\n      || shape->typeId() == frcPatchWire) {\\n    Rect frb = shape->getBBox();\\n    allShapes.at(shape->getLayerNum()).push_back(make_pair(frb, shape));\\n  } else {\\n    logger_->error(DRT, 7, \"Unsupported region query add.\");\\n  }\\n}\\n\\nvoid frRegionQuery::removeDRObj(frShape* shape)\\n{\\n  if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect\\n      || shape->typeId() == frcPatchWire) {\\n    Rect frb = shape->getBBox();\\n    impl_->drObjs_.at(shape->getLayerNum()).remove(make_pair(frb, shape));\\n  } else {\\n    impl_->logger_->error(DRT, 31, \"Unsupported region query add.\");\\n  }\\n}', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void frRegionQuery::addBlockObj(frBlockObject* obj)\\n{\\n  switch (obj->typeId()) {\\n    case frcInstTerm: {\\n      auto instTerm = static_cast<frInstTerm*>(obj);\\n      dbTransform xform = instTerm->getInst()->getUpdatedXform();\\n      for (auto& pin : instTerm->getTerm()->getPins()) {\\n        for (auto& uFig : pin->getFigs()) {\\n          auto shape = uFig.get();\\n          Rect frb = shape->getBBox();\\n          xform.apply(frb);\\n          impl_->shapes_.at(static_cast<frShape*>(shape)->getLayerNum())\\n              .insert(make_pair(frb, instTerm));\\n        }\\n      }\\n      break;\\n    }\\n    case frcInstBlockage: {\\n      auto instBlk = static_cast<frInstBlockage*>(obj);\\n      dbTransform xform = instBlk->getInst()->getUpdatedXform();\\n      auto blk = instBlk->getBlockage();\\n      auto pin = blk->getPin();\\n      for (auto& uFig : pin->getFigs()) {\\n        auto shape = uFig.get();\\n        if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect) {\\n          Rect frb = shape->getBBox();\\n          xform.apply(frb);\\n          impl_->shapes_.at(static_cast<frShape*>(shape)->getLayerNum())\\n              .insert(make_pair(frb, instBlk));\\n        } else if (shape->typeId() == frcPolygon) {\\n          // Decompose the polygon to rectangles and store those\\n          // Convert the frPolygon to a Boost polygon\\n          vector<gtl::point_data<frCoord>> points;\\n          for (Point pt : ((frPolygon*) shape)->getPoints()) {\\n            xform.apply(pt);\\n            points.push_back({pt.x(), pt.y()});\\n          }\\n          gtl::polygon_90_data<frCoord> poly;\\n          poly.set(points.begin(), points.end());\\n          // Add the polygon to a polygon set\\n          gtl::polygon_90_set_data<frCoord> polySet;\\n          {\\n            using namespace boost::polygon::operators;\\n            polySet += poly;\\n          }\\n          // Decompose the polygon set to rectanges\\n          vector<gtl::rectangle_data<frCoord>> rects;\\n          polySet.get_rectangles(rects);\\n          // Store the rectangles with this blockage\\n          for (auto& rect : rects) {\\n            Rect box(xl(rect), yl(rect), xh(rect), yh(rect));\\n            impl_->shapes_.at(static_cast<frShape*>(shape)->getLayerNum())\\n                .insert(make_pair(box, instBlk));\\n          }\\n        }\\n      }\\n      break;\\n    }\\n    case frcInst: {\\n      auto inst = static_cast<frInst*>(obj);\\n      for (auto& instTerm : inst->getInstTerms())\\n        addBlockObj(instTerm.get());\\n      for (auto& blkg : inst->getInstBlockages())\\n        addBlockObj(blkg.get());\\n      break;\\n    }\\n    default:\\n      impl_->logger_->error(DRT, 513, \"Unsupported region addBlockObj\");\\n  }\\n}', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void frRegionQuery::removeBlockObj(frBlockObject* obj)\\n{\\n  switch (obj->typeId()) {\\n    case frcInstTerm: {\\n      auto instTerm = static_cast<frInstTerm*>(obj);\\n      dbTransform xform = instTerm->getInst()->getUpdatedXform();\\n      for (auto& pin : instTerm->getTerm()->getPins()) {\\n        for (auto& uFig : pin->getFigs()) {\\n          auto shape = uFig.get();\\n          Rect frb = shape->getBBox();\\n          xform.apply(frb);\\n          impl_->shapes_.at(static_cast<frShape*>(shape)->getLayerNum())\\n              .remove(make_pair(frb, instTerm));\\n        }\\n      }\\n      break;\\n    }\\n    case frcInstBlockage: {\\n      auto instBlk = static_cast<frInstBlockage*>(obj);\\n      dbTransform xform = instBlk->getInst()->getUpdatedXform();\\n      auto blk = instBlk->getBlockage();\\n      auto pin = blk->getPin();\\n      for (auto& uFig : pin->getFigs()) {\\n        auto shape = uFig.get();\\n        if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect) {\\n          Rect frb = shape->getBBox();\\n          xform.apply(frb);\\n          impl_->shapes_.at(static_cast<frShape*>(shape)->getLayerNum())\\n              .remove(make_pair(frb, instBlk));\\n        } else if (shape->typeId() == frcPolygon) {\\n          // Decompose the polygon to rectangles and store those\\n          // Convert the frPolygon to a Boost polygon\\n          vector<gtl::point_data<frCoord>> points;\\n          for (Point pt : ((frPolygon*) shape)->getPoints()) {\\n            xform.apply(pt);\\n            points.push_back({pt.x(), pt.y()});\\n          }\\n          gtl::polygon_90_data<frCoord> poly;\\n          poly.set(points.begin(), points.end());\\n          // Add the polygon to a polygon set\\n          gtl::polygon_90_set_data<frCoord> polySet;\\n          {\\n            using namespace boost::polygon::operators;\\n            polySet += poly;\\n          }\\n          // Decompose the polygon set to rectanges\\n          vector<gtl::rectangle_data<frCoord>> rects;\\n          polySet.get_rectangles(rects);\\n          // Store the rectangles with this blockage\\n          for (auto& rect : rects) {\\n            Rect box(xl(rect), yl(rect), xh(rect), yh(rect));\\n            impl_->shapes_.at(static_cast<frShape*>(shape)->getLayerNum())\\n                .remove(make_pair(box, instBlk));\\n          }\\n        }\\n      }\\n      break;\\n    }\\n    case frcInst: {\\n      auto inst = static_cast<frInst*>(obj);\\n      for (auto& instTerm : inst->getInstTerms())\\n        removeBlockObj(instTerm.get());\\n      for (auto& blkg : inst->getInstBlockages())\\n        removeBlockObj(blkg.get());\\n      break;\\n    }\\n    default:\\n      impl_->logger_->error(DRT, 512, \"Unsupported region removeBlockObj\");\\n  }\\n}\\n\\nvoid frRegionQuery::addGRObj(grShape* shape)\\n{\\n  impl_->addGRObj(shape);\\n}\\n\\nvoid frRegionQuery::Impl::addGRObj(grShape* shape)\\n{\\n  if (shape->typeId() == grcPathSeg) {\\n    Rect frb = shape->getBBox();\\n    grObjs_.at(shape->getLayerNum()).insert(make_pair(frb, shape));\\n  } else {\\n    logger_->error(DRT, 8, \"Unsupported region query add.\");\\n  }\\n}\\n\\nvoid frRegionQuery::Impl::addGRObj(grVia* via,\\n                                   ObjectsByLayer<grBlockObject>& allShapes)\\n{\\n  Rect frb = via->getBBox();\\n  allShapes.at(via->getViaDef()->getCutLayerNum())\\n      .push_back(make_pair(frb, via));\\n}\\n\\nvoid frRegionQuery::removeGRObj(grVia* via)\\n{\\n  Rect frb = via->getBBox();\\n  impl_->grObjs_.at(via->getViaDef()->getCutLayerNum())\\n      .remove(make_pair(frb, via));\\n}\\n\\nvoid frRegionQuery::Impl::addGRObj(grShape* shape,\\n                                   ObjectsByLayer<grBlockObject>& allShapes)\\n{\\n  if (shape->typeId() == grcPathSeg) {\\n    Rect frb = shape->getBBox();\\n    allShapes.at(shape->getLayerNum()).push_back(make_pair(frb, shape));\\n  } else {\\n    logger_->error(DRT, 9, \"Unsupported region query add.\");\\n  }\\n}', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void frRegionQuery::removeGRObj(grShape* shape)\\n{\\n  if (shape->typeId() == grcPathSeg) {\\n    Rect frb = shape->getBBox();\\n    impl_->grObjs_.at(shape->getLayerNum()).remove(make_pair(frb, shape));\\n  } else {\\n    impl_->logger_->error(DRT, 10, \"Unsupported region query add.\");\\n  }\\n}\\n\\nvoid frRegionQuery::removeMarker(frMarker* in)\\n{\\n  Rect frb = in->getBBox();\\n  impl_->markers_.at(in->getLayerNum()).remove(make_pair(frb, in));\\n}\\n\\nvoid frRegionQuery::Impl::add(frVia* via,\\n                              ObjectsByLayer<frBlockObject>& allShapes)\\n{\\n  dbTransform xform;\\n  Point origin = via->getOrigin();\\n  xform.setOffset(origin);\\n  for (auto& uShape : via->getViaDef()->getLayer1Figs()) {\\n    auto shape = uShape.get();\\n    if (shape->typeId() == frcRect) {\\n      Rect frb = shape->getBBox();\\n      xform.apply(frb);\\n      allShapes.at(via->getViaDef()->getLayer1Num())\\n          .push_back(make_pair(frb, via));\\n    } else {\\n      logger_->error(DRT, 11, \"Unsupported region query add.\");\\n    }\\n  }\\n  for (auto& uShape : via->getViaDef()->getLayer2Figs()) {\\n    auto shape = uShape.get();\\n    if (shape->typeId() == frcRect) {\\n      Rect frb = shape->getBBox();\\n      xform.apply(frb);\\n      allShapes.at(via->getViaDef()->getLayer2Num())\\n          .push_back(make_pair(frb, via));\\n    } else {\\n      logger_->error(DRT, 12, \"Unsupported region query add.\");\\n    }\\n  }\\n  for (auto& uShape : via->getViaDef()->getCutFigs()) {\\n    auto shape = uShape.get();\\n    if (shape->typeId() == frcRect) {\\n      Rect frb = shape->getBBox();\\n      xform.apply(frb);\\n      allShapes.at(via->getViaDef()->getCutLayerNum())\\n          .push_back(make_pair(frb, via));\\n    } else {\\n      logger_->error(DRT, 13, \"Unsupported region query add.\");\\n    }\\n  }\\n}\\n\\nvoid frRegionQuery::addDRObj(frVia* via)\\n{\\n  Rect frb = via->getBBox();\\n  impl_->drObjs_.at(via->getViaDef()->getCutLayerNum())\\n      .insert(make_pair(frb, via));\\n}\\n\\nvoid frRegionQuery::Impl::addDRObj(frVia* via,\\n                                   ObjectsByLayer<frBlockObject>& allShapes)\\n{\\n  Rect frb = via->getBBox();\\n  allShapes.at(via->getViaDef()->getCutLayerNum())\\n      .push_back(make_pair(frb, via));\\n}\\n\\nvoid frRegionQuery::removeDRObj(frVia* via)\\n{\\n  Rect frb = via->getBBox();\\n  impl_->drObjs_.at(via->getViaDef()->getCutLayerNum())\\n      .remove(make_pair(frb, via));\\n}\\n\\nvoid frRegionQuery::addGRObj(grVia* via)\\n{\\n  Rect frb = via->getBBox();\\n  impl_->grObjs_.at(via->getViaDef()->getCutLayerNum())\\n      .insert(make_pair(frb, via));\\n}\\n\\nvoid frRegionQuery::Impl::add(frInstTerm* instTerm,\\n                              ObjectsByLayer<frBlockObject>& allShapes)\\n{\\n  dbTransform xform = instTerm->getInst()->getUpdatedXform();\\n\\n  for (auto& pin : instTerm->getTerm()->getPins()) {\\n    for (auto& uFig : pin->getFigs()) {\\n      auto shape = uFig.get();\\n      if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect) {\\n        Rect frb = shape->getBBox();\\n        xform.apply(frb);\\n        allShapes.at(static_cast<frShape*>(shape)->getLayerNum())\\n            .push_back(make_pair(frb, instTerm));\\n      } else {\\n        logger_->error(DRT, 14, \"Unsupported region query add.\");\\n      }\\n    }\\n  }\\n}\\n\\nvoid frRegionQuery::Impl::add(frBTerm* term,\\n                              ObjectsByLayer<frBlockObject>& allShapes)\\n{\\n  for (auto& pin : term->getPins()) {\\n    for (auto& uFig : pin->getFigs()) {\\n      auto shape = uFig.get();\\n      if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect) {\\n        Rect frb = shape->getBBox();\\n        allShapes.at(static_cast<frShape*>(shape)->getLayerNum())\\n            .push_back(make_pair(frb, term));\\n      } else {\\n        logger_->error(DRT, 15, \"Unsupported region query add.\");\\n      }\\n    }\\n  }\\n}', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void frRegionQuery::Impl::add(frInstBlockage* instBlk,\\n                              ObjectsByLayer<frBlockObject>& allShapes)\\n{\\n  dbTransform xform = instBlk->getInst()->getUpdatedXform();\\n  auto blk = instBlk->getBlockage();\\n  auto pin = blk->getPin();\\n  for (auto& uFig : pin->getFigs()) {\\n    auto shape = uFig.get();\\n    if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect) {\\n      Rect frb = shape->getBBox();\\n      xform.apply(frb);\\n      allShapes.at(static_cast<frShape*>(shape)->getLayerNum())\\n          .push_back(make_pair(frb, instBlk));\\n    } else if (shape->typeId() == frcPolygon) {\\n      // Decompose the polygon to rectangles and store those\\n      // Convert the frPolygon to a Boost polygon\\n      vector<gtl::point_data<frCoord>> points;\\n      for (Point pt : ((frPolygon*) shape)->getPoints()) {\\n        xform.apply(pt);\\n        points.push_back({pt.x(), pt.y()});\\n      }\\n      gtl::polygon_90_data<frCoord> poly;\\n      poly.set(points.begin(), points.end());\\n      // Add the polygon to a polygon set\\n      gtl::polygon_90_set_data<frCoord> polySet;\\n      {\\n        using namespace boost::polygon::operators;\\n        polySet += poly;\\n      }\\n      // Decompose the polygon set to rectanges\\n      vector<gtl::rectangle_data<frCoord>> rects;\\n      polySet.get_rectangles(rects);\\n      // Store the rectangles with this blockage\\n      for (auto& rect : rects) {\\n        Rect box(xl(rect), yl(rect), xh(rect), yh(rect));\\n        allShapes.at(static_cast<frShape*>(shape)->getLayerNum())\\n            .push_back(make_pair(box, instBlk));\\n      }\\n    } else {\\n      logger_->error(DRT,\\n                     16,\\n                     \"Unsupported region query add of blockage in instance {}.\",\\n                     instBlk->getInst()->getName());\\n    }\\n  }\\n}\\n\\nvoid frRegionQuery::Impl::add(frBlockage* blk,\\n                              ObjectsByLayer<frBlockObject>& allShapes)\\n{\\n  auto pin = blk->getPin();\\n  for (auto& uFig : pin->getFigs()) {\\n    auto shape = uFig.get();\\n    if (shape->typeId() == frcPathSeg || shape->typeId() == frcRect) {\\n      Rect frb = shape->getBBox();\\n      allShapes.at(static_cast<frShape*>(shape)->getLayerNum())\\n          .push_back(make_pair(frb, blk));\\n    } else {\\n      logger_->error(DRT, 17, \"Unsupported region query add.\");\\n    }\\n  }\\n}\\n\\nvoid frRegionQuery::Impl::addGuide(frGuide* guide,\\n                                   ObjectsByLayer<frGuide>& allShapes)\\n{\\n  Rect frb = guide->getBBox();\\n  for (int i = guide->getBeginLayerNum(); i <= guide->getEndLayerNum(); i++) {\\n    allShapes.at(i).push_back(make_pair(frb, guide));\\n  }\\n}\\n\\nvoid frRegionQuery::Impl::addRPin(frRPin* rpin,\\n                                  ObjectsByLayer<frRPin>& allRPins)\\n{\\n  frLayerNum layerNum = rpin->getLayerNum();\\n  Rect frb = rpin->getBBox();\\n  allRPins.at(layerNum).push_back(make_pair(frb, rpin));\\n}\\n\\nvoid frRegionQuery::Impl::addOrigGuide(frNet* net,\\n                                       const frRect& rect,\\n                                       ObjectsByLayer<frNet>& allShapes)\\n{\\n  Rect frb = rect.getBBox();\\n  allShapes.at(rect.getLayerNum()).push_back(make_pair(frb, net));\\n}\\n\\nvoid frRegionQuery::query(const box_t& boostb,\\n                          const frLayerNum layerNum,\\n                          Objects<frBlockObject>& result) const\\n{\\n  impl_->shapes_.at(layerNum).query(bgi::intersects(boostb),\\n                                    back_inserter(result));\\n}\\n\\nvoid frRegionQuery::query(const Rect& box,\\n                          const frLayerNum layerNum,\\n                          Objects<frBlockObject>& result) const\\n{\\n  impl_->shapes_.at(layerNum).query(bgi::intersects(box),\\n                                    back_inserter(result));\\n}\\n\\nvoid frRegionQuery::queryRPin(const Rect& box,\\n                              const frLayerNum layerNum,\\n                              Objects<frRPin>& result) const\\n{\\n  impl_->rpins_.at(layerNum).query(bgi::intersects(box), back_inserter(result));\\n}', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void frRegionQuery::queryGuide(const Rect& box,\\n                               const frLayerNum layerNum,\\n                               Objects<frGuide>& result) const\\n{\\n  impl_->guides_.at(layerNum).query(bgi::intersects(box),\\n                                    back_inserter(result));\\n}\\n\\nvoid frRegionQuery::queryGuide(const Rect& box,\\n                               const frLayerNum layerNum,\\n                               vector<frGuide*>& result) const\\n{\\n  Objects<frGuide> temp;\\n  queryGuide(box, layerNum, temp);\\n  transform(temp.begin(), temp.end(), back_inserter(result), [](auto& kv) {\\n    return kv.second;\\n  });\\n}\\n\\nvoid frRegionQuery::queryGuide(const Rect& box, vector<frGuide*>& result) const\\n{\\n  Objects<frGuide> temp;\\n  for (auto& m : impl_->guides_) {\\n    m.query(bgi::intersects(box), back_inserter(temp));\\n  }\\n  transform(temp.begin(), temp.end(), back_inserter(result), [](auto& kv) {\\n    return kv.second;\\n  });\\n}\\n\\nvoid frRegionQuery::queryOrigGuide(const Rect& box,\\n                                   const frLayerNum layerNum,\\n                                   Objects<frNet>& result) const\\n{\\n  impl_->origGuides_.at(layerNum).query(bgi::intersects(box),\\n                                        back_inserter(result));\\n}\\n\\nvoid frRegionQuery::queryGRPin(const Rect& box,\\n                               vector<frBlockObject*>& result) const\\n{\\n  Objects<frBlockObject> temp;\\n  impl_->grPins_.query(bgi::intersects(box), back_inserter(temp));\\n  transform(temp.begin(), temp.end(), back_inserter(result), [](auto& kv) {\\n    return kv.second;\\n  });\\n}\\n\\nvoid frRegionQuery::queryDRObj(const box_t& boostb,\\n                               const frLayerNum layerNum,\\n                               Objects<frBlockObject>& result) const\\n{\\n  impl_->drObjs_.at(layerNum).query(bgi::intersects(boostb),\\n                                    back_inserter(result));\\n}\\n\\nvoid frRegionQuery::queryDRObj(const Rect& box,\\n                               const frLayerNum layerNum,\\n                               Objects<frBlockObject>& result) const\\n{\\n  impl_->drObjs_.at(layerNum).query(bgi::intersects(box),\\n                                    back_inserter(result));\\n}\\n\\nvoid frRegionQuery::queryDRObj(const Rect& box,\\n                               const frLayerNum layerNum,\\n                               vector<frBlockObject*>& result) const\\n{\\n  Objects<frBlockObject> temp;\\n  impl_->drObjs_.at(layerNum).query(bgi::intersects(box), back_inserter(temp));\\n  transform(temp.begin(), temp.end(), back_inserter(result), [](auto& kv) {\\n    return kv.second;\\n  });\\n}\\n\\nvoid frRegionQuery::queryDRObj(const Rect& box,\\n                               vector<frBlockObject*>& result) const\\n{\\n  Objects<frBlockObject> temp;\\n  for (auto& m : impl_->drObjs_) {\\n    m.query(bgi::intersects(box), back_inserter(temp));\\n  }\\n  transform(temp.begin(), temp.end(), back_inserter(result), [](auto& kv) {\\n    return kv.second;\\n  });\\n}\\n\\nvoid frRegionQuery::queryGRObj(const Rect& box,\\n                               vector<grBlockObject*>& result) const\\n{\\n  Objects<grBlockObject> temp;\\n  for (auto& m : impl_->grObjs_) {\\n    m.query(bgi::intersects(box), back_inserter(temp));\\n  }\\n  transform(temp.begin(), temp.end(), back_inserter(result), [](auto& kv) {\\n    return kv.second;\\n  });\\n}\\n\\nvoid frRegionQuery::queryMarker(const Rect& box,\\n                                const frLayerNum layerNum,\\n                                vector<frMarker*>& result) const\\n{\\n  Objects<frMarker> temp;\\n  impl_->markers_.at(layerNum).query(bgi::intersects(box), back_inserter(temp));\\n  transform(temp.begin(), temp.end(), back_inserter(result), [](auto& kv) {\\n    return kv.second;\\n  });\\n}', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void frRegionQuery::queryMarker(const Rect& box,\\n                                vector<frMarker*>& result) const\\n{\\n  Objects<frMarker> temp;\\n  for (auto& m : impl_->markers_) {\\n    m.query(bgi::intersects(box), back_inserter(temp));\\n  }\\n  transform(temp.begin(), temp.end(), back_inserter(result), [](auto& kv) {\\n    return kv.second;\\n  });\\n}\\n\\nvoid frRegionQuery::init()\\n{\\n  impl_->init();\\n}\\n\\nvoid frRegionQuery::Impl::init()\\n{\\n  const frLayerNum numLayers = design_->getTech()->getLayers().size();\\n  shapes_.clear();\\n  shapes_.resize(numLayers);\\n\\n  markers_.clear();\\n  markers_.resize(numLayers);\\n\\n  ObjectsByLayer<frBlockObject> allShapes(numLayers);\\n\\n  int cnt = 0;\\n  for (auto& inst : design_->getTopBlock()->getInsts()) {\\n    for (auto& instTerm : inst->getInstTerms()) {\\n      add(instTerm.get(), allShapes);\\n    }\\n    for (auto& instBlk : inst->getInstBlockages()) {\\n      add(instBlk.get(), allShapes);\\n    }\\n    cnt++;\\n    if (VERBOSE > 0) {\\n      if (cnt < 100000) {\\n        if (cnt % 10000 == 0) {\\n          logger_->info(DRT, 18, \"  Complete {} insts.\", cnt);\\n        }\\n      } else {\\n        if (cnt % 100000 == 0) {\\n          logger_->info(DRT, 19, \"  Complete {} insts.\", cnt);\\n        }\\n      }\\n    }\\n  }\\n  cnt = 0;\\n  for (auto& term : design_->getTopBlock()->getTerms()) {\\n    add(term.get(), allShapes);\\n    cnt++;\\n    if (VERBOSE > 0) {\\n      if (cnt < 100000) {\\n        if (cnt % 10000 == 0) {\\n          logger_->info(DRT, 20, \"  Complete {} terms.\", cnt);\\n        }\\n      } else {\\n        if (cnt % 100000 == 0) {\\n          logger_->info(DRT, 21, \"  Complete {} terms.\", cnt);\\n        }\\n      }\\n    }\\n  }\\n\\n  cnt = 0;\\n  for (auto& net : design_->getTopBlock()->getSNets()) {\\n    for (auto& shape : net->getShapes()) {\\n      add(shape.get(), allShapes);\\n    }\\n    for (auto& via : net->getVias()) {\\n      add(via.get(), allShapes);\\n    }\\n    cnt++;\\n    if (VERBOSE > 0) {\\n      if (cnt % 10000 == 0) {\\n        logger_->info(DRT, 22, \"  Complete {} snets.\", cnt);\\n      }\\n    }\\n  }\\n\\n  cnt = 0;\\n  for (auto& blk : design_->getTopBlock()->getBlockages()) {\\n    add(blk.get(), allShapes);\\n    cnt++;\\n    if (VERBOSE > 0) {\\n      if (cnt % 10000 == 0) {\\n        logger_->info(DRT, 23, \"  Complete {} blockages.\", cnt);\\n      }\\n    }\\n  }\\n\\n  for (auto i = 0; i < numLayers; i++) {\\n    shapes_.at(i) = boost::move(RTree<frBlockObject*>(allShapes.at(i)));\\n    allShapes.at(i).clear();\\n    allShapes.at(i).shrink_to_fit();\\n    if (VERBOSE > 0) {\\n      logger_->info(DRT,\\n                    24,\\n                    \"  Complete {}.\",\\n                    design_->getTech()->getLayer(i)->getName());\\n    }\\n  }\\n}\\n\\nvoid frRegionQuery::initOrigGuide(\\n    map<frNet*, vector<frRect>, frBlockObjectComp>& tmpGuides)\\n{\\n  impl_->initOrigGuide(tmpGuides);\\n}\\n\\nvoid frRegionQuery::Impl::initOrigGuide(\\n    map<frNet*, vector<frRect>, frBlockObjectComp>& tmpGuides)\\n{\\n  const frLayerNum numLayers = design_->getTech()->getLayers().size();\\n  origGuides_.clear();\\n  origGuides_.resize(numLayers);\\n  ObjectsByLayer<frNet> allShapes(numLayers);\\n\\n  int cnt = 0;\\n  for (auto& [net, rects] : tmpGuides) {\\n    for (auto& rect : rects) {\\n      addOrigGuide(net, rect, allShapes);\\n      cnt++;\\n      if (VERBOSE > 0) {\\n        if (cnt < 100000) {\\n          if (cnt % 10000 == 0) {\\n            logger_->info(DRT, 26, \"  Complete {} origin guides.\", cnt);\\n          }\\n        } else {\\n          if (cnt % 100000 == 0) {\\n            logger_->info(DRT, 27, \"  Complete {} origin guides.\", cnt);\\n          }\\n        }\\n      }\\n    }\\n  }\\n  for (auto i = 0; i < numLayers; i++) {\\n    origGuides_.at(i) = boost::move(RTree<frNet*>(allShapes.at(i)));\\n    allShapes.at(i).clear();\\n    allShapes.at(i).shrink_to_fit();\\n    if (VERBOSE > 0) {\\n      logger_->info(DRT,\\n                    28,\\n                    \"  Complete {}.\",\\n                    design_->getTech()->getLayer(i)->getName());\\n    }\\n  }\\n}\\n\\nvoid frRegionQuery::initGuide()\\n{\\n  impl_->initGuide();\\n}', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void frRegionQuery::initGuide()\\n{\\n  impl_->initGuide();\\n}\\n\\nvoid frRegionQuery::Impl::initGuide()\\n{\\n  const frLayerNum numLayers = design_->getTech()->getLayers().size();\\n  guides_.clear();\\n  guides_.resize(numLayers);\\n  ObjectsByLayer<frGuide> allGuides(numLayers);\\n\\n  int cnt = 0;\\n  for (auto& net : design_->getTopBlock()->getNets()) {\\n    for (auto& guide : net->getGuides()) {\\n      addGuide(guide.get(), allGuides);\\n    }\\n    cnt++;\\n    if (VERBOSE > 0) {\\n      if (cnt < 100000) {\\n        if (cnt % 10000 == 0) {\\n          logger_->info(DRT, 29, \"  Complete {} nets (guide).\", cnt);\\n        }\\n      } else {\\n        if (cnt % 100000 == 0) {\\n          logger_->info(DRT, 30, \"  Complete {} nets (guide).\", cnt);\\n        }\\n      }\\n    }\\n  }\\n  for (auto i = 0; i < numLayers; i++) {\\n    guides_.at(i) = boost::move(RTree<frGuide*>(allGuides.at(i)));\\n    allGuides.at(i).clear();\\n    allGuides.at(i).shrink_to_fit();\\n    if (VERBOSE > 0) {\\n      logger_->info(DRT,\\n                    35,\\n                    \"  Complete {} (guide).\",\\n                    design_->getTech()->getLayer(i)->getName());\\n    }\\n  }\\n}\\n\\nvoid frRegionQuery::initGRPin(vector<pair<frBlockObject*, Point>>& in)\\n{\\n  impl_->initGRPin(in);\\n}\\n\\nvoid frRegionQuery::Impl::initGRPin(vector<pair<frBlockObject*, Point>>& in)\\n{\\n  grPins_.clear();\\n  Objects<frBlockObject> allGRPins;\\n  for (auto& [obj, pt] : in) {\\n    Rect frb(pt.x(), pt.y(), pt.x(), pt.y());\\n    allGRPins.push_back(make_pair(frb, obj));\\n  }\\n  in.clear();\\n  in.shrink_to_fit();\\n  grPins_ = boost::move(RTree<frBlockObject*>(allGRPins));\\n}\\n\\nvoid frRegionQuery::initRPin()\\n{\\n  impl_->initRPin();\\n}\\n\\nvoid frRegionQuery::Impl::initRPin()\\n{\\n  const frLayerNum numLayers = design_->getTech()->getLayers().size();\\n  rpins_.clear();\\n  rpins_.resize(numLayers);\\n\\n  ObjectsByLayer<frRPin> allRPins(numLayers);\\n\\n  for (auto& net : design_->getTopBlock()->getNets()) {\\n    for (auto& rpin : net->getRPins()) {\\n      addRPin(rpin.get(), allRPins);\\n    }\\n  }\\n\\n  for (auto i = 0; i < numLayers; i++) {\\n    rpins_.at(i) = boost::move(RTree<frRPin*>(allRPins.at(i)));\\n    allRPins.at(i).clear();\\n    allRPins.at(i).shrink_to_fit();\\n  }\\n}\\n\\nvoid frRegionQuery::initDRObj()\\n{\\n  impl_->initDRObj();\\n}\\n\\nvoid frRegionQuery::Impl::initDRObj()\\n{\\n  const frLayerNum numLayers = design_->getTech()->getLayers().size();\\n  drObjs_.clear();\\n  drObjs_.shrink_to_fit();\\n  drObjs_.resize(numLayers);\\n\\n  ObjectsByLayer<frBlockObject> allShapes(numLayers);\\n\\n  for (auto& net : design_->getTopBlock()->getNets()) {\\n    for (auto& shape : net->getShapes()) {\\n      addDRObj(shape.get(), allShapes);\\n    }\\n    for (auto& via : net->getVias()) {\\n      addDRObj(via.get(), allShapes);\\n    }\\n  }\\n\\n  for (auto i = 0; i < numLayers; i++) {\\n    drObjs_.at(i) = boost::move(RTree<frBlockObject*>(allShapes.at(i)));\\n    allShapes.at(i).clear();\\n    allShapes.at(i).shrink_to_fit();\\n  }\\n}\\n\\nvoid frRegionQuery::Impl::initGRObj()\\n{\\n  const frLayerNum numLayers = design_->getTech()->getLayers().size();\\n  grObjs_.clear();\\n  grObjs_.shrink_to_fit();\\n  grObjs_.resize(numLayers);\\n\\n  ObjectsByLayer<grBlockObject> allShapes(numLayers);\\n\\n  for (auto& net : design_->getTopBlock()->getNets()) {\\n    for (auto& shape : net->getGRShapes()) {\\n      addGRObj(shape.get(), allShapes);\\n    }\\n    for (auto& via : net->getGRVias()) {\\n      addGRObj(via.get(), allShapes);\\n    }\\n  }\\n\\n  for (auto i = 0; i < numLayers; i++) {\\n    grObjs_.at(i) = boost::move(RTree<grBlockObject*>(allShapes.at(i)));\\n    allShapes.at(i).clear();\\n    allShapes.at(i).shrink_to_fit();\\n  }\\n}\\n\\nvoid frRegionQuery::initGRObj()\\n{\\n  impl_->initGRObj();\\n}', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void frRegionQuery::initGRObj()\\n{\\n  impl_->initGRObj();\\n}\\n\\nvoid frRegionQuery::printGRObj()\\n{\\n  auto& layers = impl_->design_->getTech()->getLayers();\\n  for (auto [i, layer] : enumerate(layers)) {\\n    frString layerName;\\n    layer->getName(layerName);\\n    impl_->logger_->info(DRT,\\n                         32,\\n                         \"{} grObj region query size = {}.\",\\n                         layerName,\\n                         impl_->grObjs_.at(i).size());\\n  }\\n}\\n\\nvoid frRegionQuery::print()\\n{\\n  auto& layers = impl_->design_->getTech()->getLayers();\\n  for (auto [i, layer] : enumerate(layers)) {\\n    frString layerName;\\n    layer->getName(layerName);\\n    impl_->logger_->info(DRT,\\n                         33,\\n                         \"{} shape region query size = {}.\",\\n                         layerName,\\n                         impl_->shapes_.at(i).size());\\n  }\\n}\\n\\nvoid frRegionQuery::printGuide()\\n{\\n  auto& layers = impl_->design_->getTech()->getLayers();\\n  for (auto [i, layer] : enumerate(layers)) {\\n    frString layerName;\\n    layer->getName(layerName);\\n    impl_->logger_->info(DRT,\\n                         36,\\n                         \"{} guide region query size = {}.\",\\n                         layerName,\\n                         impl_->guides_.at(i).size());\\n  }\\n}\\n\\nvoid frRegionQuery::printDRObj()\\n{\\n  auto& layers = impl_->design_->getTech()->getLayers();\\n  for (auto [i, layer] : enumerate(layers)) {\\n    frString layerName;\\n    layer->getName(layerName);\\n    impl_->logger_->info(DRT,\\n                         34,\\n                         \"{} drObj region query size = {}.\",\\n                         layerName,\\n                         impl_->drObjs_.at(i).size());\\n  }\\n}\\n\\nvoid frRegionQuery::clearGuides()\\n{\\n  for (auto& m : impl_->guides_) {\\n    m.clear();\\n  }\\n}', metadata={'source': 'src/drt/src/frRegionQuery.cpp', 'file_path': 'src/drt/src/frRegionQuery.cpp', 'file_name': 'frRegionQuery.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/* Authors: Lutong Wang and Bangqi Xu */\\n/*\\n * Copyright (c) 2019, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#include \"frBaseTypes.h\"\\n\\nnamespace odb {\\nclass Point;\\nclass Rect;\\n}  // namespace odb\\n\\nnamespace fr {\\nusing odb::Rect;\\nclass frBlockObject;\\nstruct frBlockObjectComp;\\nclass frDesign;\\nclass frGuide;\\nclass frMarker;\\nclass frNet;\\nclass frRect;\\nclass frRPin;\\nclass frShape;\\nclass frVia;\\nclass grBlockObject;\\nclass grShape;\\nclass grVia;\\n\\nclass frRegionQuery\\n{\\n public:\\n  template <typename T>\\n  using Objects = std::vector<rq_box_value_t<T*>>;\\n\\n  frRegionQuery(frDesign* design, Logger* logger);\\n  ~frRegionQuery();\\n  // getters\\n  frDesign* getDesign() const;\\n\\n  // setters\\n  void addDRObj(frShape* in);\\n  void addDRObj(frVia* in);\\n  void addMarker(frMarker* in);\\n  void addGRObj(grShape* in);\\n  void addGRObj(grVia* in);\\n  void addBlockObj(frBlockObject* obj);', metadata={'source': 'src/drt/src/frRegionQuery.h', 'file_path': 'src/drt/src/frRegionQuery.h', 'file_name': 'frRegionQuery.h', 'file_type': '.h'}),\n",
       " Document(page_content='// Queries\\n  void query(const box_t& boostb,\\n             const frLayerNum layerNum,\\n             Objects<frBlockObject>& result) const;\\n  void query(const Rect& box,\\n             const frLayerNum layerNum,\\n             Objects<frBlockObject>& result) const;\\n  void queryGuide(const Rect& box,\\n                  const frLayerNum layerNum,\\n                  Objects<frGuide>& result) const;\\n  void queryGuide(const Rect& box,\\n                  const frLayerNum layerNum,\\n                  std::vector<frGuide*>& result) const;\\n  void queryGuide(const Rect& box, std::vector<frGuide*>& result) const;\\n  void queryOrigGuide(const Rect& box,\\n                      const frLayerNum layerNum,\\n                      Objects<frNet>& result) const;\\n  void queryRPin(const Rect& box,\\n                 const frLayerNum layerNum,\\n                 Objects<frRPin>& result) const;\\n  void queryGRPin(const Rect& box, std::vector<frBlockObject*>& result) const;\\n  void queryDRObj(const box_t& boostb,\\n                  const frLayerNum layerNum,\\n                  Objects<frBlockObject>& result) const;\\n  void queryDRObj(const Rect& box,\\n                  const frLayerNum layerNum,\\n                  Objects<frBlockObject>& result) const;\\n  void queryDRObj(const Rect& box,\\n                  const frLayerNum layerNum,\\n                  std::vector<frBlockObject*>& result) const;\\n  void queryDRObj(const Rect& box, std::vector<frBlockObject*>& result) const;\\n  void queryGRObj(const Rect& box,\\n                  const frLayerNum layerNum,\\n                  Objects<grBlockObject>& result) const;\\n  void queryGRObj(const Rect& box, std::vector<grBlockObject*>& result) const;\\n  void queryMarker(const Rect& box,\\n                   const frLayerNum layerNum,\\n                   std::vector<frMarker*>& result) const;\\n  void queryMarker(const Rect& box, std::vector<frMarker*>& result) const;\\n\\n  void clearGuides();\\n  void removeDRObj(frShape* in);\\n  void removeDRObj(frVia* in);\\n  void removeGRObj(grShape* in);\\n  void removeGRObj(grVia* in);\\n  void removeMarker(frMarker* in);\\n  void removeBlockObj(frBlockObject* in);\\n\\n  // init\\n  void init();\\n  void initGuide();\\n  void initOrigGuide(\\n      std::map<frNet*, std::vector<frRect>, frBlockObjectComp>& tmpGuides);\\n  void initGRPin(std::vector<std::pair<frBlockObject*, odb::Point>>& in);\\n  void initRPin();\\n  void initDRObj();\\n  void initGRObj();\\n\\n  // utility\\n  void print();\\n  void printGuide();\\n  void printDRObj();\\n  void printGRObj();\\n\\n private:\\n  struct Impl;\\n  std::unique_ptr<Impl> impl_;\\n\\n  frRegionQuery();\\n};\\n}  // namespace fr', metadata={'source': 'src/drt/src/frRegionQuery.h', 'file_path': 'src/drt/src/frRegionQuery.h', 'file_name': 'frRegionQuery.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Authors: Lutong Wang and Bangqi Xu */\\n/*\\n * Copyright (c) 2019, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"global.h\"\\n\\n#include <iostream>\\n\\n#include \"db/drObj/drFig.h\"\\n#include \"db/drObj/drNet.h\"\\n#include \"db/drObj/drShape.h\"\\n#include \"db/drObj/drVia.h\"\\n#include \"db/obj/frBlock.h\"\\n#include \"db/obj/frMaster.h\"\\n#include \"frDesign.h\"\\n\\nusing namespace std;\\nusing namespace fr;\\n\\nstring OUT_MAZE_FILE;\\nstring DRC_RPT_FILE;\\nstd::optional<int> DRC_RPT_ITER_STEP;\\nstring CMAP_FILE;\\nstring GUIDE_REPORT_FILE;\\n\\n// to be removed\\nint OR_SEED = -1;\\ndouble OR_K = 0;\\n\\nstring DBPROCESSNODE = \"\";\\nint MAX_THREADS = 1;\\nint BATCHSIZE = 1024;\\nint BATCHSIZETA = 8;\\nint MTSAFEDIST = 2000;\\nint DRCSAFEDIST = 500;\\nint VERBOSE = 1;\\nstd::string BOTTOM_ROUTING_LAYER_NAME;\\nstd::string TOP_ROUTING_LAYER_NAME;\\nint BOTTOM_ROUTING_LAYER = 2;\\nint TOP_ROUTING_LAYER = std::numeric_limits<frLayerNum>::max();\\nbool ALLOW_PIN_AS_FEEDTHROUGH = false;\\nbool USENONPREFTRACKS = true;\\nbool USEMINSPACING_OBS = true;\\nbool ENABLE_BOUNDARY_MAR_FIX = true;\\nbool ENABLE_VIA_GEN = true;\\nbool CLEAN_PATCHES = false;\\nbool DO_PA = true;\\nbool SINGLE_STEP_DR = false;\\nbool SAVE_GUIDE_UPDATES = false;\\n\\nstd::string VIAINPIN_BOTTOMLAYER_NAME;\\nstd::string VIAINPIN_TOPLAYER_NAME;\\nfrLayerNum VIAINPIN_BOTTOMLAYERNUM = std::numeric_limits<frLayerNum>::max();\\nfrLayerNum VIAINPIN_TOPLAYERNUM = std::numeric_limits<frLayerNum>::max();\\nint MINNUMACCESSPOINT_MACROCELLPIN = 3;\\nint MINNUMACCESSPOINT_STDCELLPIN = 3;\\nint ACCESS_PATTERN_END_ITERATION_NUM = 10;\\nfloat CONGESTION_THRESHOLD = 0.4;\\nint MAX_CLIPSIZE_INCREASE = 18;\\n\\nfrLayerNum VIA_ACCESS_LAYERNUM = 2;\\n\\nint NDR_NETS_ABS_PRIORITY = 2;\\nint CLOCK_NETS_ABS_PRIORITY = 4;\\n\\nint END_ITERATION = 80;\\nint NDR_NETS_RIPUP_HARDINESS = 3;\\nint CLOCK_NETS_TRUNK_RIPUP_HARDINESS = 100;\\nint CLOCK_NETS_LEAF_RIPUP_HARDINESS = 10;\\nbool AUTO_TAPER_NDR_NETS = true;\\nint TAPERBOX_RADIUS = 3;\\n\\nfrUInt4 TAVIACOST = 1;\\nfrUInt4 TAPINCOST = 4;\\nfrUInt4 TAALIGNCOST = 4;\\nfrUInt4 TADRCCOST = 32;\\nfloat TASHAPEBLOATWIDTH = 1.5;\\n\\nfrUInt4 VIACOST = 4;\\n// new cost used\\nfrUInt4 GRIDCOST = 2;\\nfrUInt4 ROUTESHAPECOST = 8;\\nfrUInt4 MARKERCOST = 32;\\nfrUInt4 MARKERBLOATWIDTH = 1;\\nfrUInt4 BLOCKCOST = 32;\\nfrUInt4 GUIDECOST = 1;  // disabled change getNextPathCost to enable\\nfloat SHAPEBLOATWIDTH = 3;\\nint MISALIGNMENTCOST = 8;\\n\\nint CONGCOST = 8;\\nint HISTCOST = 32;\\nstd::string REPAIR_PDN_LAYER_NAME;\\nfrLayerNum GC_IGNORE_PDN_LAYER = -1;\\nnamespace fr {', metadata={'source': 'src/drt/src/global.cpp', 'file_path': 'src/drt/src/global.cpp', 'file_name': 'global.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int CONGCOST = 8;\\nint HISTCOST = 32;\\nstd::string REPAIR_PDN_LAYER_NAME;\\nfrLayerNum GC_IGNORE_PDN_LAYER = -1;\\nnamespace fr {\\n\\nostream& operator<<(ostream& os, const frRect& pinFigIn)\\n{\\n  //  if (pinFigIn.getPin()) {\\n  //    os << \"PINFIG (PINNAME/LAYER) \" <<\\n  //    pinFigIn.getPin()->getTerm()->getName()\\n  //       << \" \" << pinFigIn.getLayerNum() << endl;\\n  //  }\\n  Rect tmpBox = pinFigIn.getBBox();\\n  os << \"  RECT \" << tmpBox.xMin() << \" \" << tmpBox.yMin() << \" \"\\n     << tmpBox.xMax() << \" \" << tmpBox.yMax();\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frPolygon& pinFigIn)\\n{\\n  //  if (pinFigIn.getPin()) {\\n  //    os << \"PINFIG (NAME/LAYER) \" << pinFigIn.getPin()->getTerm()->getName()\\n  //       << \" \" << pinFigIn.getLayerNum() << endl;\\n  //  }\\n  os << \"  POLYGON\";\\n  for (auto& m : pinFigIn.getPoints()) {\\n    os << \" ( \" << m.x() << \" \" << m.y() << \" )\";\\n  }\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frMPin& pinIn)\\n{\\n  os << \"PIN (NAME) \" << pinIn.getTerm()->getName();\\n  for (auto& m : pinIn.getFigs()) {\\n    if (m->typeId() == frcRect) {\\n      os << endl << *(static_cast<frRect*>(m.get()));\\n    } else if (m->typeId() == frcPolygon) {\\n      os << endl << *(static_cast<frPolygon*>(m.get()));\\n    } else {\\n      os << endl << \"Unsupported pinFig object!\";\\n    }\\n  }\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frBTerm& termIn)\\n{\\n  frString name;\\n  frString netName;\\n  name = termIn.getName();\\n  if (termIn.getNet()) {\\n    netName = termIn.getNet()->getName();\\n  }\\n  os << \"TERM (NAME/NET) \" << name << \" \" << netName;\\n  for (auto& m : termIn.getPins()) {\\n    os << endl << *m;\\n  }\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frInstTerm& instTermIn)\\n{\\n  frString name;\\n  frString cellName;\\n  frString termName;\\n  frString netName;\\n  name = instTermIn.getInst()->getName();\\n  cellName = instTermIn.getInst()->getMaster()->getName();\\n  termName = instTermIn.getTerm()->getName();\\n  if (instTermIn.getNet()) {\\n    netName = instTermIn.getNet()->getName();\\n  }\\n  os << \"INSTTERM: (INST/CELL/TERM/NET) \" << name << \" \" << cellName << \" \"\\n     << termName << \" \" << netName << endl;\\n  os << *instTermIn.getTerm() << \"END_INSTTERM\";\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frViaDef& viaDefIn)\\n{\\n  frString name;\\n  name = viaDefIn.getName();\\n  os << \"VIA \" << name;\\n  if (viaDefIn.getDefault()) {\\n    os << \" DEFAULT\";\\n  }\\n  for (auto& m : viaDefIn.getLayer1Figs()) {\\n    if (m->typeId() == frcRect) {\\n      os << endl << *(static_cast<frRect*>(m.get()));\\n    } else if (m->typeId() == frcPolygon) {\\n      os << endl << *(static_cast<frPolygon*>(m.get()));\\n    } else {\\n      os << endl << \"Unsupported pinFig object!\";\\n    }\\n  }\\n  for (auto& m : viaDefIn.getCutFigs()) {\\n    if (m->typeId() == frcRect) {\\n      os << endl << *(static_cast<frRect*>(m.get()));\\n    } else if (m->typeId() == frcPolygon) {\\n      os << endl << *(static_cast<frPolygon*>(m.get()));\\n    } else {\\n      os << endl << \"Unsupported pinFig object!\";\\n    }\\n  }\\n  for (auto& m : viaDefIn.getLayer2Figs()) {\\n    if (m->typeId() == frcRect) {\\n      os << endl << *(static_cast<frRect*>(m.get()));\\n    } else if (m->typeId() == frcPolygon) {\\n      os << endl << *(static_cast<frPolygon*>(m.get()));\\n    } else {\\n      os << endl << \"Unsupported pinFig object!\";\\n    }\\n  }\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frBlock& blockIn)\\n{\\n  Rect box = blockIn.getBBox();\\n  os << \"MACRO \" << blockIn.getName() << endl\\n     << \"  ORIGIN \" << box.xMin() << \" \" << box.yMin() << endl\\n     << \"  SIZE \" << box.xMax() << \" \" << box.yMax();\\n  for (auto& m : blockIn.getTerms()) {\\n    os << endl << *m;\\n  }\\n  return os;\\n}', metadata={'source': 'src/drt/src/global.cpp', 'file_path': 'src/drt/src/global.cpp', 'file_name': 'global.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='ostream& operator<<(ostream& os, const frInst& instIn)\\n{\\n  Point tmpPoint = instIn.getOrigin();\\n  auto tmpOrient = instIn.getOrient();\\n  frString tmpName = instIn.getName();\\n  frString tmpString = instIn.getMaster()->getName();\\n  os << \"- \" << tmpName << \" \" << tmpString << \" + STATUS + ( \" << tmpPoint.x()\\n     << \" \" << tmpPoint.y() << \" ) \" << tmpOrient.getString() << endl;\\n  for (auto& m : instIn.getInstTerms()) {\\n    os << endl << *m;\\n  }\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const drConnFig& fig)\\n{\\n  switch (fig.typeId()) {\\n    case drcPathSeg: {\\n      auto p = static_cast<const drPathSeg*>(&fig);\\n      os << \"drPathSeg: begin (\" << p->getBeginX() << \" \" << p->getBeginY()\\n         << \" ) end ( \" << p->getEndX() << \" \" << p->getEndY() << \" ) layerNum \"\\n         << p->getLayerNum();\\n      frSegStyle st = p->getStyle();\\n      os << \"\\\\n\\\\tbeginStyle: \" << st.getBeginStyle()\\n         << \"\\\\n\\\\tendStyle: \" << st.getEndStyle();\\n      break;\\n    }\\n    case drcVia: {\\n      auto p = static_cast<const drVia*>(&fig);\\n      os << \"drVia: at \" << p->getOrigin() << \"\\\\nVIA DEF:\\\\n\" << *p->getViaDef();\\n      break;\\n    }\\n    case drcPatchWire: {\\n      auto p = static_cast<const drPatchWire*>(&fig);\\n      os << \"drPatchWire: \" << p->getBBox();\\n      break;\\n    }\\n    default:\\n      os << \"UNKNOWN drConnFig, code \" << fig.typeId();\\n  }\\n\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frPathSeg& p)\\n{\\n  os << \"frPathSeg: begin (\" << p.getBeginPoint().x() << \" \"\\n     << p.getBeginPoint().y() << \" ) end ( \" << p.getEndPoint().x() << \" \"\\n     << p.getEndPoint().y() << \" ) layerNum \" << p.getLayerNum();\\n  frSegStyle st = p.getStyle();\\n  os << \"\\\\n\\\\tbeginStyle: \" << st.getBeginStyle()\\n     << \"\\\\n\\\\tendStyle: \" << st.getEndStyle();\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frGuide& p)\\n{\\n  os << \"frGuide: begin \" << p.getBeginPoint() << \" end \" << p.getEndPoint()\\n     << \" begin LayerNum \" << p.getBeginLayerNum() << \" end layerNum \"\\n     << p.getEndLayerNum();\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frConnFig& fig)\\n{\\n  switch (fig.typeId()) {\\n    case frcPathSeg: {\\n      auto p = static_cast<const frPathSeg*>(&fig);\\n      os << *p;\\n      break;\\n    }\\n    case frcVia: {\\n      auto p = static_cast<const frVia*>(&fig);\\n      os << \"frVia: at \" << p->getOrigin() << \"\\\\nVIA DEF:\\\\n\" << *p->getViaDef();\\n      break;\\n    }\\n    case frcPatchWire: {\\n      auto p = static_cast<const frPatchWire*>(&fig);\\n      os << \"frPatchWire: \" << p->getBBox();\\n      break;\\n    }\\n    case frcGuide: {\\n      auto p = static_cast<const frGuide*>(&fig);\\n      os << p;\\n      break;\\n    }\\n    case frcRect: {\\n      auto p = static_cast<const frRect*>(&fig);\\n      os << \"frRect: \" << p->getBBox();\\n      break;\\n    }\\n    case frcPolygon: {\\n      os << *static_cast<const frPolygon*>(&fig);\\n      break;\\n    }\\n    default:\\n      os << \"UNKNOWN frShape, code \" << fig.typeId();\\n  }\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frBlockObject& fig)\\n{\\n  switch (fig.typeId()) {\\n    case frcInstTerm: {\\n      os << *static_cast<const frInstTerm*>(&fig);\\n      break;\\n    }\\n    case frcMTerm:\\n    case frcBTerm: {\\n      os << *static_cast<const frTerm*>(&fig);\\n      break;\\n    }\\n    // case fig is a frConnFig\\n    case frcPathSeg:\\n    case frcVia:\\n    case frcPatchWire:\\n    case frcGuide:\\n    case frcRect:\\n    case frcPolygon: {\\n      os << *static_cast<const frConnFig*>(&fig);\\n      break;\\n    }\\n    case frcNet: {\\n      os << *static_cast<const frNet*>(&fig);\\n      break;\\n    }\\n    default:\\n      os << \"UNKNOWN frBlockObject, code \" << fig.typeId();\\n  }\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frNet& n)\\n{\\n  os << \"frNet \" << n.getName() << (n.isClock() ? \"CLOCK NET \" : \" \")\\n     << (n.hasNDR() ? \"NDR \" + n.getNondefaultRule()->getName() + \" \" : \" \")\\n     << \"abs priority \" << n.getAbsPriorityLvl() << \"\\\\n\";\\n  return os;\\n}', metadata={'source': 'src/drt/src/global.cpp', 'file_path': 'src/drt/src/global.cpp', 'file_name': 'global.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='ostream& operator<<(ostream& os, const drNet& n)\\n{\\n  os << \"drNet \" << *n.getFrNet() << \"\\\\nnRipupAvoids \" << n.getNRipupAvoids()\\n     << \" maxRipupAvoids \" << n.getMaxRipupAvoids() << \"\\\\n\";\\n  return os;\\n}\\n\\nostream& operator<<(ostream& os, const frMarker& m)\\n{\\n  os << \"MARKER: box \" << m.getBBox() << \" lNum \" << m.getLayerNum()\\n     << \" constraint: \";\\n  switch (m.getConstraint()->typeId()) {\\n    case frConstraintTypeEnum::frcAreaConstraint:\\n      return os << \"frcAreaConstraint\";\\n    case frConstraintTypeEnum::frcCutSpacingConstraint:\\n      return os << \"frcCutSpacingConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingConcaveCornerConstraint:\\n      return os << \"frcLef58CornerSpacingConcaveCornerConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingConstraint:\\n      return os << \"frcLef58CornerSpacingConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingConvexCornerConstraint:\\n      return os << \"frcLef58CornerSpacingConvexCornerConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingSpacing1DConstraint:\\n      return os << \"frcLef58CornerSpacingSpacing1DConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingSpacing2DConstraint:\\n      return os << \"frcLef58CornerSpacingSpacing2DConstraint\";\\n    case frConstraintTypeEnum::frcLef58CornerSpacingSpacingConstraint:\\n      return os << \"frcLef58CornerSpacingSpacingConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutClassConstraint:\\n      return os << \"frcLef58CutClassConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingAdjacentCutsConstraint:\\n      return os << \"frcLef58CutSpacingAdjacentCutsConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingConstraint:\\n      return os << \"frcLef58CutSpacingConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingLayerConstraint:\\n      return os << \"frcLef58CutSpacingLayerConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingParallelWithinConstraint:\\n      return os << \"frcLef58CutSpacingParallelWithinConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingTableConstraint:\\n      return os << \"frcLef58CutSpacingTableConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingTableLayerConstraint:\\n      return os << \"frcLef58CutSpacingTableLayerConstraint\";\\n    case frConstraintTypeEnum::frcLef58CutSpacingTablePrlConstraint:\\n      return os << \"frcLef58CutSpacingTablePrlConstraint\";\\n    case frConstraintTypeEnum::frcLef58EolExtensionConstraint:\\n      return os << \"frcLef58EolExtensionConstraint\";\\n    case frConstraintTypeEnum::frcLef58EolKeepOutConstraint:\\n      return os << \"frcLef58EolKeepOutConstraint\";', metadata={'source': 'src/drt/src/global.cpp', 'file_path': 'src/drt/src/global.cpp', 'file_name': 'global.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='case frConstraintTypeEnum::frcLef58MinStepConstraint:\\n      return os << \"frcLef58MinStepConstraint\";\\n    case frConstraintTypeEnum::frcLef58RectOnlyConstraint:\\n      return os << \"frcLef58RectOnlyConstraint\";\\n    case frConstraintTypeEnum::frcLef58RightWayOnGridOnlyConstraint:\\n      return os << \"frcLef58RightWayOnGridOnlyConstraint\";\\n    case frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint:\\n      return os << \"frcLef58SpacingEndOfLineConstraint\";\\n    case frConstraintTypeEnum::frcLef58SpacingEndOfLineWithinConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinConstraint\";\\n    case frConstraintTypeEnum::\\n        frcLef58SpacingEndOfLineWithinEncloseCutConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinEncloseCutConstraint\";\\n    case frConstraintTypeEnum::frcLef58SpacingEndOfLineWithinEndToEndConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinEndToEndConstraint\";\\n    case frConstraintTypeEnum::\\n        frcLef58SpacingEndOfLineWithinMaxMinLengthConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinMaxMinLengthConstraint\";\\n    case frConstraintTypeEnum::\\n        frcLef58SpacingEndOfLineWithinParallelEdgeConstraint:\\n      return os << \"frcLef58SpacingEndOfLineWithinParallelEdgeConstraint\";\\n    case frConstraintTypeEnum::frcLef58SpacingTableConstraint:\\n      return os << \"frcLef58SpacingTableConstraint\";\\n    case frConstraintTypeEnum::frcMinEnclosedAreaConstraint:\\n      return os << \"frcMinEnclosedAreaConstraint\";\\n    case frConstraintTypeEnum::frcMinStepConstraint:\\n      return os << \"frcMinStepConstraint\";\\n    case frConstraintTypeEnum::frcMinWidthConstraint:\\n      return os << \"frcMinWidthConstraint\";\\n    case frConstraintTypeEnum::frcMinimumcutConstraint:\\n      return os << \"frcMinimumcutConstraint\";\\n    case frConstraintTypeEnum::frcNonSufficientMetalConstraint:\\n      return os << \"frcNonSufficientMetalConstraint\";\\n    case frConstraintTypeEnum::frcOffGridConstraint:\\n      return os << \"frcOffGridConstraint\";\\n    case frConstraintTypeEnum::frcRecheckConstraint:\\n      return os << \"frcRecheckConstraint\";\\n    case frConstraintTypeEnum::frcShortConstraint:\\n      return os << \"frcShortConstraint\";\\n    case frConstraintTypeEnum::frcSpacingConstraint:\\n      return os << \"frcSpacingConstraint\";\\n    case frConstraintTypeEnum::frcSpacingEndOfLineConstraint:\\n      return os << \"frcSpacingEndOfLineConstraint\";\\n    case frConstraintTypeEnum::frcSpacingEndOfLineParallelEdgeConstraint:\\n      return os << \"frcSpacingEndOfLineParallelEdgeConstraint\";\\n    case frConstraintTypeEnum::frcSpacingSamenetConstraint:\\n      return os << \"frcSpacingSamenetConstraint\";\\n    case frConstraintTypeEnum::frcSpacingTableConstraint:\\n      return os << \"frcSpacingTableConstraint\";\\n    case frConstraintTypeEnum::frcSpacingTableInfluenceConstraint:\\n      return os << \"frcSpacingTableInfluenceConstraint\";\\n    case frConstraintTypeEnum::frcSpacingTablePrlConstraint:\\n      return os << \"frcSpacingTablePrlConstraint\";\\n    case frConstraintTypeEnum::frcSpacingTableTwConstraint:\\n      return os << \"frcSpacingTableTwConstraint\";\\n    case frConstraintTypeEnum::frcLef58KeepOutZoneConstraint:\\n      return os << \"frcLef58KeepOutZoneConstraint\";\\n    default:\\n      return os << \"unknown viol\";\\n  }\\n}\\n\\n}  // end namespace fr', metadata={'source': 'src/drt/src/global.cpp', 'file_path': 'src/drt/src/global.cpp', 'file_name': 'global.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/* Authors: Lutong Wang and Bangqi Xu */\\n/*\\n * Copyright (c) 2019, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#include <iostream>\\n#include <memory>\\n#include <optional>\\n#include <string>\\n\\n#include \"db/obj/frMarker.h\"\\n#include \"frBaseTypes.h\"\\n\\nextern std::string DBPROCESSNODE;\\nextern std::string OUT_MAZE_FILE;\\nextern std::string DRC_RPT_FILE;\\nextern std::optional<int> DRC_RPT_ITER_STEP;\\nextern std::string CMAP_FILE;\\nextern std::string GUIDE_REPORT_FILE;\\n// to be removed\\nextern int OR_SEED;\\nextern double OR_K;\\n\\nextern int MAX_THREADS;\\nextern int BATCHSIZE;\\nextern int BATCHSIZETA;\\nextern int MTSAFEDIST;\\nextern int DRCSAFEDIST;\\nextern int VERBOSE;\\nextern std::string BOTTOM_ROUTING_LAYER_NAME;\\nextern std::string TOP_ROUTING_LAYER_NAME;\\nextern int BOTTOM_ROUTING_LAYER;\\nextern int TOP_ROUTING_LAYER;\\nextern bool ALLOW_PIN_AS_FEEDTHROUGH;\\nextern bool USENONPREFTRACKS;\\nextern bool USEMINSPACING_OBS;\\nextern bool ENABLE_BOUNDARY_MAR_FIX;\\nextern bool ENABLE_VIA_GEN;\\nextern bool CLEAN_PATCHES;\\nextern bool DO_PA;\\nextern bool SINGLE_STEP_DR;\\nextern bool SAVE_GUIDE_UPDATES;\\n// extern int TEST;\\nextern std::string VIAINPIN_BOTTOMLAYER_NAME;\\nextern std::string VIAINPIN_TOPLAYER_NAME;\\nextern fr::frLayerNum VIAINPIN_BOTTOMLAYERNUM;\\nextern fr::frLayerNum VIAINPIN_TOPLAYERNUM;\\n\\nextern fr::frLayerNum VIA_ACCESS_LAYERNUM;\\n\\nextern int MINNUMACCESSPOINT_MACROCELLPIN;\\nextern int MINNUMACCESSPOINT_STDCELLPIN;\\nextern int ACCESS_PATTERN_END_ITERATION_NUM;\\nextern float CONGESTION_THRESHOLD;\\nextern int MAX_CLIPSIZE_INCREASE;\\n\\nextern int END_ITERATION;\\n\\nextern int NDR_NETS_RIPUP_HARDINESS;  // max ripup avoids\\nextern int CLOCK_NETS_TRUNK_RIPUP_HARDINESS;\\nextern int CLOCK_NETS_LEAF_RIPUP_HARDINESS;\\nextern bool AUTO_TAPER_NDR_NETS;\\nextern int TAPERBOX_RADIUS;\\nextern int NDR_NETS_ABS_PRIORITY;\\nextern int CLOCK_NETS_ABS_PRIORITY;\\n\\nextern fr::frUInt4 TAVIACOST;\\nextern fr::frUInt4 TAPINCOST;\\nextern fr::frUInt4 TAALIGNCOST;\\nextern fr::frUInt4 TADRCCOST;\\nextern float TASHAPEBLOATWIDTH;\\n\\nextern fr::frUInt4 VIACOST;\\n\\nextern fr::frUInt4 GRIDCOST;\\nextern fr::frUInt4 ROUTESHAPECOST;\\nextern fr::frUInt4 MARKERCOST;\\nextern fr::frUInt4 MARKERBLOATWIDTH;\\nextern fr::frUInt4 BLOCKCOST;\\nextern fr::frUInt4 GUIDECOST;\\nextern float SHAPEBLOATWIDTH;\\nextern int MISALIGNMENTCOST;\\n\\n// GR\\nextern int HISTCOST;\\nextern int CONGCOST;\\n\\nextern std::string REPAIR_PDN_LAYER_NAME;\\nextern fr::frLayerNum GC_IGNORE_PDN_LAYER;', metadata={'source': 'src/drt/src/global.h', 'file_path': 'src/drt/src/global.h', 'file_name': 'global.h', 'file_type': '.h'}),\n",
       " Document(page_content='// GR\\nextern int HISTCOST;\\nextern int CONGCOST;\\n\\nextern std::string REPAIR_PDN_LAYER_NAME;\\nextern fr::frLayerNum GC_IGNORE_PDN_LAYER;\\n\\n#define DIRBITSIZE 3\\n#define WAVEFRONTBUFFERSIZE 2\\n#define WAVEFRONTBITSIZE (WAVEFRONTBUFFERSIZE * DIRBITSIZE)\\n#define WAVEFRONTBUFFERHIGHMASK \\\\\\n  (111 << ((WAVEFRONTBUFFERSIZE - 1) * DIRBITSIZE))\\n\\n// GR\\n#define GRWAVEFRONTBUFFERSIZE 2\\n#define GRWAVEFRONTBITSIZE (GRWAVEFRONTBUFFERSIZE * DIRBITSIZE)\\n#define GRWAVEFRONTBUFFERHIGHMASK \\\\\\n  (111 << ((GRWAVEFRONTBUFFERSIZE - 1) * DIRBITSIZE))\\n\\nnamespace odb {\\nclass Point;\\nclass Rect;\\n}  // namespace odb\\n\\nnamespace fr {\\nfrCoord getGCELLGRIDX();\\nfrCoord getGCELLGRIDY();\\nfrCoord getGCELLOFFSETX();\\nfrCoord getGCELLOFFSETY();\\n\\nclass frViaDef;\\nclass frBlock;\\nclass frMaster;\\nclass frInst;\\nclass frInstTerm;\\nclass frTerm;\\nclass frBTerm;\\nclass frMTerm;\\nclass frPin;\\nclass frBPin;\\nclass frRect;\\nclass frPolygon;\\nclass frNet;\\nclass drNet;\\nclass drConnFig;\\nclass frShape;\\nclass frConnFig;\\nclass frPathSeg;\\nclass frGuide;\\nclass frBlockObject;\\n\\n// These need to be in the fr namespace to support argument-dependent\\n// lookup\\nstd::ostream& operator<<(std::ostream& os, const fr::frViaDef& viaDefIn);\\nstd::ostream& operator<<(std::ostream& os, const fr::frBlock& blockIn);\\nstd::ostream& operator<<(std::ostream& os, const fr::frInst& instIn);\\nstd::ostream& operator<<(std::ostream& os, const fr::frInstTerm& instTermIn);\\nstd::ostream& operator<<(std::ostream& os, const fr::frBTerm& termIn);\\nstd::ostream& operator<<(std::ostream& os, const fr::frRect& pinFig);\\nstd::ostream& operator<<(std::ostream& os, const fr::frPolygon& pinFig);\\nstd::ostream& operator<<(std::ostream& os, const fr::drConnFig& fig);\\nstd::ostream& operator<<(std::ostream& os, const frShape& fig);\\nstd::ostream& operator<<(std::ostream& os, const frConnFig& fig);\\nstd::ostream& operator<<(std::ostream& os, const frPathSeg& fig);\\nstd::ostream& operator<<(std::ostream& os, const frGuide& p);\\nstd::ostream& operator<<(std::ostream& os, const frBlockObject& fig);\\nstd::ostream& operator<<(std::ostream& os, const frNet& fig);\\nstd::ostream& operator<<(std::ostream& os, const drNet& n);\\nstd::ostream& operator<<(std::ostream& os, const frMarker& m);\\n\\n}  // namespace fr', metadata={'source': 'src/drt/src/global.h', 'file_path': 'src/drt/src/global.h', 'file_name': 'global.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Authors: Matt Liberty */\\n/*\\n * Copyright (c) 2020, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#include <boost/archive/binary_iarchive.hpp>\\n#include <boost/archive/binary_oarchive.hpp>\\n#include <boost/polygon/polygon.hpp>\\n#include <boost/serialization/array.hpp>\\n#include <boost/serialization/list.hpp>\\n#include <boost/serialization/map.hpp>\\n#include <boost/serialization/set.hpp>\\n#include <boost/serialization/split_member.hpp>\\n#include <boost/serialization/unique_ptr.hpp>\\n#include <boost/serialization/vector.hpp>\\n#include <boost/serialization/weak_ptr.hpp>\\n\\n#include \"db/drObj/drMarker.h\"\\n#include \"db/drObj/drNet.h\"\\n#include \"db/drObj/drPin.h\"\\n#include \"db/gcObj/gcNet.h\"\\n#include \"db/gcObj/gcPin.h\"\\n#include \"db/gcObj/gcShape.h\"\\n#include \"db/infra/frBox.h\"\\n#include \"db/obj/frMarker.h\"\\n#include \"db/obj/frShape.h\"\\n#include \"db/obj/frVia.h\"\\n#include \"distributed/drUpdate.h\"\\n#include \"distributed/paUpdate.h\"\\n#include \"frDesign.h\"\\n#include \"global.h\"\\n#include \"odb/dbTypes.h\"\\n#include \"odb/geom.h\"\\nnamespace gtl = boost::polygon;\\nnamespace bg = boost::geometry;\\n\\nnamespace boost::serialization {\\n\\n// Enable serialization of a std::tuple using recursive templates.\\n// For some reason boost serialize seems to leave out this std class.\\ntemplate <uint N>\\nstruct TupleSerializer\\n{\\n  template <class Archive, typename... Types>\\n  static void serialize(Archive& ar,\\n                        std::tuple<Types...>& t,\\n                        const unsigned int version)\\n  {\\n    (ar) & std::get<N - 1>(t);\\n    TupleSerializer<N - 1>::serialize(ar, t, version);\\n  }\\n};\\n\\ntemplate <>\\nstruct TupleSerializer<0>\\n{\\n  template <class Archive, typename... Types>\\n  static void serialize(Archive& /* ar */,\\n                        std::tuple<Types...>& /* t */,\\n                        const unsigned int /* version */)\\n  {\\n  }\\n};\\n\\ntemplate <class Archive, typename... Types>\\nvoid serialize(Archive& ar, std::tuple<Types...>& t, const unsigned int version)\\n{\\n  TupleSerializer<sizeof...(Types)>::serialize(ar, t, version);\\n}', metadata={'source': 'src/drt/src/serialization.h', 'file_path': 'src/drt/src/serialization.h', 'file_name': 'serialization.h', 'file_type': '.h'}),\n",
       " Document(page_content='template <class Archive, typename... Types>\\nvoid serialize(Archive& ar, std::tuple<Types...>& t, const unsigned int version)\\n{\\n  TupleSerializer<sizeof...(Types)>::serialize(ar, t, version);\\n}\\n\\n// Sadly boost polygon lacks serializers so here are some home grown ones.\\ntemplate <class Archive>\\nvoid serialize(Archive& ar,\\n               gtl::point_data<fr::frCoord>& point,\\n               const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    fr::frCoord x = 0;\\n    fr::frCoord y = 0;\\n    (ar) & x;\\n    (ar) & y;\\n    point.x(x);\\n    point.y(y);\\n  } else {\\n    fr::frCoord x = point.x();\\n    fr::frCoord y = point.y();\\n    (ar) & x;\\n    (ar) & y;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar,\\n               gtl::interval_data<fr::frCoord>& interval,\\n               const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    fr::frCoord low = 0;\\n    fr::frCoord high = 0;\\n    (ar) & low;\\n    (ar) & high;\\n    interval.low(low);\\n    interval.high(high);\\n  } else {\\n    auto low = interval.low();\\n    auto high = interval.high();\\n    (ar) & low;\\n    (ar) & high;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar,\\n               gtl::segment_data<fr::frCoord>& segment,\\n               const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    gtl::point_data<fr::frCoord> low;\\n    gtl::point_data<fr::frCoord> high;\\n    (ar) & low;\\n    (ar) & high;\\n    segment.low(low);\\n    segment.high(high);\\n  } else {\\n    gtl::point_data<fr::frCoord> low = segment.low();\\n    gtl::point_data<fr::frCoord> high = segment.high();\\n    (ar) & low;\\n    (ar) & high;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar,\\n               gtl::rectangle_data<fr::frCoord>& rect,\\n               const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    gtl::interval_data<fr::frCoord> h;\\n    gtl::interval_data<fr::frCoord> v;\\n    (ar) & h;\\n    (ar) & v;\\n    rect.set(gtl::HORIZONTAL, h);\\n    rect.set(gtl::VERTICAL, v);\\n  } else {\\n    auto h = rect.get(gtl::HORIZONTAL);\\n    auto v = rect.get(gtl::VERTICAL);\\n    (ar) & h;\\n    (ar) & v;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar,\\n               gtl::polygon_90_data<fr::frCoord>& polygon,\\n               const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    std::vector<fr::frCoord> coordinates;\\n    (ar) & coordinates;\\n    polygon.set_compact(coordinates.begin(), coordinates.end());\\n  } else {\\n    std::vector<fr::frCoord> coordinates(polygon.begin_compact(),\\n                                         polygon.end_compact());\\n    (ar) & coordinates;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar,\\n               gtl::polygon_90_with_holes_data<fr::frCoord>& polygon,\\n               const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    gtl::polygon_90_data<fr::frCoord> outside;\\n    (ar) & outside;\\n    polygon.set(outside.begin(), outside.end());\\n\\n    std::list<gtl::polygon_90_data<fr::frCoord>> holes;\\n    (ar) & holes;\\n    polygon.set_holes(holes.begin(), holes.end());\\n  } else {\\n    gtl::polygon_90_data<fr::frCoord> outside;\\n    outside.set(polygon.begin(), polygon.end());\\n    (ar) & outside;\\n    std::list<gtl::polygon_90_data<fr::frCoord>> holes(polygon.begin_holes(),\\n                                                       polygon.end_holes());\\n    (ar) & holes;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar,\\n               gtl::polygon_90_set_data<fr::frCoord>& polygon_set,\\n               const unsigned int version)\\n{\\n  std::vector<gtl::polygon_90_with_holes_data<fr::frCoord>> polygons;\\n  if (fr::is_loading(ar)) {\\n    (ar) & polygons;\\n    polygon_set.insert(polygons.begin(), polygons.end());\\n  } else {\\n    polygon_set.get_polygons(polygons);\\n    (ar) & polygons;\\n  }\\n}', metadata={'source': 'src/drt/src/serialization.h', 'file_path': 'src/drt/src/serialization.h', 'file_name': 'serialization.h', 'file_type': '.h'}),\n",
       " Document(page_content='// Sadly boost geometry lacks serializers so here are some home grown ones.\\ntemplate <class Archive>\\nvoid serialize(Archive& ar, fr::point_t& point, const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    fr::frCoord x = 0;\\n    fr::frCoord y = 0;\\n    (ar) & x;\\n    (ar) & y;\\n    point.x(x);\\n    point.y(y);\\n  } else {\\n    fr::frCoord x = point.x();\\n    fr::frCoord y = point.y();\\n    (ar) & x;\\n    (ar) & y;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar, fr::segment_t& segment, const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    fr::frCoord xl = 0;\\n    fr::frCoord xh = 0;\\n    fr::frCoord yl = 0;\\n    fr::frCoord yh = 0;\\n    (ar) & xl;\\n    (ar) & xh;\\n    (ar) & yl;\\n    (ar) & yh;\\n    bg::set<0, 0>(segment, xl);\\n    bg::set<0, 1>(segment, xh);\\n    bg::set<1, 0>(segment, yl);\\n    bg::set<1, 1>(segment, yh);\\n  } else {\\n    fr::frCoord xl = bg::get<0, 0>(segment);\\n    fr::frCoord xh = bg::get<0, 1>(segment);\\n    fr::frCoord yl = bg::get<1, 0>(segment);\\n    fr::frCoord yh = bg::get<1, 1>(segment);\\n    (ar) & xl;\\n    (ar) & xh;\\n    (ar) & yl;\\n    (ar) & yh;\\n  }\\n}\\n\\n// odb classes\\ntemplate <class Archive>\\nvoid serialize(Archive& ar, odb::Rect& r, const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    fr::frCoord xlo = 0, ylo = 0, xhi = 0, yhi = 0;\\n    (ar) & xlo;\\n    (ar) & ylo;\\n    (ar) & xhi;\\n    (ar) & yhi;\\n    r.reset(xlo, ylo, xhi, yhi);\\n  } else {\\n    fr::frCoord xlo, ylo, xhi, yhi;\\n    xlo = r.xMin();\\n    ylo = r.yMin();\\n    xhi = r.xMax();\\n    yhi = r.yMax();\\n    (ar) & xlo;\\n    (ar) & ylo;\\n    (ar) & xhi;\\n    (ar) & yhi;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar, odb::Point& p, const unsigned int version)\\n{\\n  if (fr::is_loading(ar)) {\\n    fr::frCoord x = 0, y = 0;\\n    (ar) & x;\\n    (ar) & y;\\n    p = {x, y};\\n  } else {\\n    fr::frCoord x, y;\\n    x = p.x();\\n    y = p.y();\\n    (ar) & x;\\n    (ar) & y;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar, odb::dbSigType& type, const unsigned int version)\\n{\\n  odb::dbSigType::Value v = odb::dbSigType::SIGNAL;\\n  if (fr::is_loading(ar)) {\\n    (ar) & v;\\n    type = odb::dbSigType(v);\\n  } else {\\n    v = type.getValue();\\n    (ar) & v;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar, odb::dbIoType& type, const unsigned int version)\\n{\\n  odb::dbIoType::Value v = odb::dbIoType::INOUT;\\n  if (fr::is_loading(ar)) {\\n    (ar) & v;\\n    type = odb::dbIoType(v);\\n  } else {\\n    v = type.getValue();\\n    (ar) & v;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar,\\n               odb::dbTechLayerType& type,\\n               const unsigned int version)\\n{\\n  odb::dbTechLayerType::Value v = odb::dbTechLayerType::NONE;\\n  if (fr::is_loading(ar)) {\\n    (ar) & v;\\n    type = odb::dbTechLayerType(v);\\n  } else {\\n    v = type.getValue();\\n    (ar) & v;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar, odb::dbMasterType& type, const unsigned int version)\\n{\\n  odb::dbMasterType::Value v = odb::dbMasterType::NONE;\\n  if (fr::is_loading(ar)) {\\n    (ar) & v;\\n    type = odb::dbMasterType(v);\\n  } else {\\n    v = type.getValue();\\n    (ar) & v;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar,\\n               odb::dbTechLayerDir& type,\\n               const unsigned int version)\\n{\\n  odb::dbTechLayerDir::Value v = odb::dbTechLayerDir::NONE;\\n  if (fr::is_loading(ar)) {\\n    (ar) & v;\\n    type = odb::dbTechLayerDir(v);\\n  } else {\\n    v = type.getValue();\\n    (ar) & v;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serialize(Archive& ar, odb::dbOrientType& type, const unsigned int version)\\n{\\n  odb::dbOrientType::Value v = odb::dbOrientType::R0;\\n  if (fr::is_loading(ar)) {\\n    (ar) & v;\\n    type = odb::dbOrientType(v);\\n  } else {\\n    v = type.getValue();\\n    (ar) & v;\\n  }\\n}', metadata={'source': 'src/drt/src/serialization.h', 'file_path': 'src/drt/src/serialization.h', 'file_name': 'serialization.h', 'file_type': '.h'}),\n",
       " Document(page_content='template <class Archive>\\nvoid serialize(Archive& ar,\\n               odb::dbTransform& transform,\\n               const unsigned int version)\\n{\\n  odb::dbOrientType type = odb::dbOrientType::R0;\\n  odb::Point offset;\\n  if (fr::is_loading(ar)) {\\n    (ar) & type;\\n    (ar) & offset;\\n    transform.setOrient(type);\\n    transform.setOffset(offset);\\n  } else {\\n    type = transform.getOrient();\\n    offset = transform.getOffset();\\n    (ar) & type;\\n    (ar) & offset;\\n  }\\n}\\n\\n}  // namespace boost::serialization\\n\\nnamespace fr {\\n\\ntemplate <class Archive>\\nvoid registerTypes(Archive& ar)\\n{\\n  // The serialization library needs to be told about these classes\\n  // as we often only encounter them through their base classes.\\n  // More details here\\n  // https://www.boost.org/doc/libs/1_76_0/libs/serialization/doc/serialization.html#derivedpointers\\n\\n  ar.template register_type<drUpdate>();\\n  ar.template register_type<paUpdate>();\\n  ar.template register_type<frRect>();\\n  ar.template register_type<frPathSeg>();\\n  ar.template register_type<frPatchWire>();\\n  ar.template register_type<frPolygon>();\\n\\n  ar.template register_type<drPathSeg>();\\n  ar.template register_type<drVia>();\\n  ar.template register_type<drPatchWire>();\\n\\n  ar.template register_type<drMazeMarker>();\\n  ar.template register_type<drNet>();\\n  ar.template register_type<drPin>();\\n\\n  ar.template register_type<frMarker>();\\n  ar.template register_type<frVia>();\\n  ar.template register_type<frBox3D>();\\n\\n  ar.template register_type<frPinAccess>();\\n  ar.template register_type<frAccessPoint>();\\n}', metadata={'source': 'src/drt/src/serialization.h', 'file_path': 'src/drt/src/serialization.h', 'file_name': 'serialization.h', 'file_type': '.h'}),\n",
       " Document(page_content='inline bool inBounds(int id, int sz)\\n{\\n  return id >= 0 && id < sz;\\n}\\ntemplate <class Archive>\\nvoid serializeBlockObject(Archive& ar, frBlockObject*& obj)\\n{\\n  frDesign* design = ar.getDesign();\\n  if (is_loading(ar)) {\\n    obj = nullptr;\\n    frBlockObjectEnum type = frcBlock;\\n    (ar) & type;\\n    switch (type) {\\n      case frcNet: {\\n        bool fake = false;\\n        bool special = false;\\n        int id = -1;\\n        bool modified = false;\\n        (ar) & fake;\\n        (ar) & special;\\n        (ar) & id;\\n        (ar) & modified;\\n        if (fake) {\\n          if (id == 0)\\n            obj = design->getTopBlock()->getFakeVSSNet();\\n          else\\n            obj = design->getTopBlock()->getFakeVDDNet();\\n        } else {\\n          if (special)\\n            obj = design->getTopBlock()->getSNet(id);\\n          else\\n            obj = design->getTopBlock()->getNet(id);\\n        }\\n        if (obj != nullptr && modified)\\n          ((frNet*) obj)->setModified(true);\\n        break;\\n      }\\n      case frcBTerm: {\\n        int id = -1;\\n        (ar) & id;\\n        if (!inBounds(id, design->getTopBlock()->getTerms().size()))\\n          exit(1);  // should throw error\\n        obj = design->getTopBlock()->getTerms().at(id).get();\\n        break;\\n      }\\n      case frcBlockage: {\\n        int id = -1;\\n        (ar) & id;\\n        if (!inBounds(id, design->getTopBlock()->getBlockages().size()))\\n          exit(1);\\n        obj = design->getTopBlock()->getBlockages().at(id).get();\\n        break;\\n      }\\n      case frcInst: {\\n        int inst_id = -1;\\n        (ar) & inst_id;\\n        if (!inBounds(inst_id, design->getTopBlock()->getInsts().size())) {\\n          exit(1);\\n        }\\n        obj = design->getTopBlock()->getInsts().at(inst_id).get();\\n        break;\\n      }\\n      case frcInstTerm: {\\n        int inst_id = 0;\\n        int id = 0;\\n        (ar) & inst_id;\\n        (ar) & id;\\n        if (!inBounds(inst_id, design->getTopBlock()->getInsts().size()))\\n          exit(1);\\n        auto inst = design->getTopBlock()->getInsts().at(inst_id).get();\\n        if (!inBounds(id, inst->getInstTerms().size()))\\n          exit(1);\\n        obj = inst->getInstTerms().at(id).get();\\n        break;\\n      }\\n      case frcInstBlockage: {\\n        int inst_id = 0;\\n        int id = 0;\\n        (ar) & inst_id;\\n        (ar) & id;\\n        if (!inBounds(inst_id, design->getTopBlock()->getInsts().size()))\\n          exit(1);\\n        auto inst = design->getTopBlock()->getInsts().at(inst_id).get();\\n        if (!inBounds(id, inst->getInstBlockages().size()))\\n          exit(1);\\n        obj = inst->getInstBlockages().at(id).get();\\n        break;\\n      }\\n      case frcMaster: {\\n        int id = 0;\\n        (ar) & id;\\n        id--;\\n        if (!inBounds(id, design->getMasters().size()))\\n          exit(1);\\n        obj = design->getMasters().at(id).get();\\n        break;\\n      }\\n      case frcMTerm: {\\n        frBlockObject* blockObj;\\n        serializeBlockObject(ar, blockObj);\\n        frMaster* master = (frMaster*) blockObj;\\n        int id = 0;\\n        (ar) & id;\\n        if (!inBounds(id, master->getTerms().size())) {\\n          std::cout << \"frcMTerm\" << std::endl;\\n          exit(1);\\n        }\\n        obj = master->getTerms().at(id).get();\\n        break;\\n      }\\n      case frcMPin: {\\n        frBlockObject* blockObj;\\n        serializeBlockObject(ar, blockObj);\\n        frMTerm* term = (frMTerm*) blockObj;\\n        int id = 0;\\n        (ar) & id;\\n        if (!inBounds(id, term->getPins().size())) {\\n          std::cout << \"frcMPin\" << std::endl;\\n          exit(1);\\n        }\\n        obj = term->getPins().at(id).get();\\n        break;\\n      }\\n      case frcBPin: {\\n        frBlockObject* blockObj;\\n        serializeBlockObject(ar, blockObj);\\n        frBTerm* term = (frBTerm*) blockObj;\\n        int id = 0;\\n        (ar) & id;\\n        if (!inBounds(id, term->getPins().size())) {\\n          std::cout << \"frcBPin\" << std::endl;\\n          exit(1);\\n        }\\n        obj = term->getPins().at(id).get();\\n        break;\\n      }', metadata={'source': 'src/drt/src/serialization.h', 'file_path': 'src/drt/src/serialization.h', 'file_name': 'serialization.h', 'file_type': '.h'}),\n",
       " Document(page_content='if (!inBounds(id, term->getPins().size())) {\\n          std::cout << \"frcBPin\" << std::endl;\\n          exit(1);\\n        }\\n        obj = term->getPins().at(id).get();\\n        break;\\n      }\\n      case frcPinAccess: {\\n        frBlockObject* blockObj;\\n        serializeBlockObject(ar, blockObj);\\n        frPin* pin = (frPin*) blockObj;\\n        int id = 0;\\n        (ar) & id;\\n        if (!inBounds(id, pin->getNumPinAccess())) {\\n          std::cout << \"frcPinAccess\" << std::endl;\\n          exit(1);\\n        }\\n        obj = pin->getPinAccess(id);\\n        break;\\n      }\\n      case frcAccessPoint: {\\n        frBlockObject* blockObj;\\n        serializeBlockObject(ar, blockObj);\\n        frPinAccess* pa = (frPinAccess*) blockObj;\\n        int id = 0;\\n        (ar) & id;\\n        if (!inBounds(id, pa->getAccessPoints().size())) {\\n          std::cout << \"frcAccessPoint \" << id << std::endl;\\n          exit(1);\\n        }\\n        obj = pa->getAccessPoints().at(id).get();\\n        break;\\n      }\\n      case frcBlock:\\n        break;\\n      default:\\n        exit(1);\\n        break;\\n    }\\n  } else {\\n    frBlockObjectEnum type;\\n    if (obj != nullptr)\\n      type = obj->typeId();\\n    else\\n      type = frcBlock;\\n    (ar) & type;\\n    switch (type) {\\n      case frcNet: {\\n        bool fake = ((frNet*) obj)->isFake();\\n        bool special = ((frNet*) obj)->isSpecial();\\n        int id = ((frNet*) obj)->getId();\\n        bool modified = ((frNet*) obj)->isModified();\\n        (ar) & fake;\\n        (ar) & special;\\n        if (fake) {\\n          if (((frNet*) obj)->getType() == odb::dbSigType::GROUND)\\n            id = 0;\\n          else\\n            id = 1;\\n        }\\n        (ar) & id;\\n        (ar) & modified;\\n        break;\\n      }\\n      case frcBTerm: {\\n        int id = ((frBTerm*) obj)->getIndexInOwner();\\n        (ar) & id;\\n        break;\\n      }\\n      case frcBlockage: {\\n        int id = ((frBlockage*) obj)->getIndexInOwner();\\n        (ar) & id;\\n        break;\\n      }\\n      case frcInst: {\\n        int inst_id = ((frInst*) obj)->getId();\\n        (ar) & inst_id;\\n        break;\\n      }\\n      case frcInstTerm: {\\n        int inst_id = ((frInstTerm*) obj)->getInst()->getId();\\n        int id = ((frInstTerm*) obj)->getIndexInOwner();\\n        (ar) & inst_id;\\n        (ar) & id;\\n        break;\\n      }\\n      case frcInstBlockage: {\\n        int inst_id = ((frInstBlockage*) obj)->getInst()->getId();\\n        int id = ((frInstBlockage*) obj)->getIndexInOwner();\\n        (ar) & inst_id;\\n        (ar) & id;\\n        break;\\n      }\\n      case frcMaster: {\\n        int id = ((frMaster*) obj)->getId();\\n        (ar) & id;\\n        break;\\n      }\\n      case frcMTerm: {\\n        frBlockObject* master = ((frMTerm*) obj)->getMaster();\\n        serializeBlockObject(ar, master);\\n        int id = ((frMTerm*) obj)->getIndexInOwner();\\n        (ar) & id;\\n        break;\\n      }\\n      case frcMPin: {\\n        frBlockObject* mterm = ((frMPin*) obj)->getTerm();\\n        serializeBlockObject(ar, mterm);\\n        int id = ((frMPin*) obj)->getId();\\n        (ar) & id;\\n        break;\\n      }\\n      case frcBPin: {\\n        frBlockObject* bterm = ((frBPin*) obj)->getTerm();\\n        serializeBlockObject(ar, bterm);\\n        int id = ((frBPin*) obj)->getId();\\n        (ar) & id;\\n        break;\\n      }\\n      case frcPinAccess: {\\n        frBlockObject* pin = ((frPinAccess*) obj)->getPin();\\n        serializeBlockObject(ar, pin);\\n        int id = ((frPinAccess*) obj)->getId();\\n        (ar) & id;\\n        break;\\n      }\\n      case frcAccessPoint: {\\n        frBlockObject* pa = ((frAccessPoint*) obj)->getPinAccess();\\n        serializeBlockObject(ar, pa);\\n        int id = ((frAccessPoint*) obj)->getId();\\n        (ar) & id;\\n        break;\\n      }\\n      case frcBlock:\\n        break;\\n      default:\\n        exit(1);\\n        break;\\n    }\\n  }\\n}', metadata={'source': 'src/drt/src/serialization.h', 'file_path': 'src/drt/src/serialization.h', 'file_name': 'serialization.h', 'file_type': '.h'}),\n",
       " Document(page_content='template <class Archive>\\nvoid serializeViaDef(Archive& ar, frViaDef*& viadef)\\n{\\n  frDesign* design = ar.getDesign();\\n  if (is_loading(ar)) {\\n    int via_id = -1;\\n    (ar) & via_id;\\n    if (via_id >= 0)\\n      viadef = design->getTech()->getVias().at(via_id).get();\\n    else\\n      viadef = nullptr;\\n  } else {\\n    int via_id;\\n    if (viadef != nullptr)\\n      via_id = viadef->getId();\\n    else\\n      via_id = -1;\\n    (ar) & via_id;\\n  }\\n}\\n\\ntemplate <class Archive>\\nvoid serializeGlobals(Archive& ar)\\n{\\n  (ar) & DBPROCESSNODE;\\n  (ar) & OUT_MAZE_FILE;\\n  (ar) & DRC_RPT_FILE;\\n  (ar) & CMAP_FILE;\\n  (ar) & OR_SEED;\\n  (ar) & OR_K;\\n  (ar) & MAX_THREADS;\\n  (ar) & BATCHSIZE;\\n  (ar) & BATCHSIZETA;\\n  (ar) & MTSAFEDIST;\\n  (ar) & DRCSAFEDIST;\\n  (ar) & VERBOSE;\\n  (ar) & BOTTOM_ROUTING_LAYER_NAME;\\n  (ar) & TOP_ROUTING_LAYER_NAME;\\n  (ar) & BOTTOM_ROUTING_LAYER;\\n  (ar) & TOP_ROUTING_LAYER;\\n  (ar) & ALLOW_PIN_AS_FEEDTHROUGH;\\n  (ar) & USENONPREFTRACKS;\\n  (ar) & USEMINSPACING_OBS;\\n  (ar) & ENABLE_BOUNDARY_MAR_FIX;\\n  (ar) & ENABLE_VIA_GEN;\\n  (ar) & VIAINPIN_BOTTOMLAYER_NAME;\\n  (ar) & VIAINPIN_TOPLAYER_NAME;\\n  (ar) & VIAINPIN_BOTTOMLAYERNUM;\\n  (ar) & VIAINPIN_TOPLAYERNUM;\\n  (ar) & VIA_ACCESS_LAYERNUM;\\n  (ar) & MINNUMACCESSPOINT_MACROCELLPIN;\\n  (ar) & MINNUMACCESSPOINT_STDCELLPIN;\\n  (ar) & ACCESS_PATTERN_END_ITERATION_NUM;\\n  (ar) & END_ITERATION;\\n  (ar) & NDR_NETS_RIPUP_HARDINESS;\\n  (ar) & CLOCK_NETS_TRUNK_RIPUP_HARDINESS;\\n  (ar) & CLOCK_NETS_LEAF_RIPUP_HARDINESS;\\n  (ar) & AUTO_TAPER_NDR_NETS;\\n  (ar) & TAPERBOX_RADIUS;\\n  (ar) & NDR_NETS_ABS_PRIORITY;\\n  (ar) & CLOCK_NETS_ABS_PRIORITY;\\n  (ar) & TAVIACOST;\\n  (ar) & TAPINCOST;\\n  (ar) & TAALIGNCOST;\\n  (ar) & TADRCCOST;\\n  (ar) & TASHAPEBLOATWIDTH;\\n  (ar) & VIACOST;\\n  (ar) & GRIDCOST;\\n  (ar) & ROUTESHAPECOST;\\n  (ar) & MARKERCOST;\\n  (ar) & MARKERBLOATWIDTH;\\n  (ar) & BLOCKCOST;\\n  (ar) & GUIDECOST;\\n  (ar) & SHAPEBLOATWIDTH;\\n  (ar) & MISALIGNMENTCOST;\\n  (ar) & HISTCOST;\\n  (ar) & CONGCOST;\\n}\\n\\n}  // namespace fr', metadata={'source': 'src/drt/src/serialization.h', 'file_path': 'src/drt/src/serialization.h', 'file_name': 'serialization.h', 'file_type': '.h'}),\n",
       " Document(page_content='# Since aes_nangate45 is not in the regressions that are run (no ok or defok \\n# file, and multiple places is code where they print run dependent info\\n# directly to stdout without going through the logging interface) this Python\\n# regression is here as an example only (note the use of the global router \\n# for reading in the guide file and also using tech to set the number of\\n# threads for multi-threaded execution)\\nfrom openroad import Design, Tech, set_thread_count\\nimport helpers\\nimport drt_aux\\nimport grt\\nimport utl\\n\\ntech = Tech()\\ntech.readLef(\"Nangate45/Nangate45_tech.lef\")\\ntech.readLef(\"Nangate45/Nangate45_stdcell.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"aes_nangate45_preroute.def\")\\n\\ngr = design.getGlobalRouter()\\ngr.readGuides(\"aes_nangate45.route_guide\")\\nset_thread_count(4)\\n\\ndrt_aux.detailed_route(design, output_drc=\"results/aes_nangate45.output.drc-py.rpt\",\\n                       output_maze=\"results/aes_nangate45.output.maze-py.log\",\\n                       verbose=1)\\n\\ndef_file = helpers.make_result_file(\"aes_nangate45.def\")\\ndesign.writeDef(def_file)', metadata={'source': 'src/drt/test/aes_nangate45.py', 'file_path': 'src/drt/test/aes_nangate45.py', 'file_name': 'aes_nangate45.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45_tech.lef\\nread_lef Nangate45/Nangate45_stdcell.lef\\nread_def aes_nangate45_preroute.def\\nread_guides aes_nangate45.route_guide\\nset_thread_count [expr [exec getconf _NPROCESSORS_ONLN] / 4]\\ndetailed_route -output_drc results/aes_nangate45.output.drc.rpt \\\\\\n               -output_maze results/aes_nangate45.output.maze.log \\\\\\n               -verbose 1 \\nset def_file results/aes_nangate45.defok\\nwrite_def $def_file', metadata={'source': 'src/drt/test/aes_nangate45.tcl', 'file_path': 'src/drt/test/aes_nangate45.tcl', 'file_name': 'aes_nangate45.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nset OR $argv0\\nset server1 [exec $OR server1.tcl > results/server1.log &]\\nset server2 [exec $OR server2.tcl > results/server2.log &]\\nset balancer [exec $OR balancer.tcl > results/balancer.log &]\\nset base [exec $OR -exit aes_nangate45.tcl > results/base.log &]\\n\\nread_lef Nangate45/Nangate45_tech.lef\\nread_lef Nangate45/Nangate45_stdcell.lef\\nread_def aes_nangate45_preroute.def\\nread_guides aes_nangate45.route_guide\\nset_thread_count [expr [exec getconf _NPROCESSORS_ONLN] / 4]\\ndetailed_route -output_drc results/aes_nangate45_distributed.output.drc.rpt \\\\\\n               -output_maze results/aes_nangate45_distributed.output.maze.log \\\\\\n               -verbose 1 \\\\\\n\\t             -distributed \\\\\\n\\t             -remote_host 127.0.0.1 \\\\\\n\\t             -remote_port 1234 \\\\\\n                 -cloud_size 2 \\\\\\n               -shared_volume results \\nexec kill $server1\\nexec kill $server2\\nexec kill $balancer\\nset def_file results/aes_nangate45.def\\nwrite_def $def_file\\nset running [file exists /proc/$base]\\nwhile { $running } {\\n  exec sleep 1\\n  set running [file exists /proc/$base]\\n}\\ndiff_files results/aes_nangate45.defok $def_file', metadata={'source': 'src/drt/test/aes_nangate45_distributed.tcl', 'file_path': 'src/drt/test/aes_nangate45_distributed.tcl', 'file_name': 'aes_nangate45_distributed.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nadd_worker_address -host 127.0.0.1 -port 1111\\nadd_worker_address -host 127.0.0.1 -port 1112\\nrun_load_balancer -host 127.0.0.1 -port 1234', metadata={'source': 'src/drt/test/balancer.tcl', 'file_path': 'src/drt/test/balancer.tcl', 'file_name': 'balancer.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import drt\\nimport utl\\n\\n# NOTE: currently no error checking is done on the inputs as it is\\n#       done for the tcl version of detailed_route. If we want to use this\\n#       as a basis for a Python api, we will have to add that here\\ndef detailed_route(design, *,\\n                   output_maze=\"\",\\n                   output_drc=\"\",\\n                   output_cmap=\"\",\\n                   output_guide_coverage=\"\",\\n                   db_process_node=\"\",\\n                   disable_via_gen=False,\\n                   droute_end_iter=-1,\\n                   via_in_pin_bottom_layer=\"\",\\n                   via_in_pin_top_layer=\"\",\\n                   or_seed=-1,\\n                   or_k=0,\\n                   bottom_routing_layer=\"\",\\n                   top_routing_layer=\"\",\\n                   verbose=1,\\n                   distributed=False,\\n                   remote_host=None,\\n                   remote_port=None,\\n                   shared_volume=None,\\n                   cloud_size=None,\\n                   clean_patches=False,\\n                   no_pin_access=False,\\n                   single_step_dr=False,\\n                   min_access_points=-1,\\n                   save_guide_updates=False):\\n\\n    router = design.getTritonRoute()\\n    params = drt.ParamStruct()\\n    params.outputMazeFile = output_maze\\n    params.outputDrcFile = output_drc\\n    params.outputCmapFile = output_cmap\\n    params.outputGuideCoverageFile = output_guide_coverage\\n    params.dbProcessNode = db_process_node\\n    params.enableViaGen = not disable_via_gen\\n    params.drouteEndIter = droute_end_iter\\n    params.viaInPinBottomLayer = via_in_pin_bottom_layer\\n    params.viaInPinTopLayer = via_in_pin_top_layer\\n    params.orSeed = or_seed\\n    params.orK = or_k\\n    params.bottomRoutingLayer = bottom_routing_layer\\n    params.topRoutingLayer = top_routing_layer\\n    params.verbose = verbose\\n    params.cleanPatches = clean_patches\\n    params.doPa = not no_pin_access\\n    params.singleStepDR = single_step_dr\\n    params.minAccessPoints = min_access_points\\n    params.saveGuideUpdates = save_guide_updates\\n\\n    router.setParams(params)\\n    router.main()\\n\\n\\ndef step_dr(design, size, offset, mazeEndIter, workerDRCCost, \\n            workerMarkerCost, workerFixedShapeCost,\\n            workerMarkerDecay, ripupMode, followGuide):\\n    router = design.getTritonRoute()\\n    router.stepDR(size, offset, mazeEndIter, workerDRCCost,\\n                  workerMarkerCost, workerFixedShapeCost,\\n                  workerMarkerDecay, ripupMode, followGuide)\\n\\n\\ndef step_end(design):\\n    router = design.getTritonRoute()\\n    router.endFR()', metadata={'source': 'src/drt/test/drt_aux.py', 'file_path': 'src/drt/test/drt_aux.py', 'file_name': 'drt_aux.py', 'file_type': '.py'}),\n",
       " Document(page_content='/* Author: Matt Liberty */\\n/*\\n * Copyright (c) 2020, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"fixture.h\"\\n\\n#include <stdexcept>\\n\\n#include \"odb/db.h\"\\n\\nusing namespace fr;\\n\\nFixture::Fixture()\\n    : logger(std::make_unique<Logger>()),\\n      design(std::make_unique<frDesign>(logger.get())),\\n      numBlockages(0),\\n      numTerms(0),\\n      numMasters(0),\\n      numInsts(0)\\n{\\n  makeDesign();\\n}\\n\\nvoid Fixture::addLayer(frTechObject* tech,\\n                       const char* name,\\n                       dbTechLayerType type,\\n                       dbTechLayerDir dir)\\n{\\n  auto layer = std::make_unique<frLayer>();\\n  layer->setLayerNum(tech->getTopLayerNum() + 1);\\n  layer->setDbLayer(odb::dbTechLayer::create(db_tech, name, type));\\n  layer->getDbLayer()->setDirection(dir);\\n  layer->setWidth(100);\\n  layer->setMinWidth(100);\\n  layer->getDbLayer()->setPitch(200);\\n\\n  // These constraints are mandatory\\n  if (type == dbTechLayerType::ROUTING) {\\n    auto minWidthConstraint\\n        = std::make_unique<frMinWidthConstraint>(layer->getMinWidth());\\n    layer->setMinWidthConstraint(minWidthConstraint.get());\\n    tech->addUConstraint(std::move(minWidthConstraint));\\n\\n    auto offGridConstraint = std::make_unique<frOffGridConstraint>();\\n    layer->setOffGridConstraint(offGridConstraint.get());\\n    tech->addUConstraint(std::move(offGridConstraint));\\n\\n    auto nsmetalConstraint = std::make_unique<frNonSufficientMetalConstraint>();\\n    layer->setNonSufficientMetalConstraint(nsmetalConstraint.get());\\n    tech->addUConstraint(std::move(nsmetalConstraint));\\n  }\\n\\n  auto shortConstraint = std::make_unique<frShortConstraint>();\\n  layer->setShortConstraint(shortConstraint.get());\\n  tech->addUConstraint(std::move(shortConstraint));\\n\\n  tech->addLayer(std::move(layer));\\n}\\n\\nvoid Fixture::setupTech(frTechObject* tech)\\n{\\n  tech->setManufacturingGrid(10);\\n  tech->setDBUPerUU(1000);\\n\\n  auto db = odb::dbDatabase::create();\\n  db_tech = odb::dbTech::create(db, \"tech\");\\n  // TR assumes that masterslice always exists\\n  addLayer(tech, \"masterslice\", dbTechLayerType::MASTERSLICE);\\n  addLayer(tech, \"v0\", dbTechLayerType::CUT);\\n  addLayer(tech, \"m1\", dbTechLayerType::ROUTING);\\n}', metadata={'source': 'src/drt/test/fixture.cpp', 'file_path': 'src/drt/test/fixture.cpp', 'file_name': 'fixture.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='frMaster* Fixture::makeMacro(const char* name,\\n                             frCoord originX,\\n                             frCoord originY,\\n                             frCoord sizeX,\\n                             frCoord sizeY)\\n{\\n  auto block = make_unique<frMaster>(name);\\n  vector<frBoundary> bounds;\\n  frBoundary bound;\\n  vector<Point> points;\\n  points.push_back(Point(originX, originY));\\n  points.push_back(Point(sizeX, originY));\\n  points.push_back(Point(sizeX, sizeY));\\n  points.push_back(Point(originX, sizeY));\\n  bound.setPoints(points);\\n  bounds.push_back(bound);\\n  block->setBoundaries(bounds);\\n  block->setMasterType(dbMasterType::CORE);\\n  block->setId(++numMasters);\\n  auto blkPtr = block.get();\\n  design->addMaster(std::move(block));\\n  return blkPtr;\\n}\\n\\nfrBlockage* Fixture::makeMacroObs(frMaster* master,\\n                                  frCoord xl,\\n                                  frCoord yl,\\n                                  frCoord xh,\\n                                  frCoord yh,\\n                                  frLayerNum lNum,\\n                                  frCoord designRuleWidth)\\n{\\n  int id = master->getBlockages().size();\\n  auto blkIn = make_unique<frBlockage>();\\n  blkIn->setId(id);\\n  blkIn->setDesignRuleWidth(designRuleWidth);\\n  auto pinIn = make_unique<frBPin>();\\n  pinIn->setId(0);\\n  // pinFig\\n  unique_ptr<frRect> pinFig = make_unique<frRect>();\\n  pinFig->setBBox(Rect(xl, yl, xh, yh));\\n  pinFig->addToPin(pinIn.get());\\n  pinFig->setLayerNum(lNum);\\n  unique_ptr<frPinFig> uptr(std::move(pinFig));\\n  pinIn->addPinFig(std::move(uptr));\\n  blkIn->setPin(std::move(pinIn));\\n  auto blk = blkIn.get();\\n  master->addBlockage(std::move(blkIn));\\n  return blk;\\n}\\n\\nfrTerm* Fixture::makeMacroPin(frMaster* master,\\n                              std::string name,\\n                              frCoord xl,\\n                              frCoord yl,\\n                              frCoord xh,\\n                              frCoord yh,\\n                              frLayerNum lNum)\\n{\\n  int id = master->getTerms().size();\\n  unique_ptr<frMTerm> uTerm = make_unique<frMTerm>(name);\\n  auto term = uTerm.get();\\n  term->setId(id);\\n  master->addTerm(std::move(uTerm));\\n  dbSigType termType = dbSigType::SIGNAL;\\n  term->setType(termType);\\n  dbIoType termDirection = dbIoType::INPUT;\\n  term->setDirection(termDirection);\\n  auto pinIn = make_unique<frMPin>();\\n  pinIn->setId(0);\\n  unique_ptr<frRect> pinFig = make_unique<frRect>();\\n  pinFig->setBBox(Rect(xl, yl, xh, yh));\\n  pinFig->addToPin(pinIn.get());\\n  pinFig->setLayerNum(lNum);\\n  unique_ptr<frPinFig> uptr(std::move(pinFig));\\n  pinIn->addPinFig(std::move(uptr));\\n  term->addPin(std::move(pinIn));\\n  return term;\\n}\\n\\nfrInst* Fixture::makeInst(const char* name,\\n                          frMaster* master,\\n                          frCoord x,\\n                          frCoord y)\\n{\\n  auto uInst = make_unique<frInst>(name, master);\\n  auto tmpInst = uInst.get();\\n  tmpInst->setId(numInsts++);\\n  tmpInst->setOrigin(Point(x, y));\\n  tmpInst->setOrient(dbOrientType::R0);\\n  for (auto& uTerm : tmpInst->getMaster()->getTerms()) {\\n    auto term = uTerm.get();\\n    unique_ptr<frInstTerm> instTerm = make_unique<frInstTerm>(tmpInst, term);\\n    instTerm->setId(numTerms++);\\n    int pinCnt = term->getPins().size();\\n    instTerm->setAPSize(pinCnt);\\n    tmpInst->addInstTerm(std::move(instTerm));\\n  }\\n  for (auto& uBlk : tmpInst->getMaster()->getBlockages()) {\\n    auto blk = uBlk.get();\\n    unique_ptr<frInstBlockage> instBlk\\n        = make_unique<frInstBlockage>(tmpInst, blk);\\n    instBlk->setId(numBlockages);\\n    numBlockages++;\\n    tmpInst->addInstBlockage(std::move(instBlk));\\n  }\\n  design->getTopBlock()->addInst(std::move(uInst));\\n  return tmpInst;\\n}\\n\\nvoid Fixture::makeDesign()\\n{\\n  setupTech(design->getTech());\\n\\n  auto block = std::make_unique<frBlock>(\"test\");', metadata={'source': 'src/drt/test/fixture.cpp', 'file_path': 'src/drt/test/fixture.cpp', 'file_name': 'fixture.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Fixture::makeDesign()\\n{\\n  setupTech(design->getTech());\\n\\n  auto block = std::make_unique<frBlock>(\"test\");\\n\\n  // GC assumes these fake nets exist\\n  auto vssFakeNet = std::make_unique<frNet>(\"frFakeVSS\");\\n  vssFakeNet->setType(dbSigType::GROUND);\\n  vssFakeNet->setIsFake(true);\\n  block->addFakeSNet(std::move(vssFakeNet));\\n\\n  auto vddFakeNet = std::make_unique<frNet>(\"frFakeVDD\");\\n  vddFakeNet->setType(dbSigType::POWER);\\n  vddFakeNet->setIsFake(true);\\n  block->addFakeSNet(std::move(vddFakeNet));\\n\\n  design->setTopBlock(std::move(block));\\n  USEMINSPACING_OBS = false;\\n}\\n\\nfrLef58CornerSpacingConstraint* Fixture::makeCornerConstraint(\\n    frLayerNum layer_num,\\n    frCoord eolWidth,\\n    frCornerTypeEnum type)\\n{\\n  fr1DLookupTbl<frCoord, std::pair<frCoord, frCoord>> cornerSpacingTbl(\\n      \"WIDTH\", {0}, {{200, 200}});\\n  auto con = std::make_unique<frLef58CornerSpacingConstraint>(cornerSpacingTbl);\\n  auto rptr = con.get();\\n  rptr->setCornerType(type);\\n  rptr->setSameXY(true);\\n  if (eolWidth >= 0) {\\n    rptr->setEolWidth(eolWidth);\\n  }\\n\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  layer->addLef58CornerSpacingConstraint(rptr);\\n  tech->addUConstraint(std::move(con));\\n  return rptr;\\n}\\n\\nvoid Fixture::makeSpacingConstraint(frLayerNum layer_num)\\n{\\n  fr2DLookupTbl<frCoord, frCoord, frCoord> tbl(\"WIDTH\",\\n                                               {0, 200},\\n                                               \"PARALLELRUNLENGTH\",\\n                                               {0, 400},\\n                                               {{100, 200}, {300, 400}});\\n  auto con = std::make_unique<frSpacingTablePrlConstraint>(tbl);\\n\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  layer->setMinSpacing(con.get());\\n  tech->addUConstraint(std::move(con));\\n}\\n\\nvoid Fixture::makeMinStepConstraint(frLayerNum layer_num)\\n{\\n  auto con = std::make_unique<frMinStepConstraint>();\\n\\n  con->setMinstepType(frMinstepTypeEnum::STEP);\\n  con->setMinStepLength(50);\\n\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  layer->setMinStepConstraint(con.get());\\n  tech->addUConstraint(std::move(con));\\n}\\n\\nvoid Fixture::makeMinStep58Constraint(frLayerNum layer_num)\\n{\\n  auto con = std::make_unique<frLef58MinStepConstraint>();\\n\\n  con->setMinStepLength(50);\\n  con->setMaxEdges(1);\\n  con->setEolWidth(200);\\n\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  layer->addLef58MinStepConstraint(con.get());\\n  tech->addUConstraint(std::move(con));\\n}\\n\\nvoid Fixture::makeRectOnlyConstraint(frLayerNum layer_num)\\n{\\n  auto con = std::make_unique<frLef58RectOnlyConstraint>();\\n\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  layer->setLef58RectOnlyConstraint(con.get());\\n  tech->addUConstraint(std::move(con));\\n}\\n\\nvoid Fixture::makeMinEnclosedAreaConstraint(frLayerNum layer_num)\\n{\\n  auto con = std::make_unique<frMinEnclosedAreaConstraint>(200 * 200);\\n\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  layer->addMinEnclosedAreaConstraint(con.get());\\n  tech->addUConstraint(std::move(con));\\n}\\n\\nvoid Fixture::makeSpacingEndOfLineConstraint(frLayerNum layer_num,\\n                                             frCoord par_space,\\n                                             frCoord par_within,\\n                                             bool two_edges)\\n{\\n  auto con = std::make_unique<frSpacingEndOfLineConstraint>();\\n\\n  con->setMinSpacing(200);\\n  con->setEolWidth(200);\\n  con->setEolWithin(50);\\n\\n  if (par_space != -1) {\\n    if (par_within == -1) {\\n      throw std::invalid_argument(\"Must give par_within with par_space\");\\n    }\\n    con->setParSpace(par_space);\\n    con->setParWithin(par_within);\\n    con->setTwoEdges(two_edges);\\n  }', metadata={'source': 'src/drt/test/fixture.cpp', 'file_path': 'src/drt/test/fixture.cpp', 'file_name': 'fixture.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  layer->addEolSpacing(con.get());\\n  tech->addUConstraint(std::move(con));\\n}\\n\\nfrSpacingTableInfluenceConstraint* Fixture::makeSpacingTableInfluenceConstraint(\\n    frLayerNum layer_num,\\n    std::vector<frCoord> widthTbl,\\n    std::vector<std::pair<frCoord, frCoord>> valTbl)\\n{\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  fr1DLookupTbl<frCoord, std::pair<frCoord, frCoord>> tbl(\\n      \"WIDTH\", widthTbl, valTbl);\\n  unique_ptr<frConstraint> uCon\\n      = make_unique<frSpacingTableInfluenceConstraint>(tbl);\\n  auto rptr = static_cast<frSpacingTableInfluenceConstraint*>(uCon.get());\\n  tech->addUConstraint(std::move(uCon));\\n  layer->setSpacingTableInfluence(rptr);\\n  return rptr;\\n}\\n\\nfrLef58EolExtensionConstraint* Fixture::makeEolExtensionConstraint(\\n    frLayerNum layer_num,\\n    frCoord spacing,\\n    std::vector<frCoord> eol,\\n    std::vector<frCoord> ext,\\n    bool parallelOnly)\\n{\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  fr1DLookupTbl<frCoord, frCoord> tbl(\"WIDTH\", eol, ext, false);\\n  unique_ptr<frLef58EolExtensionConstraint> uCon\\n      = make_unique<frLef58EolExtensionConstraint>(tbl);\\n  uCon->setMinSpacing(spacing);\\n  uCon->setParallelOnly(parallelOnly);\\n  auto rptr = uCon.get();\\n  tech->addUConstraint(std::move(uCon));\\n  layer->addLef58EolExtConstraint(rptr);\\n  return rptr;\\n}\\n\\nfrSpacingTableTwConstraint* Fixture::makeSpacingTableTwConstraint(\\n    frLayerNum layer_num,\\n    std::vector<frCoord> widthTbl,\\n    std::vector<frCoord> prlTbl,\\n    std::vector<std::vector<frCoord>> spacingTbl)\\n{\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  frCollection<frSpacingTableTwRowType> rows;\\n  for (size_t i = 0; i < widthTbl.size(); i++) {\\n    rows.push_back(frSpacingTableTwRowType(widthTbl[i], prlTbl[i]));\\n  }\\n  unique_ptr<frConstraint> uCon\\n      = make_unique<frSpacingTableTwConstraint>(rows, spacingTbl);\\n  auto rptr = static_cast<frSpacingTableTwConstraint*>(uCon.get());\\n  rptr->setLayer(layer);\\n  tech->addUConstraint(std::move(uCon));\\n  layer->setMinSpacing(rptr);\\n  return rptr;\\n}\\n\\nvoid Fixture::makeLef58EolKeepOutConstraint(frLayerNum layer_num,\\n                                            bool cornerOnly,\\n                                            bool exceptWithin,\\n                                            frCoord withinLow,\\n                                            frCoord withinHigh,\\n                                            frCoord forward,\\n                                            frCoord side,\\n                                            frCoord backward,\\n                                            frCoord width)\\n{\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  auto con = std::make_unique<frLef58EolKeepOutConstraint>();\\n  auto rptr = con.get();\\n  rptr->setEolWidth(width);\\n  rptr->setForwardExt(forward);\\n  rptr->setBackwardExt(backward);\\n  rptr->setSideExt(side);\\n  rptr->setCornerOnly(cornerOnly);\\n  rptr->setExceptWithin(exceptWithin);\\n  rptr->setWithinLow(withinLow);\\n  rptr->setWithinHigh(withinHigh);\\n  layer->addLef58EolKeepOutConstraint(rptr);\\n  tech->addUConstraint(std::move(con));\\n}', metadata={'source': 'src/drt/test/fixture.cpp', 'file_path': 'src/drt/test/fixture.cpp', 'file_name': 'fixture.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='frLef58SpacingEndOfLineConstraint* Fixture::makeLef58SpacingEolConstraint(\\n    frLayerNum layer_num,\\n    frCoord space,\\n    frCoord width,\\n    frCoord within,\\n    frCoord end_prl_spacing,\\n    frCoord end_prl)\\n{\\n  auto uCon = std::make_unique<frLef58SpacingEndOfLineConstraint>();\\n  auto con = uCon.get();\\n  con->setEol(space, width);\\n  auto withinCon = std::make_shared<frLef58SpacingEndOfLineWithinConstraint>();\\n  con->setWithinConstraint(withinCon);\\n  withinCon->setEolWithin(within);\\n  withinCon->setEndPrl(end_prl_spacing, end_prl);\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  layer->addLef58SpacingEndOfLineConstraint(con);\\n  tech->addUConstraint(std::move(uCon));\\n  return con;\\n}\\n\\nstd::shared_ptr<frLef58SpacingEndOfLineWithinParallelEdgeConstraint>\\nFixture::makeLef58SpacingEolParEdgeConstraint(\\n    frLef58SpacingEndOfLineConstraint* con,\\n    fr::frCoord par_space,\\n    fr::frCoord par_within,\\n    bool two_edges)\\n{\\n  auto parallelEdge\\n      = std::make_shared<frLef58SpacingEndOfLineWithinParallelEdgeConstraint>();\\n  con->getWithinConstraint()->setParallelEdgeConstraint(parallelEdge);\\n  parallelEdge->setPar(par_space, par_within);\\n  parallelEdge->setTwoEdges(two_edges);\\n  return parallelEdge;\\n}\\n\\nstd::shared_ptr<frLef58SpacingEndOfLineWithinMaxMinLengthConstraint>\\nFixture::makeLef58SpacingEolMinMaxLenConstraint(\\n    frLef58SpacingEndOfLineConstraint* con,\\n    fr::frCoord min_max_length,\\n    bool max,\\n    bool two_sides)\\n{\\n  auto minMax\\n      = std::make_shared<frLef58SpacingEndOfLineWithinMaxMinLengthConstraint>();\\n  con->getWithinConstraint()->setMaxMinLengthConstraint(minMax);\\n  minMax->setLength(max, min_max_length, two_sides);\\n  return minMax;\\n}\\n\\nstd::shared_ptr<frLef58SpacingEndOfLineWithinEncloseCutConstraint>\\nFixture::makeLef58SpacingEolCutEncloseConstraint(\\n    frLef58SpacingEndOfLineConstraint* con,\\n    frCoord encloseDist,\\n    frCoord cutToMetalSpacing,\\n    bool above,\\n    bool below,\\n    bool allCuts)\\n{\\n  auto cutEnc\\n      = std::make_shared<frLef58SpacingEndOfLineWithinEncloseCutConstraint>(\\n          encloseDist, cutToMetalSpacing);\\n  con->getWithinConstraint()->setEncloseCutConstraint(cutEnc);\\n  cutEnc->setAbove(above);\\n  cutEnc->setBelow(below);\\n  cutEnc->setAllCuts(allCuts);\\n  return cutEnc;\\n}\\n\\nvoid Fixture::makeCutClass(frLayerNum layer_num,\\n                           std::string name,\\n                           frCoord width,\\n                           frCoord height)\\n{\\n  auto cutClass = make_unique<frLef58CutClass>();\\n  cutClass->setName(name);\\n  cutClass->setViaWidth(width);\\n  cutClass->setViaLength(height);\\n  design->getTech()->addCutClass(layer_num, std::move(cutClass));\\n}\\n\\nvoid Fixture::makeLef58CutSpcTbl(frLayerNum layer_num,\\n                                 odb::dbTechLayerCutSpacingTableDefRule* dbRule)\\n{\\n  auto con = make_unique<frLef58CutSpacingTableConstraint>(dbRule);\\n  auto layer = design->getTech()->getLayer(layer_num);\\n  if (dbRule->isLayerValid()) {\\n    if (dbRule->isSameMetal()) {\\n      layer->setLef58SameMetalInterCutSpcTblConstraint(con.get());\\n    } else if (dbRule->isSameNet()) {\\n      layer->setLef58SameNetInterCutSpcTblConstraint(con.get());\\n    } else {\\n      layer->setLef58DefaultInterCutSpcTblConstraint(con.get());\\n    }\\n  } else {\\n    if (dbRule->isSameMetal()) {\\n      layer->setLef58SameMetalCutSpcTblConstraint(con.get());\\n    } else if (dbRule->isSameNet()) {\\n      layer->setLef58SameNetCutSpcTblConstraint(con.get());\\n    } else {\\n      layer->setLef58DiffNetCutSpcTblConstraint(con.get());\\n    }\\n  }\\n  design->getTech()->addUConstraint(std::move(con));\\n}\\n\\nvoid Fixture::makeMetalWidthViaMap(frLayerNum layer_num,\\n                                   odb::dbMetalWidthViaMap* dbRule)\\n{\\n  auto con = make_unique<frMetalWidthViaConstraint>(dbRule);\\n  auto layer = design->getTech()->getLayer(layer_num);\\n  layer->addMetalWidthViaConstraint(con.get());\\n  design->getTech()->addUConstraint(std::move(con));\\n}', metadata={'source': 'src/drt/test/fixture.cpp', 'file_path': 'src/drt/test/fixture.cpp', 'file_name': 'fixture.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Fixture::makeKeepOutZoneRule(frLayerNum layer_num,\\n                                  odb::dbTechLayerKeepOutZoneRule* dbRule)\\n{\\n  auto con = make_unique<frLef58KeepOutZoneConstraint>(dbRule);\\n  auto layer = design->getTech()->getLayer(layer_num);\\n  layer->addKeepOutZoneConstraint(con.get());\\n  design->getTech()->addUConstraint(std::move(con));\\n}\\n\\nfrLef58CutSpacingConstraint*\\nFixture::makeLef58CutSpacingConstraint_parallelOverlap(frLayerNum layer_num,\\n                                                       frCoord spacing)\\n{\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n\\n  auto uCon = make_unique<frLef58CutSpacingConstraint>();\\n  auto con = uCon.get();\\n  con->setCutSpacing(spacing);\\n  con->setParallelOverlap(true);\\n  layer->addLef58CutSpacingConstraint(con);\\n  design->getTech()->addUConstraint(std::move(uCon));\\n  return con;\\n}\\n\\nfrLef58CutSpacingConstraint* Fixture::makeLef58CutSpacingConstraint_adjacentCut(\\n    frLayerNum layer_num,\\n    frCoord spacing,\\n    int adjacent_cuts,\\n    int two_cuts,\\n    frCoord within)\\n{\\n  frTechObject* tech = design->getTech();\\n  frLayer* layer = tech->getLayer(layer_num);\\n  auto rule = odb::dbTechLayerCutSpacingRule::create(layer->getDbLayer());\\n  rule->setCutSpacing(spacing);\\n  rule->setAdjacentCuts(adjacent_cuts);\\n  // con->setTwoCuts(two_cuts);\\n  rule->setWithin(within);\\n  rule->setCenterToCenter(true);\\n\\n  auto uCon = make_unique<frLef58CutSpacingConstraint>();\\n  auto con = uCon.get();\\n  con->setCutClassIdx(0);\\n  con->setCutSpacing(rule->getCutSpacing());\\n  con->setAdjacentCuts(rule->getAdjacentCuts());\\n  con->setCutWithin(rule->getWithin());\\n  con->setCenterToCenter(rule->isCenterToCenter());\\n  layer->addLef58CutSpacingConstraint(con);\\n  design->getTech()->addUConstraint(std::move(uCon));\\n  return con;\\n}\\n\\nvoid Fixture::makeMinimumCut(frLayerNum layerNum,\\n                             frCoord width,\\n                             frCoord length,\\n                             frCoord distance,\\n                             frMinimumcutConnectionEnum connection)\\n{\\n  auto con = make_unique<frMinimumcutConstraint>();\\n  auto layer = design->getTech()->getLayer(layerNum);\\n  auto rptr = con.get();\\n  con->setWidth(width);\\n  con->setLength(length, distance);\\n  con->setConnection(connection);\\n  design->getTech()->addUConstraint(std::move(con));\\n  layer->addMinimumcutConstraint(rptr);\\n}\\nfrNet* Fixture::makeNet(const char* name)\\n{\\n  frBlock* block = design->getTopBlock();\\n  auto net_p = std::make_unique<frNet>(name);\\n  frNet* net = net_p.get();\\n  block->addNet(std::move(net_p));\\n  return net;\\n}\\n\\nfrViaDef* Fixture::makeViaDef(const char* name,\\n                              frLayerNum layer_num,\\n                              const Point& ll,\\n                              const Point& ur)\\n{\\n  auto tech = design->getTech();\\n  auto via_p = std::make_unique<frViaDef>(name);\\n  for (frLayerNum l = layer_num - 1; l <= layer_num + 1; l++) {\\n    unique_ptr<frRect> pinFig = make_unique<frRect>();\\n    pinFig->setBBox(Rect(ll, ur));\\n    pinFig->setLayerNum(l);\\n    switch (l - layer_num) {\\n      case -1:\\n        via_p->addLayer1Fig(std::move(pinFig));\\n        break;\\n      case 0:\\n        via_p->addCutFig(std::move(pinFig));\\n        break;\\n      case 1:\\n        via_p->addLayer2Fig(std::move(pinFig));\\n        break;\\n    }\\n  }\\n\\n  frViaDef* via = via_p.get();\\n  tech->addVia(std::move(via_p));\\n  return via;\\n}\\n\\nfrVia* Fixture::makeVia(frViaDef* viaDef, frNet* net, const Point& origin)\\n{\\n  auto via_p = make_unique<frVia>(viaDef);\\n  via_p->setOrigin(origin);\\n  via_p->addToNet(net);\\n  frVia* via = via_p.get();\\n  net->addVia(std::move(via_p));\\n  return via;\\n}', metadata={'source': 'src/drt/test/fixture.cpp', 'file_path': 'src/drt/test/fixture.cpp', 'file_name': 'fixture.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Fixture::makePathseg(frNet* net,\\n                          frLayerNum layer_num,\\n                          const Point& begin,\\n                          const Point& end,\\n                          frUInt4 width,\\n                          frEndStyleEnum begin_style,\\n                          frEndStyleEnum end_style)\\n{\\n  auto ps = std::make_unique<frPathSeg>();\\n  ps->setPoints(begin, end);\\n  ps->setLayerNum(layer_num);\\n\\n  if (begin_style == frcVariableEndStyle || end_style == frcVariableEndStyle) {\\n    throw std::invalid_argument(\"frcVariableEndStyle not supported\");\\n  }\\n\\n  frCoord begin_ext = begin_style == frcExtendEndStyle ? width / 2 : 0;\\n  frCoord end_ext = begin_style == frcExtendEndStyle ? width / 2 : 0;\\n\\n  frSegStyle style;\\n  style.setWidth(width);\\n  style.setBeginStyle(begin_style, begin_ext);\\n  style.setEndStyle(end_style, end_ext);\\n\\n  ps->setStyle(style);\\n  net->addShape(std::move(ps));\\n}\\n\\nvoid Fixture::initRegionQuery()\\n{\\n  frRegionQuery* query = design->getRegionQuery();\\n  query->init();\\n  query->initDRObj();\\n}', metadata={'source': 'src/drt/test/fixture.cpp', 'file_path': 'src/drt/test/fixture.cpp', 'file_name': 'fixture.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/* Author: Matt Liberty */\\n/*\\n * Copyright (c) 2020, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"frDesign.h\"\\n\\nusing namespace fr;\\n\\nnamespace odb {\\nclass dbTechLayerCutSpacingTableDefRule;\\n}\\n// General Fixture for tests using db objects.\\nclass Fixture\\n{\\n public:\\n  Fixture();\\n  virtual ~Fixture() = default;\\n\\n  void addLayer(frTechObject* tech,\\n                const char* name,\\n                dbTechLayerType type,\\n                dbTechLayerDir dir = dbTechLayerDir::NONE);\\n\\n  void setupTech(frTechObject* tech);\\n\\n  void makeDesign();\\n\\n  frMaster* makeMacro(const char* name,\\n                      frCoord originX = 0,\\n                      frCoord originY = 0,\\n                      frCoord sizeX = 0,\\n                      frCoord sizeY = 0);\\n\\n  frBlockage* makeMacroObs(frMaster* master,\\n                           frCoord xl,\\n                           frCoord yl,\\n                           frCoord xh,\\n                           frCoord yh,\\n                           frLayerNum lNum = 2,\\n                           frCoord designRuleWidth = -1);\\n\\n  frTerm* makeMacroPin(frMaster* master,\\n                       std::string name,\\n                       frCoord xl,\\n                       frCoord yl,\\n                       frCoord xh,\\n                       frCoord yh,\\n                       frLayerNum lNum = 2);\\n\\n  frInst* makeInst(const char* name, frMaster* master, frCoord x, frCoord y);\\n\\n  frLef58CornerSpacingConstraint* makeCornerConstraint(\\n      frLayerNum layer_num,\\n      frCoord eolWidth = -1,\\n      frCornerTypeEnum type = frCornerTypeEnum::CONVEX);\\n\\n  void makeSpacingConstraint(frLayerNum layer_num);\\n\\n  void makeMetalWidthViaMap(frLayerNum layer_num,\\n                            odb::dbMetalWidthViaMap* rule);\\n\\n  void makeKeepOutZoneRule(frLayerNum layer_num,\\n                           odb::dbTechLayerKeepOutZoneRule* dbRule);\\n\\n  void makeMinStepConstraint(frLayerNum layer_num);\\n\\n  void makeMinStep58Constraint(frLayerNum layer_num);\\n\\n  void makeRectOnlyConstraint(frLayerNum layer_num);\\n\\n  void makeMinEnclosedAreaConstraint(frLayerNum layer_num);\\n\\n  void makeSpacingEndOfLineConstraint(frLayerNum layer_num,\\n                                      frCoord par_space = -1,\\n                                      frCoord par_within = -1,\\n                                      bool two_edges = false);', metadata={'source': 'src/drt/test/fixture.h', 'file_path': 'src/drt/test/fixture.h', 'file_name': 'fixture.h', 'file_type': '.h'}),\n",
       " Document(page_content='void makeLef58EolKeepOutConstraint(frLayerNum layer_num,\\n                                     bool cornerOnly = false,\\n                                     bool exceptWithin = false,\\n                                     frCoord withinLow = -10,\\n                                     frCoord withinHigh = 10,\\n                                     frCoord forward = 200,\\n                                     frCoord side = 50,\\n                                     frCoord backward = 0,\\n                                     frCoord width = 200);\\n\\n  frLef58SpacingEndOfLineConstraint* makeLef58SpacingEolConstraint(\\n      frLayerNum layer_num,\\n      frCoord space = 200,\\n      frCoord width = 200,\\n      frCoord within = 50,\\n      frCoord end_prl_spacing = 0,\\n      frCoord end_prl = 0);\\n\\n  std::shared_ptr<frLef58SpacingEndOfLineWithinParallelEdgeConstraint>\\n  makeLef58SpacingEolParEdgeConstraint(frLef58SpacingEndOfLineConstraint* con,\\n                                       frCoord par_space,\\n                                       frCoord par_within,\\n                                       bool two_edges = false);\\n\\n  std::shared_ptr<frLef58SpacingEndOfLineWithinMaxMinLengthConstraint>\\n  makeLef58SpacingEolMinMaxLenConstraint(frLef58SpacingEndOfLineConstraint* con,\\n                                         frCoord min_max_length,\\n                                         bool max = true,\\n                                         bool two_sides = true);\\n\\n  std::shared_ptr<frLef58SpacingEndOfLineWithinEncloseCutConstraint>\\n  makeLef58SpacingEolCutEncloseConstraint(\\n      frLef58SpacingEndOfLineConstraint* con,\\n      frCoord encloseDist = 100,\\n      frCoord cutToMetalSpacing = 300,\\n      bool above = false,\\n      bool below = false,\\n      bool allCuts = false);\\n\\n  void makeCutClass(frLayerNum layer_num,\\n                    std::string name,\\n                    frCoord width,\\n                    frCoord height);\\n\\n  void makeLef58CutSpcTbl(frLayerNum layer_num,\\n                          odb::dbTechLayerCutSpacingTableDefRule* dbRule);\\n\\n  void makeMinimumCut(frLayerNum layerNum,\\n                      frCoord width,\\n                      frCoord length,\\n                      frCoord distance,\\n                      frMinimumcutConnectionEnum connection\\n                      = frMinimumcutConnectionEnum::UNKNOWN);\\n\\n  frNet* makeNet(const char* name);\\n\\n  frViaDef* makeViaDef(const char* name,\\n                       frLayerNum layer_num,\\n                       const Point& ll,\\n                       const Point& ur);\\n\\n  frVia* makeVia(frViaDef* via, frNet* net, const Point& origin);\\n\\n  void makePathseg(frNet* net,\\n                   frLayerNum layer_num,\\n                   const Point& begin,\\n                   const Point& end,\\n                   frUInt4 width = 100,\\n                   frEndStyleEnum begin_style = frcTruncateEndStyle,\\n                   frEndStyleEnum end_style = frcTruncateEndStyle);\\n\\n  void makePathsegExt(frNet* net,\\n                      frLayerNum layer_num,\\n                      const Point& begin,\\n                      const Point& end,\\n                      frUInt4 width = 100)\\n  {\\n    makePathseg(net,\\n                layer_num,\\n                begin,\\n                end,\\n                width,\\n                frcExtendEndStyle,\\n                frcExtendEndStyle);\\n  }\\n\\n  frSpacingTableInfluenceConstraint* makeSpacingTableInfluenceConstraint(\\n      frLayerNum layer_num,\\n      std::vector<frCoord> widthTbl,\\n      std::vector<std::pair<frCoord, frCoord>> valTbl);\\n\\n  frLef58EolExtensionConstraint* makeEolExtensionConstraint(\\n      frLayerNum layer_num,\\n      frCoord spacing,\\n      std::vector<frCoord> eol,\\n      std::vector<frCoord> ext,\\n      bool parallelOnly = false);', metadata={'source': 'src/drt/test/fixture.h', 'file_path': 'src/drt/test/fixture.h', 'file_name': 'fixture.h', 'file_type': '.h'}),\n",
       " Document(page_content=\"frSpacingTableTwConstraint* makeSpacingTableTwConstraint(\\n      frLayerNum layer_num,\\n      std::vector<frCoord> widthTbl,\\n      std::vector<frCoord> prlTbl,\\n      std::vector<std::vector<frCoord>> spacingTbl);\\n  void initRegionQuery();\\n  frLef58CutSpacingConstraint* makeLef58CutSpacingConstraint_parallelOverlap(\\n      frLayerNum layer_num,\\n      frCoord spacing);\\n  frLef58CutSpacingConstraint* makeLef58CutSpacingConstraint_adjacentCut(\\n      frLayerNum layer_num,\\n      frCoord spacing,\\n      int adjacent_cuts,\\n      int two_cuts,\\n      frCoord within);\\n\\n  // Public data members are accessible from inside the test function\\n  std::unique_ptr<fr::Logger> logger;\\n  std::unique_ptr<frDesign> design;\\n  frUInt4 numBlockages, numTerms, numMasters, numInsts;\\n  odb::dbTech* db_tech;\\n};\\n\\n// BOOST_TEST wants an operator<< for any type it compares.  We\\n// don't have those for enums and they are tedious to write.\\n// Just compare them as integers to avoid this requirement.\\n#define TEST_ENUM_EQUAL(L, R) \\\\\\n  BOOST_TEST(static_cast<int>(L) == static_cast<int>(R))\", metadata={'source': 'src/drt/test/fixture.h', 'file_path': 'src/drt/test/fixture.h', 'file_name': 'fixture.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Author: Matt Liberty */\\n/*\\n * Copyright (c) 2020, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#define BOOST_TEST_MODULE gc\\n\\n#ifdef HAS_BOOST_UNIT_TEST_LIBRARY\\n// Shared library version\\n#define BOOST_TEST_DYN_LINK\\n#include <boost/test/unit_test.hpp>\\n#else\\n// Header only version\\n#include <boost/test/included/unit_test.hpp>\\n#endif\\n\\n#include <boost/test/data/test_case.hpp>\\n#include <iostream>\\n\\n#include \"fixture.h\"\\n#include \"frDesign.h\"\\n#include \"gc/FlexGC.h\"\\n#include \"odb/db.h\"\\n\\nusing namespace fr;\\nnamespace bdata = boost::unit_test::data;\\n\\n// Fixture for GC tests\\nstruct GCFixture : public Fixture\\n{\\n  GCFixture() : worker(design->getTech(), logger.get()) {}\\n\\n  void testMarker(frMarker* marker,\\n                  frLayerNum layer_num,\\n                  frConstraintTypeEnum type,\\n                  const Rect& expected_bbox)\\n  {\\n    Rect bbox = marker->getBBox();\\n\\n    BOOST_TEST(marker->getLayerNum() == layer_num);\\n    BOOST_TEST(marker->getConstraint());\\n    TEST_ENUM_EQUAL(marker->getConstraint()->typeId(), type);\\n\\n    BOOST_TEST(bbox == expected_bbox);\\n  }\\n\\n  void runGC()\\n  {\\n    // Needs to be run after all the objects are created but before gc\\n    initRegionQuery();\\n\\n    // Run the GC engine\\n    const Rect work(0, 0, 2000, 2000);\\n    worker.setExtBox(work);\\n    worker.setDrcBox(work);\\n\\n    worker.init(design.get());\\n    worker.main();\\n    worker.end();\\n  }\\n\\n  FlexGCWorker worker;\\n};\\n\\nBOOST_FIXTURE_TEST_SUITE(gc, GCFixture);\\n\\n// Two touching metal shape from different nets generate a short\\nBOOST_AUTO_TEST_CASE(metal_short)\\n{\\n  // Setup\\n  frNet* n1 = makeNet(\"n1\");\\n  frNet* n2 = makeNet(\"n2\");\\n\\n  makePathseg(n1, 2, {0, 0}, {500, 0});\\n  makePathseg(n2, 2, {500, 0}, {1000, 0});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcShortConstraint,\\n             Rect(499, -50, 501, 50));\\n}', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcShortConstraint,\\n             Rect(499, -50, 501, 50));\\n}\\n\\n/*\\n *\\n *                     |---------------|(750,200)\\n *                     |               |\\n *                     |               |\\n *                     |     i1        |\\n *                     |     OBS       |\\n *                     |               |\\n *                     |****|(550,90)  |\\n *                     | in |          |\\n * --------------------|----|--(600,50)|\\n * |           (450,40)|****| |        |\\n * |         n1        |      |        |\\n * --------------------|---------------|\\n * (0,-50)        (450,-50)\\n */\\n// short with obs\\nBOOST_AUTO_TEST_CASE(metal_short_obs)\\n{\\n  // Setup\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {600, 0});\\n  auto block = makeMacro(\"OBS\");\\n  makeMacroObs(block, 450, -50, 750, 200, 2);\\n  makeMacroPin(block, \"in\", 450, 40, 550, 90, 2);\\n  auto i1 = makeInst(\"i1\", block, 0, 0);\\n  auto instTerm = i1->getInstTerms()[0].get();\\n  instTerm->addToNet(n1);\\n\\n  n1->addInstTerm(instTerm);\\n  auto instTermNode = make_unique<frNode>();\\n  instTermNode->setPin(instTerm);\\n  instTermNode->setType(frNodeTypeEnum::frcPin);\\n  n1->addNode(instTermNode);\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == 3);\\n  // short of pin+net (450,-50), (550,90)\\n  // with obs 450,-50), (750,200)\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcShortConstraint,\\n             Rect(450, -50, 550, 40));\\n\\n  // shorts of net (0,-50), (600,50)\\n  // with obs (450,-50), (750,200)\\n  // 2 max rectangles generated\\n  testMarker(markers[1].get(),\\n             2,\\n             frConstraintTypeEnum::frcShortConstraint,\\n             Rect(550, -50, 600, 50));\\n  testMarker(markers[2].get(),\\n             2,\\n             frConstraintTypeEnum::frcShortConstraint,\\n             Rect(450, -50, 600, 40));\\n}\\n\\n// Two touching metal shape from the same net must have sufficient\\n// overlap\\nBOOST_AUTO_TEST_CASE(metal_non_sufficient)\\n{\\n  // Setup\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {0, 500});\\n  makePathseg(n1, 2, {0, 0}, {500, 0});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcNonSufficientMetalConstraint,\\n             Rect(0, 0, 50, 50));\\n}\\n\\n// Path seg less than min width flags a violation\\nBOOST_DATA_TEST_CASE(min_cut,\\n                     (bdata::make({1000, 199}) ^ bdata::make({false, true})),\\n                     spacing,\\n                     legal)\\n{\\n  // Setup\\n  addLayer(design->getTech(), \"v2\", dbTechLayerType::CUT);\\n  addLayer(design->getTech(), \"m2\", dbTechLayerType::ROUTING);\\n  makeMinimumCut(2, 200, 200, spacing);\\n  frNet* n1 = makeNet(\"n1\");\\n  frViaDef* vd1 = makeViaDef(\"v1\", 3, {0, 0}, {200, 200});\\n  makeVia(vd1, n1, {0, 0});\\n  makePathseg(n1, 2, {0, 100}, {200, 100}, 200);\\n  makePathseg(n1, 2, {200, 100}, {400, 100}, 100);\\n  frViaDef* vd2 = makeViaDef(\"v2\", 3, {0, 0}, {100, 100});\\n  makeVia(vd2, n1, {400, 50});\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  if (legal)\\n    BOOST_TEST(markers.size() == 0);\\n  else {\\n    BOOST_TEST(markers.size() == 1);\\n    testMarker(markers[0].get(),\\n               2,\\n               frConstraintTypeEnum::frcMinimumcutConstraint,\\n               Rect(200, 50, 400, 150));\\n  }\\n}\\n\\n// Path seg less than min width flags a violation\\nBOOST_AUTO_TEST_CASE(min_width)\\n{\\n  // Setup\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {500, 0}, 60);\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcMinWidthConstraint,\\n             Rect(0, -30, 500, 30));\\n}', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcMinWidthConstraint,\\n             Rect(0, -30, 500, 30));\\n}\\n\\n// Abutting Path seg less than min width don\\'t flag a violation\\n// as their combined width is ok\\nBOOST_AUTO_TEST_CASE(min_width_combines_shapes)\\n{\\n  // Setup\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {500, 0}, 60);\\n  makePathseg(n1, 2, {0, 60}, {500, 60}, 60);\\n\\n  runGC();\\n\\n  // Test the results\\n  BOOST_TEST(worker.getMarkers().size() == 0);\\n}\\n\\n// Check violation for off-grid points\\nBOOST_AUTO_TEST_CASE(off_grid)\\n{\\n  // Setup\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {1, 1}, {501, 1});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(worker.getMarkers().size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcOffGridConstraint,\\n             Rect(1, -49, 501, 51));\\n}\\n\\n// Check violation for corner spacing\\nBOOST_AUTO_TEST_CASE(corner_basic)\\n{\\n  // Setup\\n  makeCornerConstraint(2);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {500, 0});\\n  makePathseg(n1, 2, {500, 200}, {1000, 200});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(worker.getMarkers().size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcLef58CornerSpacingConstraint,\\n             Rect(500, 50, 500, 150));\\n}\\n\\n// Check no violation for corner spacing with EOL spacing\\n// (same as corner_basic but for eol)\\nBOOST_AUTO_TEST_CASE(corner_eol_no_violation)\\n{\\n  // Setup\\n  makeCornerConstraint(2, 200);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {500, 0});\\n  makePathseg(n1, 2, {500, 200}, {1000, 200});\\n\\n  runGC();\\n\\n  // Test the results\\n  BOOST_TEST(worker.getMarkers().size() == 0);\\n}\\n\\n// Check no violation for corner spacing with PRL > 0\\n// (same as corner_basic but for n2\\'s pathseg begin pt)\\nBOOST_AUTO_TEST_CASE(corner_prl_no_violation)\\n{\\n  // Setup\\n  makeCornerConstraint(2);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {500, 0});\\n  makePathseg(n1, 2, {400, 200}, {1000, 200});\\n\\n  runGC();\\n\\n  // Test the results\\n  BOOST_TEST(worker.getMarkers().size() == 0);\\n}\\n\\nBOOST_DATA_TEST_CASE(corner_to_corner, bdata::make({true, false}), legal)\\n{\\n  // Setup\\n  auto con = makeCornerConstraint(2);\\n  con->setCornerToCorner(legal);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n  makePathseg(n1, 2, {0, 0}, {200, 0});\\n  makePathseg(n1, 2, {350, 250}, {1000, 250});\\n\\n  runGC();\\n\\n  // Test the results\\n  BOOST_TEST(worker.getMarkers().size() == (legal ? 0 : 1));\\n}\\n\\n// Check violation for corner spacing on a concave corner\\nBOOST_AUTO_TEST_CASE(corner_concave, *boost::unit_test::disabled())\\n{\\n  // Setup\\n  makeCornerConstraint(2, /* no eol */ -1, frCornerTypeEnum::CONCAVE);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathsegExt(n1, 2, {0, 0}, {500, 0});\\n  makePathsegExt(n1, 2, {0, 0}, {0, 500});\\n  makePathseg(n1, 2, {200, 200}, {1000, 200});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(worker.getMarkers().size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcLef58CornerSpacingConstraint,\\n             Rect(50, 50, 200, 200));\\n}\\n\\n// Check violation for parallel-run-length (PRL) spacing tables\\n// This test runs over a variety of width / prl / spacing values\\n// where the spacing is both legal or illegal.\\nBOOST_DATA_TEST_CASE(spacing_prl,\\n                     (bdata::make({100, 220}) * bdata::make({300, 500})\\n                      ^ bdata::make({100, 200, 300, 400}))\\n                         * bdata::make({true, false}),\\n                     width,\\n                     prl,\\n                     spacing,\\n                     legal)\\n{\\n  // Setup\\n  makeSpacingConstraint(2);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n  frNet* n2 = makeNet(\"n2\");', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='frNet* n1 = makeNet(\"n1\");\\n  frNet* n2 = makeNet(\"n2\");\\n\\n  frCoord y = /* n2_width / 2 */ 50 + spacing + width / 2;\\n  if (!legal) {\\n    /* move too close making a violation */\\n    y -= 10;\\n  }\\n  makePathseg(n1, 2, {0, y}, {prl, y}, width);\\n  makePathseg(n2, 2, {0, 0}, {500, 0}, 100);\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  if (legal) {\\n    BOOST_TEST(worker.getMarkers().size() == 0);\\n  } else {\\n    BOOST_TEST(worker.getMarkers().size() == 1);\\n    testMarker(markers[0].get(),\\n               2,\\n               frConstraintTypeEnum::frcSpacingTablePrlConstraint,\\n               Rect(0, 50, prl, y - width / 2));\\n  }\\n}\\n\\n// Check violation for spacing two widths with design rule width on macro\\n// obstruction\\nBOOST_DATA_TEST_CASE(design_rule_width, bdata::make({true, false}), legal)\\n{\\n  // Setup\\n  auto dbLayer = db_tech->findLayer(\"m1\");\\n  dbLayer->initTwoWidths(2);\\n  dbLayer->addTwoWidthsIndexEntry(90);\\n  dbLayer->addTwoWidthsIndexEntry(190);\\n  dbLayer->addTwoWidthsSpacingTableEntry(0, 0, 0);\\n  dbLayer->addTwoWidthsSpacingTableEntry(0, 1, 50);\\n  dbLayer->addTwoWidthsSpacingTableEntry(1, 0, 50);\\n  dbLayer->addTwoWidthsSpacingTableEntry(1, 1, 150);\\n  makeSpacingTableTwConstraint(2, {90, 190}, {-1, -1}, {{0, 50}, {50, 100}});\\n  /*\\n  WIDTH  90     0      50\\n  WIDTH 190     50    150\\n  */\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 50}, {500, 50}, 100);\\n  auto block = makeMacro(\"DRW\");\\n  makeMacroObs(block, 0, 140, 500, 340, 2, legal ? 100 : -1);\\n  makeInst(\"i1\", block, 0, 0);\\n  /*\\n  If DESIGNRULEWIDTH is 100\\n    width(n1) = 100      width(obs) = 100 : reqSpcVal = 0\\n  legal\\n\\n  if DESIGNRULEWIDTH is -1 (undefined)\\n    width(n1) = 100      width(obs) = 200 : reqSpcVal = 100\\n  illegal\\n  */\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  if (legal)\\n    BOOST_TEST(markers.size() == 0);\\n  else {\\n    BOOST_TEST(markers.size() == 1);\\n    testMarker(markers[0].get(),\\n               2,\\n               frConstraintTypeEnum::frcSpacingTableTwConstraint,\\n               Rect(0, 100, 500, 140));\\n  }\\n}\\n\\n// Check for a min step violation.\\nBOOST_AUTO_TEST_CASE(min_step)\\n{\\n  // Setup\\n  makeMinStepConstraint(2);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {200, 0});\\n  makePathseg(n1, 2, {100, 20}, {200, 20});\\n\\n  runGC();\\n\\n  // Test the results\\n  BOOST_TEST(worker.getMarkers().size() == 1);\\n}\\n\\n// Check for a lef58 style min step violation.  The checker is very\\n// limited and just supports NOBETWEENEOL style.\\nBOOST_AUTO_TEST_CASE(min_step58)\\n{\\n  // Setup\\n  makeMinStep58Constraint(2);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {500, 0});\\n  makePathseg(n1, 2, {200, 20}, {300, 20});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcLef58MinStepConstraint,\\n             Rect(200, 50, 300, 70));\\n}\\n\\n// Check for a lef58 rect only violation.  The markers are\\n// the concave corners expanded by min-width and intersected\\n// with the metal shapes.\\nBOOST_AUTO_TEST_CASE(rect_only)\\n{\\n  // Setup\\n  makeRectOnlyConstraint(2);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 0}, {500, 0});\\n  makePathseg(n1, 2, {200, 0}, {200, 100});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 3);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcLef58RectOnlyConstraint,\\n             Rect(150, -50, 250, 100));\\n  testMarker(markers[1].get(),\\n             2,\\n             frConstraintTypeEnum::frcLef58RectOnlyConstraint,\\n             Rect(150, -50, 350, 50));\\n  testMarker(markers[2].get(),\\n             2,\\n             frConstraintTypeEnum::frcLef58RectOnlyConstraint,\\n             Rect(50, -50, 250, 50));\\n}\\n\\n// Check for a min enclosed area violation.\\nBOOST_AUTO_TEST_CASE(min_enclosed_area)\\n{\\n  // Setup\\n  makeMinEnclosedAreaConstraint(2);', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Check for a min enclosed area violation.\\nBOOST_AUTO_TEST_CASE(min_enclosed_area)\\n{\\n  // Setup\\n  makeMinEnclosedAreaConstraint(2);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathsegExt(n1, 2, {0, 0}, {200, 0});\\n  makePathsegExt(n1, 2, {0, 0}, {0, 200});\\n  makePathsegExt(n1, 2, {0, 200}, {200, 200});\\n  makePathsegExt(n1, 2, {200, 0}, {200, 200});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcMinEnclosedAreaConstraint,\\n             Rect(50, 50, 150, 150));\\n}\\n\\n// Check for a spacing table influence violation.\\nBOOST_AUTO_TEST_CASE(spacing_table_infl_vertical)\\n{\\n  // Setup\\n  makeSpacingTableInfluenceConstraint(2, {10}, {{200, 100}});\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {50, 0}, {50, 200});\\n  makePathseg(n1, 2, {0, 100}, {350, 100});\\n  makePathseg(n1, 2, {0, 250}, {350, 250});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcSpacingTableInfluenceConstraint,\\n             Rect(100, 150, 300, 200));\\n}\\n// Check for a spacing table influence violation.\\nBOOST_AUTO_TEST_CASE(spacing_table_infl_horizontal)\\n{\\n  // Setup\\n  makeSpacingTableInfluenceConstraint(2, {10}, {{200, 150}});\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 500}, {500, 500});\\n  makePathseg(n1, 2, {100, 0}, {100, 500});\\n  makePathseg(n1, 2, {300, 0}, {300, 500});\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcSpacingTableInfluenceConstraint,\\n             Rect(150, 250, 250, 450));\\n}\\n\\n// Check for a spacing table twowidths violation.\\nBOOST_AUTO_TEST_CASE(spacing_table_twowidth)\\n{\\n  // Setup\\n  auto dbLayer = db_tech->findLayer(\"m1\");\\n  dbLayer->initTwoWidths(2);\\n  dbLayer->addTwoWidthsIndexEntry(90);\\n  dbLayer->addTwoWidthsIndexEntry(190);\\n  dbLayer->addTwoWidthsSpacingTableEntry(0, 0, 0);\\n  dbLayer->addTwoWidthsSpacingTableEntry(0, 1, 50);\\n  dbLayer->addTwoWidthsSpacingTableEntry(1, 0, 50);\\n  dbLayer->addTwoWidthsSpacingTableEntry(1, 1, 150);\\n  makeSpacingTableTwConstraint(2, {90, 190}, {-1, -1}, {{0, 50}, {50, 100}});\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 50}, {500, 50}, 100);\\n  makePathseg(n1, 2, {0, 240}, {500, 240}, 200);\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcSpacingTableTwConstraint,\\n             Rect(0, 100, 500, 140));\\n}\\n\\n// Check for a basic end-of-line (EOL) spacing violation.\\nBOOST_DATA_TEST_CASE(eol_basic, (bdata::make({true, false})), lef58)\\n{\\n  // Setup\\n  if (lef58)\\n    makeLef58SpacingEolConstraint(2);\\n  else\\n    makeSpacingEndOfLineConstraint(2);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {500, 0}, {500, 500});\\n  makePathseg(n1, 2, {0, 700}, {1000, 700});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             lef58 ? frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint\\n                   : frConstraintTypeEnum::frcSpacingEndOfLineConstraint,\\n             Rect(450, 500, 550, 650));\\n}\\n\\n// Check for a basic end-of-line (EOL) spacing violation.\\nBOOST_AUTO_TEST_CASE(eol_endtoend)\\n{\\n  // Setup\\n  auto con = makeLef58SpacingEolConstraint(2);\\n  auto endToEnd\\n      = make_shared<frLef58SpacingEndOfLineWithinEndToEndConstraint>();\\n  con->getWithinConstraint()->setEndToEndConstraint(endToEnd);\\n  endToEnd->setEndToEndSpace(300);\\n  con->getWithinConstraint()->setSameMask(true);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 50}, {100, 50});\\n  makePathseg(n1, 2, {350, 50}, {1000, 50});\\n\\n  runGC();', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 50}, {100, 50});\\n  makePathseg(n1, 2, {350, 50}, {1000, 50});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint,\\n             Rect(100, 0, 350, 100));\\n}\\n\\nBOOST_AUTO_TEST_CASE(eol_wrongdirspc)\\n{\\n  // Setup\\n  auto con = makeLef58SpacingEolConstraint(2);\\n  con->setWrongDirSpace(100);\\n  db_tech->findLayer(\"m1\")->setDirection(odb::dbTechLayerDir::VERTICAL);\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 50}, {100, 50});\\n  makePathseg(n1, 2, {250, 50}, {1000, 50});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 0);\\n}\\n\\nBOOST_DATA_TEST_CASE(eol_ext_basic,\\n                     (bdata::make({30, 50})) ^ (bdata::make({true, false})),\\n                     ext,\\n                     legal)\\n{\\n  // Setup\\n  makeEolExtensionConstraint(2, 100, {51, 101}, {20, ext}, false);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 100}, {500, 100});\\n  makePathseg(n1, 2, {690, 100}, {1000, 100});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  if (legal)\\n    BOOST_TEST(markers.size() == 0);\\n  else {\\n    BOOST_TEST(markers.size() == 1);\\n    if (markers.size() == 1)\\n      testMarker(markers[0].get(),\\n                 2,\\n                 frConstraintTypeEnum::frcLef58EolExtensionConstraint,\\n                 Rect(500, 50, 690, 150));\\n  }\\n}\\n\\nBOOST_AUTO_TEST_CASE(eol_prlend)\\n{\\n  // Setup\\n  makeLef58SpacingEolConstraint(2,    // layer_num\\n                                200,  // space\\n                                200,  // width\\n                                50,   // within\\n                                400,  // end_prl_spacing\\n                                50);  // end_prl\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 50}, {100, 50});\\n  makePathseg(n1, 2, {320, 100}, {1000, 100});\\n\\n  // Test if you have a non-prl case when you have prl rule\\n  // this yields no violation\\n  makePathseg(n1, 2, {0, 500}, {100, 500});\\n  makePathseg(n1, 2, {320, 500}, {1000, 500});\\n\\n  // Test if you have a non-prl case when you have prl rule\\n  // this still yields a violation\\n  makePathseg(n1, 2, {0, 1000}, {100, 1000});\\n  makePathseg(n1, 2, {220, 1000}, {1000, 1000});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 2);\\n  testMarker(markers[0].get(),\\n             2,\\n             frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint,\\n             Rect(100, 50, 320, 100));\\n  testMarker(markers[1].get(),\\n             2,\\n             frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint,\\n             Rect(100, 950, 220, 1050));\\n}\\n\\nBOOST_DATA_TEST_CASE(eol_ext_paronly, (bdata::make({true, false})), parOnly)\\n{\\n  // Setup\\n  makeEolExtensionConstraint(2, 100, {101}, {50}, parOnly);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {0, 100}, {500, 100});\\n  makePathseg(n1, 2, {520, 290}, {910, 290});\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  if (parOnly)\\n    BOOST_TEST(markers.size() == 0);\\n  else {\\n    BOOST_TEST(markers.size() == 1);\\n    testMarker(markers[0].get(),\\n               2,\\n               frConstraintTypeEnum::frcLef58EolExtensionConstraint,\\n               Rect(500, 150, 520, 240));\\n  }\\n}\\n// Check for eol keepout violation.\\nBOOST_DATA_TEST_CASE(eol_keepout, (bdata::make({true, false})), legal)\\n{\\n  // Setup\\n  makeLef58EolKeepOutConstraint(2);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {500, 0}, {500, 500});\\n  frCoord x_extra = 0;\\n  if (legal)\\n    x_extra = 200;\\n  makePathseg(n1, 2, {400 + x_extra, 700}, {700 + x_extra, 700});\\n\\n  runGC();', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='makePathseg(n1, 2, {500, 0}, {500, 500});\\n  frCoord x_extra = 0;\\n  if (legal)\\n    x_extra = 200;\\n  makePathseg(n1, 2, {400 + x_extra, 700}, {700 + x_extra, 700});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  if (legal)\\n    BOOST_TEST(markers.size() == 0);\\n  else {\\n    BOOST_TEST(markers.size() == 1);\\n    testMarker(markers[0].get(),\\n               2,\\n               frConstraintTypeEnum::frcLef58EolKeepOutConstraint,\\n               Rect(450, 500, 550, 650));\\n  }\\n}\\n\\nBOOST_AUTO_TEST_CASE(eol_keepout_except_within)\\n{\\n  // Setup\\n  makeLef58EolKeepOutConstraint(2, false, true);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {500, 0}, {500, 500});\\n  makePathseg(n1, 2, {400, 700}, {700, 700});\\n\\n  runGC();\\n\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 0);\\n}\\n\\n// Check for eol keepout violation CORNERONLY.\\nBOOST_DATA_TEST_CASE(eol_keepout_corner,\\n                     (bdata::make({true, false}) * bdata::make({true, false})),\\n                     concave,\\n                     legal)\\n{\\n  // Setup\\n  makeLef58EolKeepOutConstraint(2, true);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {500, 0}, {500, 500});\\n  frCoord x_extra = 0;\\n  if (concave && !legal)\\n    makePathseg(n1, 2, {360, 400}, {360, 750});\\n  if (!concave && !legal)\\n    x_extra = 10;\\n  makePathseg(n1, 2, {400 + x_extra, 700}, {600 + x_extra, 700});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  if (legal)\\n    BOOST_TEST(markers.size() == 0);\\n  else {\\n    BOOST_TEST(markers.size() == 1);\\n    testMarker(markers[0].get(),\\n               2,\\n               frConstraintTypeEnum::frcLef58EolKeepOutConstraint,\\n               Rect(410, 500, 450, 650));\\n  }\\n}\\n\\n// Check for an end-of-line (EOL) spacing violation involving one\\n// parallel edge\\nBOOST_DATA_TEST_CASE(eol_parallel_edge, (bdata::make({true, false})), lef58)\\n{\\n  // Setup\\n  if (lef58)\\n    makeLef58SpacingEolParEdgeConstraint(\\n        makeLef58SpacingEolConstraint(2), 200, 200);\\n  else\\n    makeSpacingEndOfLineConstraint(\\n        2, /* par_space */ 200, /* par_within */ 200);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {500, 0}, {500, 500});\\n  makePathseg(n1, 2, {0, 700}, {1000, 700});\\n  makePathseg(n1, 2, {300, 0}, {300, 450});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             lef58 ? frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint\\n                   : frConstraintTypeEnum::frcSpacingEndOfLineConstraint,\\n             Rect(450, 500, 550, 650));\\n}\\n\\n// Check for an end-of-line (EOL) spacing violation involving two\\n// parallel edges\\nBOOST_DATA_TEST_CASE(eol_parallel_two_edge, (bdata::make({true, false})), lef58)\\n{\\n  // Setup\\n  if (lef58)\\n    makeLef58SpacingEolParEdgeConstraint(\\n        makeLef58SpacingEolConstraint(2), 200, 200, true);\\n  else\\n    makeSpacingEndOfLineConstraint(2,\\n                                   /* par_space */ 200,\\n                                   /* par_within */ 200,\\n                                   /* two_edges */ true);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  makePathseg(n1, 2, {500, 0}, {500, 500});\\n  makePathseg(n1, 2, {0, 700}, {1000, 700});\\n  makePathseg(n1, 2, {300, 0}, {300, 450});\\n  makePathseg(n1, 2, {700, 0}, {700, 450});\\n\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             2,\\n             lef58 ? frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint\\n                   : frConstraintTypeEnum::frcSpacingEndOfLineConstraint,\\n             Rect(450, 500, 550, 650));\\n}', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='BOOST_DATA_TEST_CASE(eol_min_max,\\n                     (bdata::make({true, false}) * bdata::make({true, false})\\n                      * bdata::make({true, false})),\\n                     max,\\n                     twoSides,\\n                     legal)\\n{\\n  makeLef58SpacingEolMinMaxLenConstraint(\\n      makeLef58SpacingEolConstraint(2), 500, max, twoSides);\\n  frNet* n1 = makeNet(\"n1\");\\n  frCoord y = 500;\\n  if (twoSides)  // both sides need to meet minMax for eolSpacing to be\\n                 // triggered and one of them need to violate minMax for\\n                 // eolSpacing to be neglected\\n  {\\n    if (max && legal)\\n      y += 10;  // right(510) > max(500) --> minMax violated --> legal\\n    else if (!max && !legal)\\n      y += 100;      // right(600) & left(500) >= min(500) --> minMax is met\\n                     // --> illegal\\n  } else if (legal)  // both sides need to violate minMax to have no\\n                     // eolSpacing violations\\n  {\\n    if (max)\\n      y += 110;  // right(610) & left(510) > max(500)\\n    else\\n      y -= 10;  // right(490) & left(390) < min(500)\\n  }\\n  makePathseg(n1, 2, {500, 0}, {500, y});\\n  makePathseg(n1, 2, {0, 700}, {1000, 700});\\n\\n  makePathseg(n1, 2, {0, 50}, {450, 50});\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n  if (legal)\\n    BOOST_TEST(markers.size() == 0);\\n  else {\\n    BOOST_TEST(markers.size() == 1);\\n    if (markers.size() == 1)\\n      testMarker(markers[0].get(),\\n                 2,\\n                 frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint,\\n                 Rect(450, y, 550, 650));\\n  }\\n}\\nBOOST_DATA_TEST_CASE(eol_enclose_cut,\\n                     (bdata::make({0, 350})) ^ (bdata::make({true, false})),\\n                     y,\\n                     legal)\\n{\\n  addLayer(design->getTech(), \"v2\", dbTechLayerType::CUT);\\n  addLayer(design->getTech(), \"m2\", dbTechLayerType::ROUTING);\\n  makeLef58SpacingEolCutEncloseConstraint(makeLef58SpacingEolConstraint(4));\\n  frNet* n1 = makeNet(\"n1\");\\n  frViaDef* vd = makeViaDef(\"v\", 3, {0, 0}, {100, 100});\\n\\n  makePathseg(n1, 4, {500, 0}, {500, 500});\\n  makePathseg(n1, 4, {0, 700}, {1000, 700});\\n  makeVia(vd, n1, {400, y});\\n  runGC();\\n  auto& markers = worker.getMarkers();\\n  if (legal)\\n    BOOST_TEST(markers.size() == 0);\\n  else {\\n    BOOST_TEST(markers.size() == 1);\\n    if (markers.size() == 1)\\n      testMarker(markers[0].get(),\\n                 4,\\n                 frConstraintTypeEnum::frcLef58SpacingEndOfLineConstraint,\\n                 Rect(450, 500, 550, 650));\\n  }\\n}\\n\\nBOOST_DATA_TEST_CASE(cut_spc_tbl, (bdata::make({true, false})), viol)\\n{\\n  // Setup\\n  addLayer(design->getTech(), \"v2\", dbTechLayerType::CUT);\\n  addLayer(design->getTech(), \"m2\", dbTechLayerType::ROUTING);\\n  makeCutClass(3, \"Vx\", 100, 200);\\n  auto layer = db_tech->findLayer(\"v2\");\\n  auto dbRule = odb::dbTechLayerCutSpacingTableDefRule::create(layer);\\n  dbRule->setDefault(100);\\n  dbRule->setVertical(true);\\n  std::map<std::string, uint> row_map;\\n  std::map<std::string, uint> col_map;\\n  std::vector<std::vector<std::pair<int, int>>> table;\\n  row_map[\"Vx/SIDE\"] = 1;\\n  row_map[\"Vx/END\"] = 0;\\n  col_map[\"Vx/SIDE\"] = 1;\\n  col_map[\"Vx/END\"] = 0;\\n  if (viol) {\\n    table.push_back({{300, 300}, {300, 300}});\\n    table.push_back({{300, 300}, {300, 301}});\\n  } else {\\n    table.push_back({{301, 301}, {301, 301}});\\n    table.push_back({{301, 301}, {301, 300}});\\n  }\\n\\n  dbRule->setSpacingTable(table, row_map, col_map);\\n  makeLef58CutSpcTbl(3, dbRule);\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  frViaDef* vd = makeViaDef(\"v\", 3, {0, 0}, {200, 100});\\n\\n  makeVia(vd, n1, {0, 0});\\n  makeVia(vd, n1, {0, 400});\\n\\n  runGC();\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == (viol ? 1 : 0));\\n}', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='makeVia(vd, n1, {0, 0});\\n  makeVia(vd, n1, {0, 400});\\n\\n  runGC();\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == (viol ? 1 : 0));\\n}\\n\\nBOOST_DATA_TEST_CASE(cut_spc_tbl_ex_aligned,\\n                     (bdata::make({0, 10})) ^ (bdata::make({1, 0})),\\n                     x,\\n                     viol)\\n{\\n  // Setup\\n  addLayer(design->getTech(), \"v2\", dbTechLayerType::CUT);\\n  addLayer(design->getTech(), \"m2\", dbTechLayerType::ROUTING);\\n  makeCutClass(3, \"Vx\", 100, 100);\\n  auto layer = db_tech->findLayer(\"v2\");\\n  auto dbRule = odb::dbTechLayerCutSpacingTableDefRule::create(layer);\\n  dbRule->setDefault(200);\\n  dbRule->addExactElignedEntry(\"Vx\", 250);\\n  dbRule->setVertical(true);\\n  makeLef58CutSpcTbl(3, dbRule);\\n  frNet* n1 = makeNet(\"n1\");\\n\\n  frViaDef* vd = makeViaDef(\"v\", 3, {0, 0}, {100, 100});\\n\\n  makeVia(vd, n1, {0, 0});\\n  makeVia(vd, n1, {x, 300});\\n\\n  runGC();\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == viol);\\n}\\n\\nBOOST_AUTO_TEST_CASE(metal_width_via_map)\\n{\\n  // Setup\\n  addLayer(design->getTech(), \"v2\", dbTechLayerType::CUT);\\n  addLayer(design->getTech(), \"m2\", dbTechLayerType::ROUTING);\\n  frViaDef* vd_bar = makeViaDef(\"V2_BAR\", 3, {0, 0}, {100, 100});\\n  frViaDef* vd_large = makeViaDef(\"V2_LARGE\", 3, {0, 0}, {200, 200});\\n\\n  auto db_layer = db_tech->findLayer(\"v2\");\\n  auto dbRule = odb::dbMetalWidthViaMap::create(db_tech);\\n  dbRule->setAboveLayerWidthLow(300);\\n  dbRule->setAboveLayerWidthHigh(300);\\n  dbRule->setBelowLayerWidthLow(300);\\n  dbRule->setBelowLayerWidthHigh(300);\\n  dbRule->setCutLayer(db_layer);\\n  dbRule->setViaName(\"V2_LARGE\");\\n\\n  makeMetalWidthViaMap(3, dbRule);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n  makePathseg(n1, 2, {0, 150}, {1000, 150}, 300);\\n  makePathseg(n1, 4, {0, 150}, {1000, 150}, 300);\\n  makeVia(vd_bar, n1, {100, 0});\\n  makeVia(vd_large, n1, {300, 0});\\n  runGC();\\n\\n  // Test the results\\n  auto& markers = worker.getMarkers();\\n\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             3,\\n             frConstraintTypeEnum::frcMetalWidthViaConstraint,\\n             Rect(100, 0, 200, 100));\\n}\\n\\nBOOST_DATA_TEST_CASE(cut_spc_parallel_overlap,\\n                     (bdata::make({100, 50}) ^ bdata::make({false, true})),\\n                     spacing,\\n                     legal)\\n{\\n  // Setup\\n  addLayer(design->getTech(), \"v2\", dbTechLayerType::CUT);\\n  addLayer(design->getTech(), \"m2\", dbTechLayerType::ROUTING);\\n  frViaDef* vd_bar = makeViaDef(\"V2_BAR\", 3, {0, 0}, {100, 100});\\n\\n  makeLef58CutSpacingConstraint_parallelOverlap(3, spacing);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n  frNet* n2 = makeNet(\"n2\");\\n  makeVia(vd_bar, n1, {0, 0});\\n  makeVia(vd_bar, n2, {150, 0});\\n  runGC();\\n\\n  // // Test the results\\n  auto& markers = worker.getMarkers();\\n  if (legal) {\\n    BOOST_TEST(markers.size() == 0);\\n  } else {\\n    BOOST_TEST(markers.size() == 1);\\n  }\\n  if (!markers.empty()) {\\n    testMarker(markers[0].get(),\\n               3,\\n               frConstraintTypeEnum::frcLef58CutSpacingConstraint,\\n               Rect(100, 0, 150, 100));\\n  }\\n}\\n\\nBOOST_DATA_TEST_CASE(cut_spc_adjacent_cuts, (bdata::make({true, false})), lef58)\\n{\\n  // Setup\\n  addLayer(design->getTech(), \"v2\", dbTechLayerType::CUT);\\n  addLayer(design->getTech(), \"m2\", dbTechLayerType::ROUTING);\\n  makeCutClass(3, \"VA\", 110, 110);\\n  if (lef58) {\\n    makeLef58CutSpacingConstraint_adjacentCut(3, 190, 3, 1, 200);\\n    frNet* n1 = makeNet(\"n1\");\\n    frNet* n2 = makeNet(\"n2\");\\n    frNet* n3 = makeNet(\"n3\");\\n    frNet* n4 = makeNet(\"n4\");\\n    frViaDef* vd = makeViaDef(\"v\", 3, {0, 0}, {110, 110});\\n\\n    makeVia(vd, n1, {1000, 1000});\\n    makeVia(vd, n2, {1000, 820});\\n    makeVia(vd, n3, {820, 1000});\\n    makeVia(vd, n4, {1000, 1180});\\n\\n    runGC();\\n\\n    // Test the results\\n    auto& markers = worker.getMarkers();\\n\\n    BOOST_TEST(markers.size() == 3);\\n  }\\n}', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='runGC();\\n\\n    // Test the results\\n    auto& markers = worker.getMarkers();\\n\\n    BOOST_TEST(markers.size() == 3);\\n  }\\n}\\n\\nBOOST_AUTO_TEST_CASE(cut_keepoutzone)\\n{\\n  // Setup\\n  addLayer(design->getTech(), \"v2\", dbTechLayerType::CUT);\\n  addLayer(design->getTech(), \"m2\", dbTechLayerType::ROUTING);\\n  frViaDef* vd_bar = makeViaDef(\"V2_BAR\", 3, {0, 0}, {200, 150});\\n  makeCutClass(3, \"Vx\", 150, 200);\\n\\n  auto db_layer = db_tech->findLayer(\"v2\");\\n  auto dbRule = odb::dbTechLayerKeepOutZoneRule::create(db_layer);\\n  dbRule->setFirstCutClass(\"Vx\");\\n  dbRule->setEndSideExtension(51);\\n  dbRule->setEndForwardExtension(51);\\n  dbRule->setSideSideExtension(51);\\n  dbRule->setSideForwardExtension(51);\\n  makeKeepOutZoneRule(3, dbRule);\\n\\n  frNet* n1 = makeNet(\"n1\");\\n  makeVia(vd_bar, n1, {0, 0});\\n  makeVia(vd_bar, n1, {150, 200});\\n  runGC();\\n\\n  // // Test the results\\n  auto& markers = worker.getMarkers();\\n  BOOST_TEST(markers.size() == 1);\\n  testMarker(markers[0].get(),\\n             3,\\n             frConstraintTypeEnum::frcLef58KeepOutZoneConstraint,\\n             Rect(150, 150, 200, 200));\\n}\\nBOOST_AUTO_TEST_SUITE_END();', metadata={'source': 'src/drt/test/gcTest.cpp', 'file_path': 'src/drt/test/gcTest.cpp', 'file_name': 'gcTest.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nrun_unit_test_and_exit [list \"build\" \"src\" \"drt\" \"trTest\"]', metadata={'source': 'src/drt/test/gc_test.tcl', 'file_path': 'src/drt/test/gc_test.tcl', 'file_name': 'gc_test.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45_tech.lef\\nread_lef Nangate45/Nangate45_stdcell.lef\\nread_def gcd_nangate45_preroute.def\\nread_guides gcd_nangate45.route_guide\\nset_thread_count [expr [exec getconf _NPROCESSORS_ONLN] / 4]\\ndetailed_route -output_drc results/gcd_nangate45.output.drc.rpt \\\\\\n               -output_maze results/gcd_nangate45.output.maze.log \\\\\\n               -verbose 1 \\nset def_file results/gcd_nangate45.defok\\nwrite_def $def_file', metadata={'source': 'src/drt/test/gcd_nangate45.tcl', 'file_path': 'src/drt/test/gcd_nangate45.tcl', 'file_name': 'gcd_nangate45.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nset OR $argv0\\nset server1 [exec $OR server1.tcl > results/server1.log &]\\nset server2 [exec $OR server2.tcl > results/server2.log &]\\nset balancer [exec $OR balancer.tcl > results/balancer.log &]\\nset base [exec $OR -exit gcd_nangate45.tcl > results/base.log &]\\nexec sleep 3\\nread_lef Nangate45/Nangate45_tech.lef\\nread_lef Nangate45/Nangate45_stdcell.lef\\nread_def gcd_nangate45_preroute.def\\nread_guides gcd_nangate45.route_guide\\n\\nset_thread_count [expr [exec getconf _NPROCESSORS_ONLN] / 4]\\ndetailed_route -output_drc results/gcd_nangate45_distributed.output.drc.rpt \\\\\\n               -output_maze results/gcd_nangate45_distributed.output.maze.log \\\\\\n               -verbose 1 \\\\\\n\\t             -distributed \\\\\\n\\t             -remote_host 127.0.0.1 \\\\\\n\\t             -remote_port 1234 \\\\\\n               -cloud_size 2 \\\\\\n               -shared_volume results\\nexec kill $server1\\nexec kill $server2\\nexec kill $balancer\\nset def_file results/gcd_nangate45.def\\nwrite_def $def_file\\nset running [file exists /proc/$base]\\nwhile { $running } {\\n  sleep 1\\n  set running [file exists /proc/$base]\\n}\\ndiff_files results/gcd_nangate45.defok $def_file', metadata={'source': 'src/drt/test/gcd_nangate45_distributed.tcl', 'file_path': 'src/drt/test/gcd_nangate45_distributed.tcl', 'file_name': 'gcd_nangate45_distributed.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef Nangate45/Nangate45_tech.lef\\nread_lef Nangate45/Nangate45_stdcell.lef\\nread_def gcd_nangate45_preroute.def\\nread_guides gcd_nangate45.route_guide\\nset_thread_count [exec getconf _NPROCESSORS_ONLN]\\n\\ndetailed_route_debug -dump_dr -dump_dir results -iter 2\\n\\ndetailed_route -output_guide results/gcd_nangate45.output.guide.mod \\\\\\n               -output_drc results/gcd_nangate45.output.drc.rpt \\\\\\n               -output_maze results/gcd_nangate45.output.maze.log \\\\\\n               -verbose 1\\nset def_file results/gcd_nangate45.defok\\nwrite_def $def_file', metadata={'source': 'src/drt/test/gcd_nangate45_dump_worker.tcl', 'file_path': 'src/drt/test/gcd_nangate45_dump_worker.tcl', 'file_name': 'gcd_nangate45_dump_worker.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nset_debug_level DRT autotuner 1\\ndetailed_route_debug -dr\\ndetailed_route_worker_debug -maze_end_iter 1 -drc_cost 8 -marker_cost 8 -follow_guide 1 -ripup_mode 1\\ndetailed_route_run_worker -dump_dir results \\\\\\n                          -worker_dir workerx67200_y37800 \\\\\\n                          -drc_rpt results/worker.drc.rpt', metadata={'source': 'src/drt/test/gcd_nangate45_test_worker.tcl', 'file_path': 'src/drt/test/gcd_nangate45_test_worker.tcl', 'file_name': 'gcd_nangate45_test_worker.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import odb\\nimport os\\nimport utl\\n\\ndef make_rect(design, xl, yl, xh, yh):\\n    xl = design.micronToDBU(xl)\\n    yl = design.micronToDBU(yl)\\n    xh = design.micronToDBU(xh)\\n    yh = design.micronToDBU(yh)\\n    return odb.Rect(xl, yl, xh, yh)\\n\\ndef make_result_file(filename):\\n    result_dir = os.path.join(os.getcwd(), \\'results\\')\\n    if not os.path.exists(result_dir):\\n        os.mkdir(result_dir)\\n\\n    root_ext = os.path.splitext(filename)\\n    filename = \"{}-py{}\".format(*root_ext)\\n    return os.path.join(result_dir, filename)\\n\\ndef diff_files(file1, file2):\\n    with open(file1, \\'r\\') as f:\\n        lines1 = f.readlines()\\n\\n    with open(file2, \\'r\\') as f:\\n        lines2 = f.readlines()\\n\\n    num_lines1 = len(lines1)\\n    num_lines2 = len(lines2)\\n    for i in range(min(num_lines1, num_lines2)):\\n        if lines1[i] != lines2[i]:\\n            utl.report(f\"Differences found at line {i+1}.\")\\n            utl.report(lines1[i][:-1])\\n            utl.report(lines2[i][:-1])\\n            return 1\\n\\n    if num_lines1 != num_lines2:\\n        utl.report(f\"Number of lines differs {num_lines1} vs {num_lines2}.\")\\n        return 1\\n\\n    utl.report(\"No differences found.\")\\n    return 0\\n\\n# Output voltage file is specified as ...\\nutl.suppress_message(utl.PSM, 2)\\n# Output current file specified ...\\nutl.suppress_message(utl.PSM, 3)\\n# Error file is specified as ...\\nutl.suppress_message(utl.PSM, 83)\\n# Output spice file is specified as\\nutl.suppress_message(utl.PSM, 5)\\n# SPICE file is written at\\nutl.suppress_message(utl.PSM, 6)\\n# Reading DEF file\\nutl.suppress_message(utl.ODB, 127)\\n# Finished DEF file\\nutl.suppress_message(utl.ODB, 134)\\n\\n# suppress PPL info messages\\nutl.suppress_message(utl.PPL, 41)\\nutl.suppress_message(utl.PPL, 48)\\nutl.suppress_message(utl.PPL, 49)\\nutl.suppress_message(utl.PPL, 60)\\n\\n# suppress tap info messages\\nutl.suppress_message(utl.TAP, 100)\\nutl.suppress_message(utl.TAP, 101)\\n\\n\\n# suppress par messages with runtime\\nutl.suppress_message(utl.PAR, 1)\\nutl.suppress_message(utl.PAR, 30)\\nutl.suppress_message(utl.PAR, 109)\\nutl.suppress_message(utl.PAR, 110)', metadata={'source': 'src/drt/test/helpers.py', 'file_path': 'src/drt/test/helpers.py', 'file_name': 'helpers.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/drt/test/helpers.tcl', 'file_path': 'src/drt/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/drt/test/helpers.tcl', 'file_path': 'src/drt/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport drt_aux\\n\\ntech = Tech()\\ntech.readLef(\"testcase/ispd18_sample/ispd18_sample.input.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"testcase/ispd18_sample/ispd18_sample.input.def\")\\n\\ngr = design.getGlobalRouter()\\ngr.readGuides(\"testcase/ispd18_sample/ispd18_sample.input.guide\")\\n\\ndrt_aux.detailed_route(design,\\n                       output_drc=\"results/ispd18_sample.output.drc.rpt\",\\n                       output_maze=\"results/ispd18_sample.output.maze.log\",\\n                       output_guide_coverage=\"results/ispd18_sample.coverage.csv\",\\n                       verbose=0)\\n\\ndef_file = helpers.make_result_file(\"ispd18_sample.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"ispd18_sample.defok\", def_file)', metadata={'source': 'src/drt/test/ispd18_sample.py', 'file_path': 'src/drt/test/ispd18_sample.py', 'file_name': 'ispd18_sample.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_lef testcase/ispd18_sample/ispd18_sample.input.lef\\nread_def testcase/ispd18_sample/ispd18_sample.input.def\\nread_guides testcase/ispd18_sample/ispd18_sample.input.guide\\ndetailed_route -output_drc results/ispd18_sample.output.drc.rpt \\\\\\n               -output_maze results/ispd18_sample.output.maze.log \\\\\\n               -output_guide_coverage results/ispd18_sample.coverage.csv \\\\\\n               -verbose 0\\n\\nset def_file [make_result_file ispd18_sample.def]\\nwrite_def $def_file\\ndiff_files ispd18_sample.defok $def_file', metadata={'source': 'src/drt/test/ispd18_sample.tcl', 'file_path': 'src/drt/test/ispd18_sample.tcl', 'file_name': 'ispd18_sample.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_lef testcase/ispd18_sample/ispd18_sample.input.lef\\nread_def testcase/ispd18_sample/ispd18_sample.input.def\\nrun_worker -host 127.0.0.1 -port 2222 -i\\ndetailed_route -guide testcase/ispd18_sample/ispd18_sample.input.guide \\\\\\n               -output_guide results/ispd18_sample.output.guide.mod \\\\\\n               -output_drc results/ispd18_sample.output.drc.rpt \\\\\\n               -output_maze results/ispd18_sample.output.maze.log \\\\\\n               -verbose 1 \\\\\\n\\t             -distributed \\\\\\n\\t             -remote_host 127.0.0.1 \\\\\\n\\t             -remote_port 1111 \\\\\\n               -shared_volume results\\n\\nset def_file [make_result_file ispd18_sample.def]\\nwrite_def $def_file\\ndiff_files ispd18_sample.defok $def_file', metadata={'source': 'src/drt/test/ispd18_sample_distriibuted.tcl', 'file_path': 'src/drt/test/ispd18_sample_distriibuted.tcl', 'file_name': 'ispd18_sample_distriibuted.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef \"sky130hd/sky130hd.tlef\"\\nread_lef \"sky130hd/sky130hd_std_cell.lef\"\\nread_def \"gcd_sky130hd.def\"\\nread_guides \"gcd_sky130hd.guide\"\\n\\nset def_file [make_result_file ndr_vias1.def]\\n\\ncreate_ndr -name NDR_3W_3S \\\\\\n  \\t \\t   \\t -spacing { li1 0.51 met1 0.42 met2 0.42 met3 0.9 met4 0.9 met5 4.8 } \\\\\\n\\t\\t   \\t\\t -width { li1 0.51 met1 0.42 met2 0.42 met3 0.9 met4 0.9 met5 4.8 } \\\\\\n           -via { L1M1_PR_R M1M2_PR_R }\\n\\nassign_ndr -ndr NDR_3W_3S -net clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_0_clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_2_0__leaf_clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_2_1__leaf_clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_2_2__leaf_clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_2_3__leaf_clk\\n\\ndetailed_route -bottom_routing_layer met1 -top_routing_layer met5 -verbose 0\\n\\nwrite_def $def_file\\ndiff_files ndr_vias1.defok $def_file', metadata={'source': 'src/drt/test/ndr_vias1.tcl', 'file_path': 'src/drt/test/ndr_vias1.tcl', 'file_name': 'ndr_vias1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nread_lef \"sky130hd/sky130hd.tlef\"\\nread_lef \"sky130hd/sky130hd_std_cell.lef\"\\nread_def \"gcd_sky130hd.def\"\\nread_guides \"ndr_vias2.guide\"\\n\\nset def_file [make_result_file ndr_vias2.def]\\n\\ncreate_ndr -name NDR_3W_3S \\\\\\n  \\t \\t   \\t -spacing { li1 0.51 met1 0.42 met2 0.42 met3 0.9 met4 0.9 met5 4.8 } \\\\\\n\\t\\t   \\t\\t -width { li1 0.51 met1 0.42 met2 0.42 met3 0.9 met4 0.9 met5 4.8 } \\\\\\n           -via { L1M1_PR_R M1M2_PR_R M2M3_PR_R M3M4_PR_R M4M5_PR_R }\\n\\nassign_ndr -ndr NDR_3W_3S -net clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_0_clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_2_0__leaf_clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_2_1__leaf_clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_2_2__leaf_clk\\nassign_ndr -ndr NDR_3W_3S -net clknet_2_3__leaf_clk\\n\\ndetailed_route -bottom_routing_layer met1 -top_routing_layer met5 -verbose 0\\n\\nwrite_def $def_file\\ndiff_files ndr_vias2.defok $def_file', metadata={'source': 'src/drt/test/ndr_vias2.tcl', 'file_path': 'src/drt/test/ndr_vias2.tcl', 'file_name': 'ndr_vias2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# layer range for clock nets. def file from the openroad-flow (modified gcd_sky130hs)\\nsource \"helpers.tcl\"\\nread_lef \"sky130hs/sky130hs.tlef\"\\nread_lef \"sky130hs/sky130hs_std_cell.lef\"\\nread_def \"obstruction.def\"\\nread_guides \"obstruction.guide\"\\n\\nset def_file [make_result_file obstruction.def]\\n\\ndetailed_route -bottom_routing_layer met1 -top_routing_layer met5 -verbose 0\\n\\nwrite_def $def_file\\ndiff_files obstruction.defok $def_file', metadata={'source': 'src/drt/test/obstruction.tcl', 'file_path': 'src/drt/test/obstruction.tcl', 'file_name': 'obstruction.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='record_tests {\\n  ispd18_sample\\n  ndr_vias1\\n  ndr_vias2\\n  obstruction\\n  single_step\\n  ta_ap_aligned\\n  ta_pin_aligned\\n  top_level_term\\n  top_level_term2\\n}\\nrecord_pass_fail_tests {\\n  gc_test\\n}', metadata={'source': 'src/drt/test/regression_tests.tcl', 'file_path': 'src/drt/test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='#!/usr/bin/env python3\\n\\'\\'\\'\\nThis runs the ISPD 18 & 19 routing benchmarks.  GNU Parallel is used for\\nparallelism over many designs.  This is used by Jenkins for nightly\\nOpenROAD testing.\\n\\'\\'\\'\\n\\nimport argparse\\nimport fnmatch\\nimport multiprocessing\\nimport os\\nimport shutil\\nimport stat\\nimport subprocess\\nimport sys\\nimport textwrap\\n\\nparser = argparse.ArgumentParser(\\n    prog=\"run-ispd\",\\n    description=\"Run the ISPD routing benchamrks.\",\\n    formatter_class=argparse.ArgumentDefaultsHelpFormatter\\n)\\nparser.add_argument(\\n    \"-d\",\\n    \"--dir\",\\n    default=os.path.expanduser(\\'~/ispd\\'),\\n    help=\"Root directory to run under \"\\n    \"(must have a tests subdir with benchmarks)\"\\n)\\nparser.add_argument(\\n    \"-t\",\\n    \"--tests\",\\n    nargs=\"*\",\\n    default=\"*\",\\n    help=\"The tests to run. Matched to designs by glob\"\\n)\\nparser.add_argument(\\n    \"-j\",\\n    \"--jobs\",\\n    default=4,\\n    type=int,\\n    help=\"Number of jobs to run concurrently\"\\n)\\nparser.add_argument(\\n    \"-p\",\\n    \"--program\",\\n    default=shutil.which(\\'openroad\\'),\\n    help=\"Path to openroad to test\"\\n)\\nparser.add_argument(\\n    \"-w\",\\n    \"--workspace\",\\n    default=os.path.join(os.path.dirname(os.path.abspath(__file__)),\\n                         \\'results\\'),\\n    help=\"Workspace directory to create the run scripts and save output files\"\\n)\\nargs = parser.parse_args()\\n\\nargs.program = os.path.abspath(args.program)\\nargs.dir = os.path.abspath(args.dir)\\n\\nif args.program is None or not os.path.isfile(args.program):\\n    raise FileNotFoundError(f\"openroad binary not found at \\'{args.program}\\'\")\\n\\nif not os.path.isdir(args.dir):\\n    raise FileNotFoundError(f\"Benchmark root folder not found at \\'{args.dir}\\'\")\\n\\n\\ndef gen_files(work_dir, ispd_year, design, drv_min, drv_max):\\n    \\'\\'\\' host setup \\'\\'\\'\\n    bench_dir = os.path.join(args.dir, \"tests\")\\n    if not os.path.exists(os.path.join(bench_dir, design)):\\n        raise Exception(\"Missing test {}\".format(design))\\n\\n    # TritonRoute setup\\n    verbose = 1\\n    threads = multiprocessing.cpu_count()\\n\\n    design_dir = os.path.join(work_dir, design)\\n    os.makedirs(design_dir, exist_ok=True)\\n\\n    print(f\"Create openroad tcl script for {design}\")\\n    script = f\"\"\"\\n            set_thread_count {threads}\\n            read_lef {bench_dir}/{design}/{design}.input.lef\\n            read_def {bench_dir}/{design}/{design}.input.def\\n            read_guides {bench_dir}/{design}/{design}.input.guide \\n            detailed_route -output_maze {design_dir}/{design}.output.maze.log \\\\\\\\\\n                           -output_drc {design_dir}/{design}.output.drc.rpt \\\\\\\\\\n                           -verbose {verbose}\\n            write_def {design_dir}/{design}.output.def\\n            set drv_count [detailed_route_num_drvs]\\n            if {{ $drv_count > {drv_max} }} {{\\n              puts \\\\\"ERROR: Increase in number of violations from {drv_max} to $drv_count\\\\\"\\n              exit 1\\n            }} elseif {{ $drv_count < {drv_min} }} {{\\n              puts \\\\\"NOTICE: Decrease in number of violations from {drv_min} to $drv_count\\\\\"\\n              exit 2\\n            }}\\n    \"\"\"\\n    with open(os.path.join(design_dir, \"run.tcl\"), \\'w\\') as tcl_file:\\n        print(textwrap.dedent(script), file=tcl_file)', metadata={'source': 'src/drt/test/run-ispd.py', 'file_path': 'src/drt/test/run-ispd.py', 'file_name': 'run-ispd.py', 'file_type': '.py'}),\n",
       " Document(page_content='print(f\"Create run shell script for {design}\")\\n    run_sh = os.path.join(design_dir, \"run.sh\")\\n    script = f\"\"\"\\n            set -e -o pipefail\\n            echo Running {design}\\n            {args.program} -exit {design_dir}/run.tcl 2>&1 \\\\\\\\\\n                | tee {design_dir}/run_{design}.log\\n            cd \\'{bench_dir}/ispd{ispd_year}eval\\'\\n            ./ispd{ispd_year}eval \\\\\\\\\\n                -lef {bench_dir}/{design}/{design}.input.lef \\\\\\\\\\n                -def {design_dir}/{design}.output.def \\\\\\\\\\n                -guide {bench_dir}/{design}/{design}.input.guide \\\\\\\\\\n              | grep -v WARNING | grep -v ERROR\\n            echo\\n            \"\"\"\\n    with open(run_sh, \\'w\\') as script_file:\\n        print(textwrap.dedent(script), file=script_file)\\n    file_st = os.stat(run_sh)\\n    os.chmod(run_sh, file_st.st_mode | stat.S_IXUSR | stat.S_IXGRP)\\n\\n\\ndef test_enabled(design, patterns):\\n    \\'\\'\\' check if test is enabled \\'\\'\\'\\n    for pattern in patterns:\\n        if fnmatch.fnmatch(design, pattern):\\n            return True\\n    return False\\n\\n\\ndesign_list_ispd18 = [\\n    (\"ispd18_test1\", 0, 0),\\n    (\"ispd18_test2\", 0, 0),\\n    (\"ispd18_test3\", 0, 0),\\n    (\"ispd18_test4\", 0, 0),\\n    (\"ispd18_test5\", 0, 0),\\n    (\"ispd18_test6\", 0, 0),\\n    (\"ispd18_test7\", 0, 0),\\n    (\"ispd18_test8\", 0, 0),\\n    (\"ispd18_test9\", 0, 0),\\n    (\"ispd18_test10\", 0, 0),\\n]\\ndesign_list_ispd19 = [\\n    (\"ispd19_test1\", 0, 0),\\n    (\"ispd19_test2\", 0, 0),\\n    (\"ispd19_test3\", 0, 0),\\n    (\"ispd19_test4\", 0, 0),\\n    (\"ispd19_test5\", 0, 0),\\n    (\"ispd19_test6\", 0, 0),\\n    (\"ispd19_test7\", 0, 0),\\n    (\"ispd19_test8\", 0, 0),\\n    (\"ispd19_test9\", 0, 0),\\n    (\"ispd19_test10\", 15, 25),\\n]\\n\\nos.makedirs(args.workspace, exist_ok=True)\\nrunning_tests = set()\\nfor (design_name, drv_min, drv_max) in design_list_ispd18:\\n    if test_enabled(design_name, args.tests):\\n        gen_files(args.workspace, 18, design_name, drv_min, drv_max)\\n        running_tests.add(design_name)\\n\\n\\nfor (design_name, drv_min, drv_max) in design_list_ispd19:\\n    if test_enabled(design_name, args.tests):\\n        gen_files(args.workspace, 19, design_name, drv_min, drv_max)\\n        running_tests.add(design_name)\\n\\nstatus = subprocess.run([\\'parallel\\',\\n                         \\'-j\\', str(args.jobs),\\n                         \\'--halt\\', \\'never\\',\\n                         \\'--joblog\\', f\"{args.workspace}/ispd-parallel.log\",\\n                         os.path.join(args.workspace, \\'{}/run.sh\\'),\\n                         \\':::\\', *list(running_tests)],\\n                        check=True)\\n\\nfor design_name in running_tests:\\n    subprocess.run([\\'tar\\', \\'czvf\\',\\n                    f\"{args.workspace}/{design_name}.tar.gz\",\\n                    f\"{args.workspace}/{design_name}\"],\\n                   check=True)\\n\\nprint(\"=======================\")\\nif status.returncode:\\n    print(\"Fail\")\\nelse:\\n    print(\"Success\")\\n\\nprint(\"=======================\")\\nsys.exit(status.returncode)', metadata={'source': 'src/drt/test/run-ispd.py', 'file_path': 'src/drt/test/run-ispd.py', 'file_name': 'run-ispd.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nset_thread_count [expr [exec getconf _NPROCESSORS_ONLN] / 4]\\nrun_worker -host 127.0.0.1 -port 1111', metadata={'source': 'src/drt/test/server1.tcl', 'file_path': 'src/drt/test/server1.tcl', 'file_name': 'server1.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nset_thread_count [expr [exec getconf _NPROCESSORS_ONLN] / 4]\\nrun_worker -host 127.0.0.1 -port 1112', metadata={'source': 'src/drt/test/server2.tcl', 'file_path': 'src/drt/test/server2.tcl', 'file_name': 'server2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport drt_aux\\n\\ntech = Tech()\\ntech.readLef(\"testcase/ispd18_sample/ispd18_sample.input.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"testcase/ispd18_sample/ispd18_sample.input.def\")\\n\\ngr = design.getGlobalRouter()\\ngr.readGuides(\"testcase/ispd18_sample/ispd18_sample.input.guide\")\\n\\ndrt_aux.detailed_route(design,\\n                       output_drc=\"results/single_step.output.drc.rpt\",\\n                       output_maze=\"results/single_step.output.maze.log\",\\n                       verbose=0,\\n                       single_step_dr=True)\\n\\ndrt_aux.step_dr(design, 7,  0, 3, 8, 0, 8, 0.95, 1, True)\\ndrt_aux.step_dr(design, 7, -2, 3, 8, 8, 8, 0.95, 1, True)\\ndrt_aux.step_dr(design, 7, -5, 3, 8, 8, 8, 0.95, 1, True)\\ndrt_aux.step_end(design)\\n\\ndef_file = helpers.make_result_file(\"single_step.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"ispd18_sample.defok\", def_file)', metadata={'source': 'src/drt/test/single_step.py', 'file_path': 'src/drt/test/single_step.py', 'file_name': 'single_step.py', 'file_type': '.py'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_lef testcase/ispd18_sample/ispd18_sample.input.lef\\nread_def testcase/ispd18_sample/ispd18_sample.input.def\\nread_guides testcase/ispd18_sample/ispd18_sample.input.guide\\n\\ndetailed_route -output_drc results/single_step.output.drc.rpt \\\\\\n               -output_maze results/single_step.output.maze.log \\\\\\n               -verbose 0 \\\\\\n               -single_step_dr\\n\\ndrt::step_dr 7  0 3 8 0 8 0.95 1 true\\ndrt::step_dr 7 -2 3 8 8 8 0.95 1 true\\ndrt::step_dr 7 -5 3 8 8 8 0.95 1 true\\ndrt::step_end\\n\\nset def_file [make_result_file single_step.def]\\nwrite_def $def_file\\n# Single stepping should produce the same result as a regular run\\ndiff_files ispd18_sample.defok $def_file', metadata={'source': 'src/drt/test/single_step.tcl', 'file_path': 'src/drt/test/single_step.tcl', 'file_name': 'single_step.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/* Author: Matt Liberty */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"ord/OpenRoad.hh\"\\n\\n// Stubs out functions from OpenRoad that aren\\'t needed by trTest but\\n// are referenced from TritonRoute.a or its dependencies.\\nchar** cmd_argv;\\nint cmd_argc;\\nnamespace ord {\\n\\nOpenRoad::OpenRoad()\\n    : tcl_interp_(nullptr),\\n      logger_(nullptr),\\n      db_(nullptr),\\n      verilog_network_(nullptr),\\n      sta_(nullptr),\\n      resizer_(nullptr),\\n      ioPlacer_(nullptr),\\n      opendp_(nullptr),\\n      optdp_(nullptr),\\n      finale_(nullptr),\\n      macro_placer_(nullptr),\\n      macro_placer2_(nullptr),\\n      global_router_(nullptr),\\n      restructure_(nullptr),\\n      tritonCts_(nullptr),\\n      tapcell_(nullptr),\\n      extractor_(nullptr),\\n      detailed_router_(nullptr),\\n      antenna_checker_(nullptr),\\n      replace_(nullptr),\\n      pdnsim_(nullptr),\\n      partitionMgr_(nullptr),\\n      pdngen_(nullptr),\\n      distributer_(nullptr),\\n      stt_builder_(nullptr),\\n      threads_(1)\\n{\\n}\\n\\nOpenRoad* OpenRoad::openRoad()\\n{\\n  return nullptr;\\n}\\n\\nvoid OpenRoad::writeDb(const char*)\\n{\\n}\\n\\nvoid OpenRoad::readDb(const char*)\\n{\\n}\\n\\nvoid OpenRoad::addObserver(OpenRoadObserver* observer)\\n{\\n}\\n\\nvoid OpenRoad::removeObserver(OpenRoadObserver* observer)\\n{\\n}\\n\\nint OpenRoad::getThreadCount()\\n{\\n  return 0;\\n}\\n\\n}  // namespace ord\\nint ord::tclAppInit(Tcl_Interp* interp)\\n{\\n  return -1;\\n}', metadata={'source': 'src/drt/test/stubs.cpp', 'file_path': 'src/drt/test/stubs.cpp', 'file_name': 'stubs.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_lef Nangate45/Nangate45_tech.lef\\nread_lef Nangate45/Nangate45_stdcell.lef\\n\\nread_def ta_ap_aligned.def\\nread_guides ta_ap_aligned.route_guide\\n\\ndetailed_route -verbose 0\\n\\nset def_file [make_result_file ta_ap_aligned.def]\\nwrite_def $def_file\\n\\ndiff_files ta_ap_aligned.defok $def_file', metadata={'source': 'src/drt/test/ta_ap_aligned.tcl', 'file_path': 'src/drt/test/ta_ap_aligned.tcl', 'file_name': 'ta_ap_aligned.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nread_lef Nangate45/Nangate45_tech.lef\\nread_lef Nangate45/Nangate45_stdcell.lef\\n\\nread_def ta_pin_aligned.def\\nread_guides ta_pin_aligned.route_guide\\n\\ndetailed_route -verbose 0\\n\\nset def_file [make_result_file ta_pin_aligned.def]\\nwrite_def $def_file\\n\\ndiff_files ta_pin_aligned.defok $def_file', metadata={'source': 'src/drt/test/ta_pin_aligned.tcl', 'file_path': 'src/drt/test/ta_pin_aligned.tcl', 'file_name': 'ta_pin_aligned.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport drt_aux\\n\\ntech = Tech()\\ntech.readLef(\"sky130hs/sky130hs.tlef\")\\ntech.readLef(\"sky130hs/sky130hs_std_cell.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"top_level_term.def\")\\n\\ngr = design.getGlobalRouter()\\ngr.readGuides(\"top_level_term.guide\")\\n\\ndrt_aux.detailed_route(design,\\n                       bottom_routing_layer=\"met1\",\\n                       top_routing_layer=\"met3\",\\n                       verbose=0)\\n\\ndef_file = helpers.make_result_file(\"top_level_term.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"top_level_term.defok\", def_file)', metadata={'source': 'src/drt/test/top_level_term.py', 'file_path': 'src/drt/test/top_level_term.py', 'file_name': 'top_level_term.py', 'file_type': '.py'}),\n",
       " Document(page_content='# layer range for clock nets. def file from the openroad-flow (modified gcd_sky130hs)\\nsource \"helpers.tcl\"\\nread_lef \"sky130hs/sky130hs.tlef\"\\nread_lef \"sky130hs/sky130hs_std_cell.lef\"\\nread_def \"top_level_term.def\"\\nread_guides \"top_level_term.guide\"\\n\\nset def_file [make_result_file top_level_term.def]\\n\\ndetailed_route -bottom_routing_layer met1 -top_routing_layer met3 -verbose 0\\n\\nwrite_def $def_file\\ndiff_files top_level_term.defok $def_file', metadata={'source': 'src/drt/test/top_level_term.tcl', 'file_path': 'src/drt/test/top_level_term.tcl', 'file_name': 'top_level_term.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport drt_aux\\n\\ntech = Tech()\\ntech.readLef(\"sky130hs/sky130hs.tlef\")\\ntech.readLef(\"sky130hs/sky130hs_std_cell.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"top_level_term2.def\")\\n\\ngr = design.getGlobalRouter()\\ngr.readGuides(\"top_level_term2.guide\")\\n\\ndrt_aux.detailed_route(design,\\n                       bottom_routing_layer=\"met1\",\\n                       top_routing_layer=\"met3\",\\n                       verbose=0)\\n\\ndef_file = helpers.make_result_file(\"top_level_term2.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(\"top_level_term2.defok\", def_file)', metadata={'source': 'src/drt/test/top_level_term2.py', 'file_path': 'src/drt/test/top_level_term2.py', 'file_name': 'top_level_term2.py', 'file_type': '.py'}),\n",
       " Document(page_content='# layer range for clock nets. def file from the openroad-flow (modified gcd_sky130hs)\\nsource \"helpers.tcl\"\\nread_lef \"sky130hs/sky130hs.tlef\"\\nread_lef \"sky130hs/sky130hs_std_cell.lef\"\\nread_def \"top_level_term2.def\"\\nread_guides \"top_level_term2.guide\"\\n\\nset def_file [make_result_file top_level_term2.def]\\n\\ndetailed_route -bottom_routing_layer met1 -top_routing_layer met3 -verbose 0\\n\\nwrite_def $def_file\\ndiff_files top_level_term2.defok $def_file', metadata={'source': 'src/drt/test/top_level_term2.tcl', 'file_path': 'src/drt/test/top_level_term2.tcl', 'file_name': 'top_level_term2.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"BalancerConnection.h\"\\n\\n#include <dst/JobMessage.h>\\n\\n#include <boost/archive/text_iarchive.hpp>\\n#include <boost/archive/text_oarchive.hpp>\\n#include <boost/asio/post.hpp>\\n#include <boost/bind/bind.hpp>\\n#include <boost/serialization/export.hpp>\\n#include <boost/thread/thread.hpp>\\n#include <mutex>\\n#include <thread>\\n\\n#include \"LoadBalancer.h\"\\n#include \"dst/BalancerJobDescription.h\"\\n#include \"dst/BroadcastJobDescription.h\"\\n#include \"dst/Distributed.h\"\\n#include \"utl/Logger.h\"\\n\\nusing namespace dst;\\n\\nBOOST_CLASS_EXPORT(dst::BalancerJobDescription)\\nBOOST_CLASS_EXPORT(dst::BroadcastJobDescription)\\n\\nBalancerConnection::BalancerConnection(asio::io_service& io_service,\\n                                       LoadBalancer* owner,\\n                                       utl::Logger* logger)\\n    : sock_(io_service), logger_(logger), owner_(owner)\\n{\\n}\\n// socket creation\\ntcp::socket& BalancerConnection::socket()\\n{\\n  return sock_;\\n}\\n\\nvoid BalancerConnection::start()\\n{\\n  async_read_until(\\n      sock_,\\n      in_packet_,\\n      JobMessage::EOP,\\n      [me = shared_from_this()](boost::system::error_code const& ec,\\n                                std::size_t bytes_xfer) {\\n        boost::thread t(&BalancerConnection::handle_read, me, ec, bytes_xfer);\\n        t.detach();\\n      });\\n}', metadata={'source': 'src/dst/src/BalancerConnection.cc', 'file_path': 'src/dst/src/BalancerConnection.cc', 'file_name': 'BalancerConnection.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void BalancerConnection::handle_read(boost::system::error_code const& err,\\n                                     size_t bytes_transferred)\\n{\\n  if (!err) {\\n    boost::system::error_code error;\\n    std::string data{buffers_begin(in_packet_.data()),\\n                     buffers_begin(in_packet_.data()) + bytes_transferred};\\n    JobMessage msg(JobMessage::NONE);\\n    if (!JobMessage::serializeMsg(JobMessage::READ, msg, data)) {\\n      logger_->warn(utl::DST,\\n                    42,\\n                    \"Received malformed msg {} from port {}\",\\n                    data,\\n                    sock_.remote_endpoint().port());\\n      asio::write(sock_, asio::buffer(\"0\"), error);\\n      sock_.close();\\n      return;\\n    }\\n    switch (msg.getMessageType()) {\\n      case JobMessage::UNICAST: {\\n        ip::address workerAddress;\\n        unsigned short port;\\n        owner_->getNextWorker(workerAddress, port);\\n        if (workerAddress.is_unspecified()) {\\n          logger_->warn(utl::DST, 6, \"No workers available\");\\n          sock_.close();\\n        } else {\\n          if (msg.getJobType() == JobMessage::BALANCER) {\\n            JobMessage reply(JobMessage::SUCCESS);\\n            auto uDesc = std::make_unique<BalancerJobDescription>();\\n            auto desc = uDesc.get();\\n            desc->setWorkerIP(workerAddress.to_string());\\n            desc->setWorkerPort(port);\\n            reply.setJobDescription(std::move(uDesc));\\n            owner_->dist_->sendResult(reply, sock_);\\n            sock_.close();\\n          } else {\\n            asio::io_service io_service;\\n            tcp::socket socket(io_service);\\n            int failed_workers_trials = 0;\\n            asio::streambuf receive_buffer;\\n            bool failure = true;\\n            while (failure) {\\n              try {\\n                socket.connect(tcp::endpoint(workerAddress, port));\\n                asio::write(socket, in_packet_);\\n                asio::read(socket, receive_buffer, asio::transfer_all());\\n                failure = false;\\n              } catch (std::exception const& ex) {\\n                if (socket.is_open()) {\\n                  socket.close();\\n                }\\n                if (std::string(ex.what()).find(\"read: End of file\")\\n                    != std::string::npos) {\\n                  // Since asio::transfer_all() used with a stream buffer it\\n                  // always reach an eof file exception!\\n                  failure = false;\\n                  break;\\n                }\\n                logger_->warn(utl::DST,\\n                              204,\\n                              \"Exception thrown: {}. worker with ip \\\\\"{}\\\\\" and \"\\n                              \"port \\\\\"{}\\\\\" will be pushed back the queue.\",\\n                              ex.what(),\\n                              workerAddress,\\n                              port);\\n                owner_->punishWorker(workerAddress, port);\\n                failed_workers_trials++;\\n                if (failed_workers_trials == MAX_FAILED_WORKERS_TRIALS) {\\n                  logger_->warn(utl::DST,\\n                                205,\\n                                \"Maximum of {} failing workers reached, \"\\n                                \"relaying error to leader.\",\\n                                failed_workers_trials);\\n                  break;\\n                }\\n                owner_->getNextWorker(workerAddress, port);\\n              }\\n            }\\n            if (failure) {\\n              JobMessage result(JobMessage::ERROR);\\n              std::string msgStr;\\n              JobMessage::serializeMsg(JobMessage::WRITE, result, msgStr);\\n              asio::write(sock_, asio::buffer(msgStr), error);\\n            } else {\\n              asio::write(sock_, receive_buffer, error);\\n            }\\n            sock_.close();\\n          }\\n        }\\n        break;\\n      }\\n      case JobMessage::BROADCAST: {\\n        std::lock_guard<std::mutex> lock(owner_->workers_mutex_);\\n        owner_->broadcastData.push_back(data);', metadata={'source': 'src/dst/src/BalancerConnection.cc', 'file_path': 'src/dst/src/BalancerConnection.cc', 'file_name': 'BalancerConnection.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='}\\n        }\\n        break;\\n      }\\n      case JobMessage::BROADCAST: {\\n        std::lock_guard<std::mutex> lock(owner_->workers_mutex_);\\n        owner_->broadcastData.push_back(data);\\n        asio::thread_pool pool(owner_->workers_.size());\\n        auto workers_copy = owner_->workers_;\\n        std::mutex broadcast_failure_mutex;\\n        std::vector<std::pair<ip::address, unsigned short>> failed_workers;\\n        while (!workers_copy.empty()) {\\n          auto worker = workers_copy.top();\\n          workers_copy.pop();\\n          asio::post(\\n              pool,\\n              [worker, data, &failed_workers, &broadcast_failure_mutex]() {\\n                try {\\n                  asio::io_service io_service;\\n                  tcp::socket socket(io_service);\\n                  socket.connect(tcp::endpoint(worker.ip, worker.port));\\n                  asio::write(socket, asio::buffer(data));\\n                  asio::streambuf receive_buffer;\\n                  asio::read(socket, receive_buffer, asio::transfer_all());\\n                } catch (std::exception const& ex) {\\n                  if (std::string(ex.what()).find(\"read: End of file\")\\n                      == std::string::npos) {\\n                    // Since asio::transfer_all() used with a stream buffer it\\n                    // always reach an eof file exception!\\n                    std::lock_guard<std::mutex> lock(broadcast_failure_mutex);\\n                    failed_workers.emplace_back(worker.ip, worker.port);\\n                  }\\n                }\\n              });\\n        }\\n        pool.join();\\n        JobMessage result(JobMessage::SUCCESS);\\n        std::string msgStr;\\n        unsigned short successBroadcast\\n            = owner_->workers_.size() - failed_workers.size();\\n        if (!failed_workers.empty()) {\\n          for (const auto& worker : failed_workers) {\\n            owner_->removeWorker(worker.first, worker.second, false);\\n          }\\n          logger_->warn(utl::DST,\\n                        207,\\n                        \"{} workers failed to receive the broadcast message \"\\n                        \"and have been removed.\",\\n                        failed_workers.size());\\n          if (failed_workers.size() > MAX_BROADCAST_FAILED_NODES\\n              || failed_workers.size() == owner_->workers_.size()) {\\n            result.setJobType(JobMessage::JobType::ERROR);\\n          }\\n        }\\n        auto uDesc = std::make_unique<BroadcastJobDescription>();\\n        auto desc = uDesc.get();\\n        desc->setWorkersCount(successBroadcast);\\n        result.setJobDescription(std::move(uDesc));\\n        JobMessage::serializeMsg(JobMessage::WRITE, result, msgStr);\\n        asio::write(sock_, asio::buffer(msgStr), error);\\n        sock_.close();\\n        break;\\n      }\\n    }', metadata={'source': 'src/dst/src/BalancerConnection.cc', 'file_path': 'src/dst/src/BalancerConnection.cc', 'file_name': 'BalancerConnection.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='} else {\\n    logger_->warn(utl::DST,\\n                  8,\\n                  \"Balancer conhandler failed with message: {}\",\\n                  err.message());\\n    sock_.close();\\n  }\\n}', metadata={'source': 'src/dst/src/BalancerConnection.cc', 'file_path': 'src/dst/src/BalancerConnection.cc', 'file_name': 'BalancerConnection.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n#include <boost/asio.hpp>\\n#include <boost/enable_shared_from_this.hpp>\\n#include <boost/make_shared.hpp>\\n\\nnamespace asio = boost::asio;\\nnamespace ip = asio::ip;\\nusing asio::ip::tcp;\\n\\nnamespace utl {\\nclass Logger;\\n}\\nnamespace dst {\\nclass LoadBalancer;\\n\\nclass BalancerConnection\\n    : public boost::enable_shared_from_this<BalancerConnection>\\n{\\n public:\\n  typedef boost::shared_ptr<BalancerConnection> pointer;\\n  BalancerConnection(asio::io_service& io_service,\\n                     LoadBalancer* owner,\\n                     utl::Logger* logger);\\n  static pointer create(asio::io_service& io_service,\\n                        LoadBalancer* owner,\\n                        utl::Logger* logger)\\n  {\\n    return boost::make_shared<BalancerConnection>(io_service, owner, logger);\\n  }\\n  tcp::socket& socket();\\n  void start();\\n  void handle_read(boost::system::error_code const& err,\\n                   size_t bytes_transferred);\\n  LoadBalancer* getOwner() const { return owner_; }\\n\\n private:\\n  tcp::socket sock_;\\n  asio::streambuf in_packet_;\\n  utl::Logger* logger_;\\n  LoadBalancer* owner_;\\n  const int MAX_FAILED_WORKERS_TRIALS = 3;\\n  const int MAX_BROADCAST_FAILED_NODES = 2;\\n};\\n}  // namespace dst', metadata={'source': 'src/dst/src/BalancerConnection.h', 'file_path': 'src/dst/src/BalancerConnection.h', 'file_name': 'BalancerConnection.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"dst/Distributed.h\"\\n\\n#include <boost/asio.hpp>\\n#include <boost/asio/ip/tcp.hpp>\\n#include <boost/system/system_error.hpp>\\n#include <boost/thread/thread.hpp>\\n\\n#include \"LoadBalancer.h\"\\n#include \"Worker.h\"\\n#include \"dst/JobCallBack.h\"\\n#include \"dst/JobMessage.h\"\\n#include \"sta/StaMain.hh\"\\n#include \"utl/Logger.h\"\\nnamespace dst {\\nconst int MAX_TRIES = 5;\\n}\\n\\nusing namespace dst;\\n\\nnamespace sta {\\n// Tcl files encoded into strings.\\nextern const char* dst_tcl_inits[];\\n}  // namespace sta\\n\\nextern \"C\" {\\nextern int Dst_Init(Tcl_Interp* interp);\\n}\\n\\nDistributed::Distributed(utl::Logger* logger) : logger_(logger)\\n{\\n}\\n\\nDistributed::~Distributed()\\n{\\n  for (auto cb : callbacks_) {\\n    delete cb;\\n  }\\n  callbacks_.clear();\\n}\\n\\nvoid Distributed::init(Tcl_Interp* tcl_interp, utl::Logger* logger)\\n{\\n  logger_ = logger;\\n  // Define swig TCL commands.\\n  Dst_Init(tcl_interp);\\n  sta::evalTclInit(tcl_interp, sta::dst_tcl_inits);\\n}\\n\\nvoid Distributed::runWorker(const char* ip,\\n                            unsigned short port,\\n                            bool interactive)\\n{\\n  try {\\n    auto uWorker = std::make_unique<Worker>(this, logger_, ip, port);\\n    auto worker = uWorker.get();\\n    workers_.push_back(std::move(uWorker));\\n    if (interactive) {\\n      boost::thread t(boost::bind(&Worker::run, worker));\\n      t.detach();\\n    } else {\\n      worker->run();\\n    }\\n  } catch (std::exception& e) {\\n    logger_->error(utl::DST, 1, \"Worker server error: {}\", e.what());\\n  }\\n}\\n\\nvoid Distributed::runLoadBalancer(const char* ip,\\n                                  unsigned short port,\\n                                  const char* workers_domain)\\n{\\n  try {\\n    asio::io_service io_service;\\n    LoadBalancer balancer(this, io_service, logger_, ip, workers_domain, port);\\n    if (std::strcmp(workers_domain, \"\") == 0) {\\n      for (const auto& worker : end_points_) {\\n        balancer.addWorker(worker.ip, worker.port);\\n      }\\n    }\\n    io_service.run();\\n  } catch (std::exception& e) {\\n    logger_->error(utl::DST, 9, \"LoadBalancer error: {}\", e.what());\\n  }\\n}', metadata={'source': 'src/dst/src/Distributed.cc', 'file_path': 'src/dst/src/Distributed.cc', 'file_name': 'Distributed.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void Distributed::addWorkerAddress(const char* address, unsigned short port)\\n{\\n  end_points_.emplace_back(address, port);\\n}\\n// TODO: exponential backoff\\nbool sendMsg(dst::socket& sock, const std::string& msg, std::string& errorMsg)\\n{\\n  int tries = 0;\\n  while (tries++ < MAX_TRIES) {\\n    boost::system::error_code error;\\n    sock.wait(asio::ip::tcp::socket::wait_write);\\n    write(sock, asio::buffer(msg), error);\\n    if (!error) {\\n      errorMsg.clear();\\n      return true;\\n    }\\n    errorMsg = error.message();\\n  }\\n  return false;\\n}\\n\\nbool readMsg(dst::socket& sock, std::string& dataStr)\\n{\\n  boost::system::error_code error;\\n  asio::streambuf receive_buffer;\\n  sock.wait(asio::ip::tcp::socket::wait_read);\\n  asio::read(sock, receive_buffer, asio::transfer_all(), error);\\n  if (error && error != asio::error::eof) {\\n    dataStr = error.message();\\n    return false;\\n  }\\n\\n  auto bufs = receive_buffer.data();\\n  auto offset = asio::buffers_begin(bufs) + receive_buffer.size();\\n  std::string result;\\n  if (offset <= asio::buffers_end(bufs)) {\\n    result = std::string(asio::buffers_begin(bufs), offset);\\n  }\\n\\n  dataStr = result;\\n  return !dataStr.empty();\\n}\\n\\nbool Distributed::sendJob(JobMessage& msg,\\n                          const char* ip,\\n                          unsigned short port,\\n                          JobMessage& result)\\n{\\n  int tries = 0;\\n  std::string msgStr;\\n  if (!JobMessage::serializeMsg(JobMessage::WRITE, msg, msgStr)) {\\n    logger_->warn(utl::DST, 112, \"Serializing JobMessage failed\");\\n    return false;\\n  }\\n  std::string resultStr;\\n  while (tries++ < MAX_TRIES) {\\n    asio::io_service io_service;\\n    dst::socket sock(io_service);\\n    try {\\n      sock.connect(tcp::endpoint(ip::address::from_string(ip), port));\\n    } catch (const boost::system::system_error& ex) {\\n      logger_->warn(utl::DST,\\n                    113,\\n                    \"Trial {}, socket connection failed with message \\\\\"{}\\\\\"\",\\n                    tries,\\n                    ex.what());\\n      continue;\\n    }\\n    bool ok = sendMsg(sock, msgStr, resultStr);\\n    if (!ok) {\\n      continue;\\n    }\\n    ok = readMsg(sock, resultStr);\\n    if (!ok) {\\n      continue;\\n    }\\n    if (!JobMessage::serializeMsg(JobMessage::READ, result, resultStr)) {\\n      continue;\\n    }\\n    if (sock.is_open()) {\\n      sock.close();\\n    }\\n    return true;\\n  }\\n  if (resultStr.empty()) {\\n    resultStr = \"MAX_TRIES reached\";\\n  }\\n  logger_->warn(\\n      utl::DST, 114, \"Sending job failed with message \\\\\"{}\\\\\"\", resultStr);\\n  return false;\\n}', metadata={'source': 'src/dst/src/Distributed.cc', 'file_path': 'src/dst/src/Distributed.cc', 'file_name': 'Distributed.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='inline bool getNextMsg(std::string& haystack,\\n                       const std::string& needle,\\n                       std::string& result)\\n{\\n  std::size_t found = haystack.find(needle);\\n  if (found != std::string::npos) {\\n    result = haystack.substr(0, found + needle.size());\\n    haystack.erase(0, found + needle.size());\\n    return true;\\n  }\\n  return false;\\n}\\nbool Distributed::sendJobMultiResult(JobMessage& msg,\\n                                     const char* ip,\\n                                     unsigned short port,\\n                                     JobMessage& result)\\n{\\n  int tries = 0;\\n  std::string msgStr;\\n  if (!JobMessage::serializeMsg(JobMessage::WRITE, msg, msgStr)) {\\n    logger_->warn(utl::DST, 12, \"Serializing JobMessage failed\");\\n    return false;\\n  }\\n  std::string resultStr;\\n  while (tries++ < MAX_TRIES) {\\n    asio::io_service io_service;\\n    dst::socket sock(io_service);\\n    try {\\n      sock.connect(tcp::endpoint(ip::address::from_string(ip), port));\\n    } catch (const boost::system::system_error& ex) {\\n      logger_->warn(utl::DST,\\n                    13,\\n                    \"Socket connection failed with message \\\\\"{}\\\\\"\",\\n                    ex.what());\\n      return false;\\n    }\\n    boost::asio::ip::tcp::no_delay option(true);\\n    sock.set_option(option);\\n    bool ok = sendMsg(sock, msgStr, resultStr);\\n    if (!ok) {\\n      continue;\\n    }\\n    ok = readMsg(sock, resultStr);\\n    if (!ok) {\\n      continue;\\n    }\\n    std::string split;\\n    while (getNextMsg(resultStr, JobMessage::EOP, split)) {\\n      JobMessage tmp;\\n      if (!JobMessage::serializeMsg(JobMessage::READ, tmp, split)) {\\n        logger_->error(utl::DST, 9999, \"Problem in deserialize {}\", split);\\n      } else {\\n        result.addJobDescription(std::move(tmp.getJobDescriptionRef()));\\n      }\\n    }\\n    result.setJobType(JobMessage::SUCCESS);\\n    if (sock.is_open()) {\\n      sock.close();\\n    }\\n    return true;\\n  }\\n  if (resultStr.empty()) {\\n    resultStr = \"MAX_TRIES reached\";\\n  }\\n  logger_->warn(\\n      utl::DST, 14, \"Sending job failed with message \\\\\"{}\\\\\"\", resultStr);\\n  return false;\\n}\\n\\nbool Distributed::sendResult(JobMessage& msg, dst::socket& sock)\\n{\\n  std::string msgStr;\\n  if (!JobMessage::serializeMsg(JobMessage::WRITE, msg, msgStr)) {\\n    logger_->warn(utl::DST, 20, \"Serializing result JobMessage failed\");\\n    return false;\\n  }\\n  int tries = 0;\\n  std::string error;\\n  while (tries++ < MAX_TRIES) {\\n    if (sendMsg(sock, msgStr, error)) {\\n      return true;\\n    }\\n  }\\n  logger_->warn(\\n      utl::DST, 22, \"Sending result failed with message \\\\\"{}\\\\\"\", error);\\n  return false;\\n}\\n\\nvoid Distributed::addCallBack(JobCallBack* cb)\\n{\\n  callbacks_.push_back(cb);\\n}', metadata={'source': 'src/dst/src/Distributed.cc', 'file_path': 'src/dst/src/Distributed.cc', 'file_name': 'Distributed.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n%{\\n#include \"dst/Distributed.h\"\\n#include \"ord/OpenRoad.hh\"\\n%}\\n\\n%include \"../../Exception.i\"\\n\\n%inline %{\\n\\nvoid run_worker_cmd(\\n    const char* host, unsigned short port, bool interactive)\\n{\\n  auto* distributed = ord::OpenRoad::openRoad()->getDistributed();\\n  distributed->runWorker(host, port, interactive);\\n}\\n\\nvoid run_load_balancer(\\n    const char* host, unsigned short port, const char* workers_domain)\\n{\\n  auto* distributed = ord::OpenRoad::openRoad()->getDistributed();\\n  distributed->runLoadBalancer(host, port, workers_domain);\\n}\\n\\nvoid add_worker_address(\\n    const char* address, unsigned short ip)\\n{\\n  auto* distributed = ord::OpenRoad::openRoad()->getDistributed();\\n  distributed->addWorkerAddress(address, ip);\\n}\\n\\n%} // inline', metadata={'source': 'src/dst/src/Distributed.i', 'file_path': 'src/dst/src/Distributed.i', 'file_name': 'Distributed.i', 'file_type': '.i'}),\n",
       " Document(page_content='# Authors: Osama\\n#\\n# Copyright (c) 2021, The Regents of the University of California\\n# All rights reserved.\\n#\\n# Redistribution and use in source and binary forms, with or without\\n# modification, are permitted provided that the following conditions are met:\\n#     * Redistributions of source code must retain the above copyright\\n#       notice, this list of conditions and the following disclaimer.\\n#     * Redistributions in binary form must reproduce the above copyright\\n#       notice, this list of conditions and the following disclaimer in the\\n#       documentation and/or other materials provided with the distribution.\\n#     * Neither the name of the University nor the\\n#       names of its contributors may be used to endorse or promote products\\n#       derived from this software without specific prior written permission.\\n#\\n# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n# ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n# INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n#\\n\\nsta::define_cmd_args \"run_worker\" {\\n    [-host host]\\n    [-port port]\\n    [-i]\\n}\\nproc run_worker { args } {\\n  sta::parse_key_args \"run_worker\" args \\\\\\n    keys {-host -port -threads} \\\\\\n    flags {-i}\\n  sta::check_argc_eq0 \"run_worker\" $args\\n  if { [info exists keys(-host)] } {\\n    set host $keys(-host)\\n  } else {\\n    utl::error DST 2 \"-host is required in run_worker cmd.\"\\n  }\\n  if { [info exists keys(-port)] } {\\n    set port $keys(-port)\\n  } else {\\n    utl::error DST 3 \"-port is required in run_worker cmd.\"\\n  }\\n  set interactive [info exists flags(-i)]\\n  dst::run_worker_cmd $host $port $interactive\\n}\\n\\nsta::define_cmd_args \"run_load_balancer\" {\\n    [-host host]\\n    [-port port]\\n    [-workers_domain workers_domain]\\n}\\nproc run_load_balancer { args } {\\n  sta::parse_key_args \"run_load_balancer\" args \\\\\\n    keys {-host -port -workers_domain} \\\\\\n    flags {}\\n  sta::check_argc_eq0 \"run_load_balancer\" $args\\n  if { [info exists keys(-host)] } {\\n    set host $keys(-host)\\n  } else {\\n    utl::error DST 10 \"-host is required in run_load_balancer cmd.\"\\n  }\\n  if { [info exists keys(-port)] } {\\n    set port $keys(-port)\\n  } else {\\n    utl::error DST 11 \"-port is required in run_load_balancer cmd.\"\\n  }\\n  if { [info exists keys(-workers_domain)] } {\\n    set workers_domain $keys(-workers_domain)\\n  } else {\\n    set workers_domain \"\"\\n  }\\n  dst::run_load_balancer $host $port $workers_domain\\n}\\nsta::define_cmd_args \"add_worker_address\" {\\n    [-host host]\\n    [-port port]\\n}\\nproc add_worker_address { args } {\\n  sta::parse_key_args \"add_worker_address\" args \\\\\\n    keys {-host -port -threads} \\\\\\n    flags {}\\n  if { [info exists keys(-host)] } {\\n    set host $keys(-host)\\n  } else {\\n    utl::error DST 16 \"-host is required in add_worker_address cmd.\"\\n  }\\n  if { [info exists keys(-port)] } {\\n    set port $keys(-port)\\n  } else {\\n    utl::error DST 17 \"-port is required in add_worker_address cmd.\"\\n  }\\n  dst::add_worker_address $host $port\\n}', metadata={'source': 'src/dst/src/Distributed.tcl', 'file_path': 'src/dst/src/Distributed.tcl', 'file_name': 'Distributed.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"dst/JobMessage.h\"\\n\\n#include <boost/archive/text_iarchive.hpp>\\n#include <boost/archive/text_oarchive.hpp>\\n#include <boost/serialization/access.hpp>\\n#include <boost/serialization/unique_ptr.hpp>\\n#include <sstream>\\n\\n#include \"dst/BalancerJobDescription.h\"\\n\\nusing namespace dst;\\n\\ntemplate <class Archive>\\ninline bool is_loading(const Archive& ar)\\n{\\n  return std::is_same<typename Archive::is_loading, boost::mpl::true_>::value;\\n}\\n\\ntemplate <class Archive>\\nvoid JobMessage::serialize(Archive& ar, const unsigned int version)\\n{\\n  (ar) & msg_type_;\\n  (ar) & job_type_;\\n  (ar) & desc_;\\n  if (!is_loading(ar)) {\\n    std::string eop = EOP;\\n    (ar) & eop;\\n  }\\n}\\n\\nbool JobMessage::serializeMsg(SerializeType type,\\n                              JobMessage& msg,\\n                              std::string& str)\\n{\\n  if (type == WRITE) {\\n    try {\\n      std::ostringstream oarchive_stream;\\n      boost::archive::text_oarchive archive(oarchive_stream);\\n      archive << msg;\\n      str = oarchive_stream.str();\\n    } catch (const boost::archive::archive_exception& e) {\\n      return false;\\n    }\\n  } else {\\n    try {\\n      std::istringstream iarchive_stream(str);\\n      boost::archive::text_iarchive archive(iarchive_stream);\\n      archive >> msg;\\n    } catch (const boost::archive::archive_exception& e) {\\n      return false;\\n    }\\n  }\\n  return true;\\n}', metadata={'source': 'src/dst/src/JobMessage.cc', 'file_path': 'src/dst/src/JobMessage.cc', 'file_name': 'JobMessage.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"LoadBalancer.h\"\\n\\n#include <boost/bind/bind.hpp>\\n#include <boost/thread/thread.hpp>\\n\\n#include \"utl/Logger.h\"\\n\\nusing boost::asio::ip::udp;\\n\\nnamespace dst {\\n\\nvoid LoadBalancer::start_accept()\\n{\\n  if (jobs_ != 0 && jobs_ % 100 == 0) {\\n    logger_->info(utl::DST, 7, \"Processed {} jobs\", jobs_);\\n    auto copy = workers_;\\n    while (!copy.empty()) {\\n      auto worker = copy.top();\\n      logger_->report(\"Worker {}/{} handled {} jobs\",\\n                      worker.ip,\\n                      worker.port,\\n                      worker.priority);\\n      copy.pop();\\n    }\\n  }\\n  jobs_++;\\n  BalancerConnection::pointer connection\\n      = BalancerConnection::create(*service, this, logger_);\\n  acceptor_.async_accept(connection->socket(),\\n                         boost::bind(&LoadBalancer::handle_accept,\\n                                     this,\\n                                     connection,\\n                                     asio::placeholders::error));\\n}\\n\\nLoadBalancer::LoadBalancer(Distributed* dist,\\n                           asio::io_service& io_service,\\n                           utl::Logger* logger,\\n                           const char* ip,\\n                           const char* workers_domain,\\n                           unsigned short port)\\n    : dist_(dist),\\n      acceptor_(io_service, tcp::endpoint(ip::address::from_string(ip), port)),\\n      logger_(logger),\\n      jobs_(0)\\n{\\n  // pool_ = std::make_unique<asio::thread_pool>();\\n  service = &io_service;\\n  start_accept();\\n  if (std::strcmp(workers_domain, \"\") != 0) {\\n    workers_lookup_thread = boost::thread(\\n        boost::bind(&LoadBalancer::lookUpWorkers, this, workers_domain, port));\\n  }\\n}\\n\\nLoadBalancer::~LoadBalancer()\\n{\\n  alive = false;\\n  if (workers_lookup_thread.joinable()) {\\n    workers_lookup_thread.join();\\n  }\\n}', metadata={'source': 'src/dst/src/LoadBalancer.cc', 'file_path': 'src/dst/src/LoadBalancer.cc', 'file_name': 'LoadBalancer.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='LoadBalancer::~LoadBalancer()\\n{\\n  alive = false;\\n  if (workers_lookup_thread.joinable()) {\\n    workers_lookup_thread.join();\\n  }\\n}\\n\\nbool LoadBalancer::addWorker(const std::string& ip, unsigned short port)\\n{\\n  std::lock_guard<std::mutex> lock(workers_mutex_);\\n  bool validWorkerState = true;\\n  if (!broadcastData.empty()) {\\n    for (auto data : broadcastData) {\\n      try {\\n        asio::io_service io_service;\\n        tcp::socket socket(io_service);\\n        socket.connect(tcp::endpoint(ip::address::from_string(ip), port));\\n        asio::write(socket, asio::buffer(data));\\n        asio::streambuf receive_buffer;\\n        asio::read(socket, receive_buffer, asio::transfer_all());\\n      } catch (std::exception const& ex) {\\n        if (std::string(ex.what()).find(\"read: End of file\")\\n            == std::string::npos) {\\n          // Since asio::transfer_all() used with a stream buffer it\\n          // always reach an eof file exception!\\n          validWorkerState = false;\\n          break;\\n        }\\n      }\\n    }\\n  }\\n  if (validWorkerState) {\\n    workers_.push(worker(ip::address::from_string(ip), port, 0));\\n  }\\n  return validWorkerState;\\n}\\nvoid LoadBalancer::updateWorker(const ip::address& ip, unsigned short port)\\n{\\n  std::lock_guard<std::mutex> lock(workers_mutex_);\\n  std::priority_queue<worker, std::vector<worker>, CompareWorker> newQueue;\\n  while (!workers_.empty()) {\\n    auto worker = workers_.top();\\n    workers_.pop();\\n    if (worker.ip == ip && worker.port == port) {\\n      worker.priority--;\\n    }\\n    newQueue.push(worker);\\n  }\\n  workers_.swap(newQueue);\\n}\\nvoid LoadBalancer::getNextWorker(ip::address& ip, unsigned short& port)\\n{\\n  std::lock_guard<std::mutex> lock(workers_mutex_);\\n  if (!workers_.empty()) {\\n    worker w = workers_.top();\\n    workers_.pop();\\n    ip = w.ip;\\n    port = w.port;\\n    if (w.priority != std::numeric_limits<unsigned short>::max()) {\\n      w.priority++;\\n    }\\n    workers_.push(w);\\n  }\\n}\\n\\nvoid LoadBalancer::punishWorker(const ip::address& ip, unsigned short port)\\n{\\n  std::lock_guard<std::mutex> lock(workers_mutex_);\\n  std::priority_queue<worker, std::vector<worker>, CompareWorker> newQueue;\\n  while (!workers_.empty()) {\\n    auto worker = workers_.top();\\n    workers_.pop();\\n    if (worker.ip == ip && worker.port == port) {\\n      worker.priority = worker.priority == 0 ? 2 : worker.priority * 2;\\n    }\\n    newQueue.push(worker);\\n  }\\n  workers_.swap(newQueue);\\n}\\n\\nvoid LoadBalancer::removeWorker(const ip::address& ip,\\n                                unsigned short port,\\n                                bool lock)\\n{\\n  if (lock) {\\n    workers_mutex_.lock();\\n  }\\n  std::priority_queue<worker, std::vector<worker>, CompareWorker> newQueue;\\n  while (!workers_.empty()) {\\n    auto worker = workers_.top();\\n    workers_.pop();\\n    if (worker.ip == ip && worker.port == port) {\\n      continue;\\n    }\\n    newQueue.push(worker);\\n  }\\n  workers_.swap(newQueue);\\n  if (lock) {\\n    workers_mutex_.unlock();\\n  }\\n}', metadata={'source': 'src/dst/src/LoadBalancer.cc', 'file_path': 'src/dst/src/LoadBalancer.cc', 'file_name': 'LoadBalancer.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void LoadBalancer::lookUpWorkers(const char* domain, unsigned short port)\\n{\\n  asio::io_service ios;\\n  std::vector<worker> workers_set;\\n  udp::resolver::query resolver_query(\\n      domain, std::to_string(port), udp::resolver::query::numeric_service);\\n  udp::resolver resolver(ios);\\n  while (alive) {\\n    std::vector<worker> new_workers;\\n    boost::system::error_code ec;\\n    auto it = resolver.resolve(resolver_query, ec);\\n    if (ec) {\\n      logger_->warn(utl::DST,\\n                    203,\\n                    \"Workers domain resolution failed with error code = {}. \"\\n                    \"Message = {}.\",\\n                    ec.value(),\\n                    ec.message());\\n    }\\n    int new_workers_count = 0;\\n    udp::resolver::iterator it_end;\\n    for (; it != it_end; ++it) {\\n      auto discovered_worker = worker(it->endpoint().address(), port, 0);\\n      if (std::find(workers_set.begin(), workers_set.end(), discovered_worker)\\n          == workers_set.end()) {\\n        workers_set.push_back(discovered_worker);\\n        new_workers.push_back(discovered_worker);\\n        new_workers_count += 1;\\n      }\\n    }\\n\\n    if (new_workers_count == 0) {\\n      debugPrint(\\n          logger_,\\n          utl::DST,\\n          \"load_balancer\",\\n          1,\\n          \"Discovered 0 new workers with the given domain. Total workers = {}.\",\\n          workers_set.size());\\n    } else {\\n      debugPrint(logger_,\\n                 utl::DST,\\n                 \"load_balancer\",\\n                 1,\\n                 \"Discovered {} new workers with the given domain. Total \"\\n                 \"workers = {}.\",\\n                 new_workers_count,\\n                 workers_set.size());\\n    }\\n\\n    for (const auto& worker : new_workers) {\\n      addWorker(worker.ip.to_string(), worker.port);\\n    }\\n\\n    boost::this_thread::sleep(\\n        boost::posix_time::milliseconds(workers_discovery_period * 1000));\\n  }\\n}\\n\\nvoid LoadBalancer::handle_accept(const BalancerConnection::pointer& connection,\\n                                 const boost::system::error_code& err)\\n{\\n  if (!err) {\\n    connection->start();\\n  }\\n  start_accept();\\n}\\n}  // namespace dst', metadata={'source': 'src/dst/src/LoadBalancer.cc', 'file_path': 'src/dst/src/LoadBalancer.cc', 'file_name': 'LoadBalancer.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n\\n#include <boost/asio.hpp>\\n#include <boost/asio/thread_pool.hpp>\\n#include <boost/thread/thread.hpp>\\n#include <cstdint>\\n#include <mutex>\\n#include <queue>\\n#include <vector>\\n\\n#include \"BalancerConnection.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace dst {\\nconst int workers_discovery_period = 15;  // time in seconds between retrying to\\n                                          // find new workers on the network\\nclass Distributed;\\nclass LoadBalancer\\n{\\n public:\\n  // constructor for accepting connection from client\\n  LoadBalancer(Distributed* dist,\\n               asio::io_service& io_service,\\n               utl::Logger* logger,\\n               const char* ip,\\n               const char* workers_domain,\\n               unsigned short port = 1234);\\n  ~LoadBalancer();\\n  bool addWorker(const std::string& ip, unsigned short port);\\n  void updateWorker(const ip::address& ip, unsigned short port);\\n  void getNextWorker(ip::address& ip, unsigned short& port);\\n  void removeWorker(const ip::address& ip,\\n                    unsigned short port,\\n                    bool lock = true);\\n  void punishWorker(const ip::address& ip, unsigned short port);\\n\\n private:\\n  struct worker\\n  {\\n    ip::address ip;\\n    unsigned short port;\\n    unsigned short priority;\\n    worker(ip::address ipIn, unsigned short portIn, unsigned short priorityIn)\\n        : ip(ipIn), port(portIn), priority(priorityIn)\\n    {\\n    }\\n    bool operator==(const worker& rhs) const\\n    {\\n      return (ip == rhs.ip && port == rhs.port && priority == rhs.priority);\\n    }\\n  };\\n  struct CompareWorker\\n  {\\n    bool operator()(worker const& w1, worker const& w2)\\n    {\\n      return w1.priority > w2.priority;\\n    }\\n  };\\n\\n  Distributed* dist_;\\n  tcp::acceptor acceptor_;\\n  asio::io_service* service;\\n  utl::Logger* logger_;\\n  std::priority_queue<worker, std::vector<worker>, CompareWorker> workers_;\\n  std::mutex workers_mutex_;\\n  std::unique_ptr<asio::thread_pool> pool_;\\n  std::mutex pool_mutex_;\\n  uint32_t jobs_;\\n  std::atomic<bool> alive = true;\\n  boost::thread workers_lookup_thread;\\n  std::vector<std::string> broadcastData;\\n\\n  void start_accept();\\n  void handle_accept(const BalancerConnection::pointer& connection,\\n                     const boost::system::error_code& err);\\n  void lookUpWorkers(const char* domain, unsigned short port);\\n  friend class dst::BalancerConnection;\\n};\\n}  // namespace dst', metadata={'source': 'src/dst/src/LoadBalancer.h', 'file_path': 'src/dst/src/LoadBalancer.h', 'file_name': 'LoadBalancer.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"dst/MakeDistributed.h\"\\n\\n#include \"dst/Distributed.h\"\\n#include \"ord/OpenRoad.hh\"\\n\\nnamespace ord {\\n\\ndst::Distributed* makeDistributed()\\n{\\n  return new dst::Distributed();\\n}\\n\\nvoid deleteDistributed(dst::Distributed* dstr)\\n{\\n  delete dstr;\\n}\\n\\nvoid initDistributed(OpenRoad* openroad)\\n{\\n  openroad->getDistributed()->init(openroad->tclInterp(),\\n                                   openroad->getLogger());\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/dst/src/MakeDistributed.cc', 'file_path': 'src/dst/src/MakeDistributed.cc', 'file_name': 'MakeDistributed.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"Worker.h\"\\n\\n#include <boost/bind/bind.hpp>\\n#include <boost/thread/thread.hpp>\\n\\n#include \"utl/Logger.h\"\\n\\nnamespace ip = asio::ip;\\n\\nnamespace dst {\\n\\nvoid Worker::start_accept()\\n{\\n  auto connection\\n      = boost::make_shared<WorkerConnection>(service_, dist_, logger_, this);\\n  acceptor_.async_accept(\\n      connection->socket(),\\n      boost::bind(\\n          &Worker::handle_accept, this, connection, asio::placeholders::error));\\n}\\n\\nWorker::Worker(Distributed* dist,\\n               utl::Logger* logger,\\n               const char* ip,\\n               unsigned short port)\\n    : acceptor_(service_, tcp::endpoint(ip::address::from_string(ip), port)),\\n      dist_(dist),\\n      logger_(logger)\\n{\\n  start_accept();\\n}\\n\\nWorker::~Worker()\\n{\\n  service_.stop();\\n}\\nvoid Worker::run()\\n{\\n  service_.run();\\n}\\n\\nvoid Worker::handle_accept(\\n    const boost::shared_ptr<WorkerConnection>& connection,\\n    const boost::system::error_code& err)\\n{\\n  if (!err) {\\n    connection->start();\\n  }\\n  start_accept();\\n}\\n}  // namespace dst', metadata={'source': 'src/dst/src/Worker.cc', 'file_path': 'src/dst/src/Worker.cc', 'file_name': 'Worker.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n#include <boost/asio.hpp>\\n#include <boost/asio/thread_pool.hpp>\\n\\n#include \"WorkerConnection.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace dst {\\nclass Distributed;\\nclass Worker\\n{\\n public:\\n  // constructor for accepting connection from client\\n  Worker(Distributed* dist,\\n         utl::Logger* logger,\\n         const char* ip,\\n         unsigned short port);\\n  void run();\\n  ~Worker();\\n\\n private:\\n  asio::io_service service_;\\n  tcp::acceptor acceptor_;\\n  Distributed* dist_;\\n  utl::Logger* logger_;\\n  void start_accept();\\n  void handle_accept(const boost::shared_ptr<WorkerConnection>& connection,\\n                     const boost::system::error_code& err);\\n  friend class WorkerConnection;\\n};\\n}  // namespace dst', metadata={'source': 'src/dst/src/Worker.h', 'file_path': 'src/dst/src/Worker.h', 'file_name': 'Worker.h', 'file_type': '.h'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#include \"WorkerConnection.h\"\\n\\n#include <boost/asio/post.hpp>\\n#include <boost/bind/bind.hpp>\\n\\n#include \"Worker.h\"\\n#include \"dst/Distributed.h\"\\n#include \"dst/JobCallBack.h\"\\n#include \"dst/JobMessage.h\"\\n#include \"utl/Logger.h\"\\nnamespace dst {\\n\\nWorkerConnection::WorkerConnection(asio::io_service& io_service,\\n                                   Distributed* dist,\\n                                   utl::Logger* logger,\\n                                   Worker* worker)\\n    : sock_(io_service),\\n      dist_(dist),\\n      logger_(logger),\\n      msg_(JobMessage::NONE),\\n      worker_(worker)\\n{\\n}\\n// socket creation\\ntcp::socket& WorkerConnection::socket()\\n{\\n  return sock_;\\n}\\n\\nvoid WorkerConnection::start()\\n{\\n  async_read_until(\\n      sock_,\\n      in_packet_,\\n      JobMessage::EOP,\\n      [me = shared_from_this()](boost::system::error_code const& ec,\\n                                std::size_t bytes_xfer) {\\n        me->handle_read(ec, bytes_xfer);\\n      });\\n}', metadata={'source': 'src/dst/src/WorkerConnection.cc', 'file_path': 'src/dst/src/WorkerConnection.cc', 'file_name': 'WorkerConnection.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='void WorkerConnection::handle_read(boost::system::error_code const& err,\\n                                   size_t bytes_transferred)\\n{\\n  if (!err) {\\n    std::string data{buffers_begin(in_packet_.data()),\\n                     buffers_begin(in_packet_.data()) + bytes_transferred};\\n    boost::system::error_code error;\\n    if (!JobMessage::serializeMsg(JobMessage::READ, msg_, data)) {\\n      logger_->warn(utl::DST,\\n                    41,\\n                    \"Received malformed msg {} from port {}\",\\n                    data,\\n                    sock_.remote_endpoint().port());\\n      asio::write(sock_, asio::buffer(\"0\"), error);\\n      sock_.close();\\n      return;\\n    }\\n    switch (msg_.getJobType()) {\\n      case JobMessage::ROUTING:\\n        for (auto& cb : dist_->getCallBacks()) {\\n          cb->onRoutingJobReceived(msg_, sock_);\\n        }\\n        break;\\n      case JobMessage::UPDATE_DESIGN: {\\n        for (auto& cb : dist_->getCallBacks()) {\\n          cb->onFrDesignUpdated(msg_, sock_);\\n        }\\n        break;\\n      }\\n      case JobMessage::PIN_ACCESS: {\\n        for (auto& cb : dist_->getCallBacks()) {\\n          cb->onPinAccessJobReceived(msg_, sock_);\\n        }\\n        break;\\n      }\\n      case JobMessage::GRDR_INIT: {\\n        for (auto& cb : dist_->getCallBacks()) {\\n          cb->onGRDRInitJobReceived(msg_, sock_);\\n        }\\n        break;\\n      }\\n      default:\\n        logger_->warn(utl::DST,\\n                      5,\\n                      \"Unsupported job type {} from port {}\",\\n                      (int) msg_.getJobType(),\\n                      sock_.remote_endpoint().port());\\n        asio::write(sock_, asio::buffer(\"0\"), error);\\n        sock_.close();\\n        return;\\n    }\\n  } else {\\n    logger_->warn(utl::DST,\\n                  4,\\n                  \"Worker conhandler failed with message: \\\\\"{}\\\\\"\",\\n                  err.message());\\n    sock_.close();\\n  }\\n}\\n}  // namespace dst', metadata={'source': 'src/dst/src/WorkerConnection.cc', 'file_path': 'src/dst/src/WorkerConnection.cc', 'file_name': 'WorkerConnection.cc', 'file_type': '.cc'}),\n",
       " Document(page_content='/* Authors: Osama */\\n/*\\n * Copyright (c) 2021, The Regents of the University of California\\n * All rights reserved.\\n *\\n * Redistribution and use in source and binary forms, with or without\\n * modification, are permitted provided that the following conditions are met:\\n *     * Redistributions of source code must retain the above copyright\\n *       notice, this list of conditions and the following disclaimer.\\n *     * Redistributions in binary form must reproduce the above copyright\\n *       notice, this list of conditions and the following disclaimer in the\\n *       documentation and/or other materials provided with the distribution.\\n *     * Neither the name of the University nor the\\n *       names of its contributors may be used to endorse or promote products\\n *       derived from this software without specific prior written permission.\\n *\\n * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS BE LIABLE FOR ANY DIRECT,\\n * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\\n * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\\n * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND\\n * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\\n * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\\n * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n */\\n\\n#pragma once\\n#include <dst/JobMessage.h>\\n\\n#include <boost/asio.hpp>\\n#include <boost/enable_shared_from_this.hpp>\\n#include <boost/make_shared.hpp>\\nnamespace asio = boost::asio;\\nusing asio::ip::tcp;\\nnamespace utl {\\nclass Logger;\\n}\\nnamespace dst {\\nclass Distributed;\\nclass Worker;\\nclass WorkerConnection : public boost::enable_shared_from_this<WorkerConnection>\\n{\\n public:\\n  WorkerConnection(asio::io_service& io_service,\\n                   Distributed* dist,\\n                   utl::Logger* logger,\\n                   Worker* worker);\\n  tcp::socket& socket();\\n  void start();\\n  void handle_read(boost::system::error_code const& err,\\n                   size_t bytes_transferred);\\n  Worker* getWorker() const { return worker_; }\\n\\n private:\\n  tcp::socket sock_;\\n  Distributed* dist_;\\n  asio::streambuf in_packet_;\\n  utl::Logger* logger_;\\n  JobMessage msg_;\\n  Worker* worker_;\\n};\\n}  // namespace dst', metadata={'source': 'src/dst/src/WorkerConnection.h', 'file_path': 'src/dst/src/WorkerConnection.h', 'file_name': 'WorkerConnection.h', 'file_type': '.h'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\n\\nset test_dir [pwd]\\nset openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\nset tests_path [file join $openroad_dir \"build\" \"src\" \"dst\" \"test\" \"cpp\"]\\n\\nset tests_list [split [exec sh -c \"find $tests_path -maxdepth 1 -name \\'Test*\\'\"] \\\\n]\\n\\nforeach test $tests_list {\\n    set test_name [file tail $test]\\n    puts \"Running test: $test_name\"\\n    puts \"**********\"\\n\\n    set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test\" } output option]\\n\\n    puts $test_status \\n    puts $output\\n    if { $test_status == 0 } {\\n        puts \"$test_name passed\" \\n    } else {\\n        set test_err_info [lassign [dict get $option -errorcode] err_type]\\n        switch -exact -- $err_type {\\n        NONE {\\n            puts \"$test_name passed\"\\n        }\\n        CHILDSTATUS {\\n            # non-zero exit status\\n            set exit_status [lindex $test_err_info 1]\\n            set process_id  [lindex $test_err_info 0]\\n\\n            puts \"ERROR: test returned exit code $exit_status\"\\n            exit 1\\n\\n        }\\n        default {\\n            puts \"ERROR: $option\"\\n            exit 1\\n        }\\n    }\\n    }\\n\\n    puts \"******************\"\\n}\\n\\nputs \"pass\"\\nexit 0', metadata={'source': 'src/dst/test/cpp_tests.tcl', 'file_path': 'src/dst/test/cpp_tests.tcl', 'file_name': 'cpp_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/dst/test/helpers.tcl', 'file_path': 'src/dst/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/dst/test/helpers.tcl', 'file_path': 'src/dst/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='set -e\\n\\nBASE_DIR=$(dirname $0)\\nSCRIPTPATH=\"$( cd \"$(dirname \"$0\")\" >/dev/null 2>&1 ; pwd -P )\"\\n\\nfiles=$(find $BASE_DIR/../build/test/cpp -maxdepth 1 -name \"Test*\")\\nfor file in $files\\ndo\\n    name=$(echo $file | awk -F\"/\" \\'{print $NF}\\')\\n    echo \"$name\"\\n    echo \"\"\\n    BASE_DIR=$SCRIPTPATH $BASE_DIR/../build/test/cpp/$name\\n    echo \"\"\\ndone', metadata={'source': 'src/dst/test/regression-cpp.sh', 'file_path': 'src/dst/test/regression-cpp.sh', 'file_name': 'regression-cpp.sh', 'file_type': '.sh'}),\n",
       " Document(page_content='record_tests {\\n  \\n}\\n\\nrecord_pass_fail_tests {\\n  cpp_tests\\n}', metadata={'source': 'src/dst/test/regression_tests.tcl', 'file_path': 'src/dst/test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"DensityFill.h\"\\n\\n#include <algorithm>\\n#include <boost/lexical_cast.hpp>\\n\\n#include \"graphics.h\"\\n#include \"odb/dbShape.h\"\\n\\nnamespace fin {\\n\\nusing utl::FIN;\\n\\nnamespace pt = boost::property_tree;\\n\\nusing namespace odb;\\n\\n// The rules for OPC or non-OPC shapes on a layer from the JSON config\\nstruct DensityFillShapesConfig\\n{\\n  // width & height of fill shapes to try (in order)\\n  std::vector<std::pair<int, int>> shapes;\\n  int space_to_fill;\\n  int space_to_non_fill;\\n  int space_line_end;\\n};\\n\\n// The rules for a layer from the JSON config\\nstruct DensityFillLayerConfig\\n{\\n  int space_to_outline;\\n  int num_masks;\\n  int opc_halo;\\n  bool has_opc;\\n\\n  DensityFillShapesConfig opc;\\n  DensityFillShapesConfig non_opc;\\n};\\n\\n// Make a boost polygon representing a rectangle\\nstatic Polygon90 makeRect(int x_lo, int y_lo, int x_hi, int y_hi)\\n{\\n  using Pt = Polygon90::point_type;\\n  std::array<Pt, 4> pts\\n      = {Pt(x_lo, y_lo), Pt(x_hi, y_lo), Pt(x_hi, y_hi), Pt(x_lo, y_hi)};\\n\\n  Polygon90 poly;\\n  poly.set(pts.begin(), pts.end());\\n  return poly;\\n}\\n\\nstatic double getValue(pt::ptree& tree)\\n{\\n  return boost::lexical_cast<double>(tree.data());\\n}\\n\\nstatic double getValue(const char* key, pt::ptree& tree)\\n{\\n  return getValue(tree.get_child(key));\\n}\\n\\n////////////////////////////////////////////////////////////////\\n\\nDensityFill::DensityFill(dbDatabase* db, utl::Logger* logger, bool debug)\\n    : db_(db), logger_(logger)\\n{\\n  if (debug && Graphics::guiActive()) {\\n    graphics_ = std::make_unique<Graphics>();\\n  }\\n}\\n\\n// must be in the .cpp due to forward decl\\nDensityFill::~DensityFill() = default;\\n\\n// Converts the user\\'s JSON configuration file in per layer\\n// DensityFillLayerConfig objects.\\n//\\n// In the configuration you can group layers together that have\\n// similar rules.  This method expands such groupings into per layer\\n// values.  It also translates from microns to DBU and layer names\\n// to dbTechLayer*.\\nvoid DensityFill::readAndExpandLayers(dbTech* tech, pt::ptree& tree)\\n{\\n  int dbu = tech->getDbUnitsPerMicron();\\n\\n  auto& layers = tree.get_child(\"layers\");\\n  for (auto& [name, layer] : layers) {\\n    DensityFillLayerConfig cfg;\\n    cfg.space_to_outline = getValue(\"space_to_outline\", layer) * dbu;', metadata={'source': 'src/fin/src/DensityFill.cpp', 'file_path': 'src/fin/src/DensityFill.cpp', 'file_name': 'DensityFill.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='auto& layers = tree.get_child(\"layers\");\\n  for (auto& [name, layer] : layers) {\\n    DensityFillLayerConfig cfg;\\n    cfg.space_to_outline = getValue(\"space_to_outline\", layer) * dbu;\\n\\n    // non-OPC data\\n    {\\n      auto& non_opc = layer.get_child(\"non-opc\");\\n      auto& scfg = cfg.non_opc;\\n      scfg.space_to_fill = getValue(\"space_to_fill\", non_opc) * dbu;\\n      scfg.space_to_non_fill = getValue(\"space_to_non_fill\", non_opc) * dbu;\\n      scfg.space_line_end = 0;  // n/a for non-OPC\\n      cfg.num_masks = non_opc.get_child(\"datatype\").size();\\n\\n      auto widths = non_opc.get_child(\"width\");\\n      auto heights = non_opc.get_child(\"height\");\\n\\n      std::transform(widths.begin(),\\n                     widths.end(),\\n                     heights.begin(),\\n                     std::back_inserter(scfg.shapes),\\n                     [dbu](auto& w, auto& h) {\\n                       return std::make_pair(getValue(w.second) * dbu,\\n                                             getValue(h.second) * dbu);\\n                     });\\n    }\\n\\n    // OPC data, if any\\n    auto opc_it = layer.find(\"opc\");\\n    cfg.has_opc = opc_it != layer.not_found();\\n    if (cfg.has_opc) {\\n      auto& opc = layer.get_child(\"opc\");\\n      auto& scfg = cfg.opc;\\n      cfg.opc_halo = getValue(\"halo\", opc) * dbu;\\n      scfg.space_to_fill = getValue(\"space_to_fill\", opc) * dbu;\\n      scfg.space_to_non_fill = getValue(\"space_to_non_fill\", opc) * dbu;\\n      if (opc.find(\"space_line_end\") != opc.not_found()) {\\n        scfg.space_line_end = getValue(\"space_line_end\", opc) * dbu;\\n      } else {\\n        scfg.space_line_end = 0;\\n      }\\n\\n      auto widths = opc.get_child(\"width\");\\n      auto heights = opc.get_child(\"height\");\\n\\n      std::transform(widths.begin(),\\n                     widths.end(),\\n                     heights.begin(),\\n                     std::back_inserter(scfg.shapes),\\n                     [dbu](auto& w, auto& h) {\\n                       return std::make_pair(getValue(w.second) * dbu,\\n                                             getValue(h.second) * dbu);\\n                     });\\n    }\\n\\n    auto it = layer.find(\"names\");\\n    if (it != layer.not_found()) {\\n      // Expand names\\n      for (auto& [name, layer_name] : layer.get_child(\"names\")) {\\n        auto tech_layer = tech->findLayer(layer_name.data().c_str());\\n        if (!tech_layer) {\\n          logger_->error(FIN,\\n                         1,\\n                         \"Layer {} in names was not found.\",\\n                         layer.get_child(\"name\").data());\\n        }\\n        layers_[tech_layer] = cfg;\\n      }\\n    } else {\\n      // No expansion, just a single layer\\n      auto tech_layer = tech->findLayer(layer.get_child(\"name\").data().c_str());\\n      if (!tech_layer) {\\n        logger_->error(\\n            FIN, 2, \"Layer {} not found.\", layer.get_child(\"name\").data());\\n      }\\n      layers_[tech_layer] = cfg;\\n    }\\n  }\\n}\\n\\nvoid DensityFill::loadConfig(const char* cfg_filename, dbTech* tech)\\n{\\n  // Read the json config file using Boost\\'s property_tree\\n  pt::ptree tree;\\n  pt::json_parser::read_json(cfg_filename, tree);\\n  readAndExpandLayers(tech, tree);\\n}\\n\\n// Insert into polygon_set any part of given shape on the given layer (shape may\\n// be a via)\\nstatic void insertShape(const dbShape& shape,\\n                        Polygon90Set& polygon_set,\\n                        dbTechLayer* layer)\\n{\\n  auto type = shape.getType();\\n  switch (type) {\\n    case dbShape::VIA:\\n    case dbShape::TECH_VIA: {\\n      dbTechLayer* top;\\n      dbTechLayer* bottom;\\n      if (type == dbShape::VIA) {\\n        dbVia* via = shape.getVia();\\n        top = via->getTopLayer();\\n        bottom = via->getBottomLayer();\\n      } else {\\n        dbTechVia* via = shape.getTechVia();\\n        top = via->getTopLayer();\\n        bottom = via->getBottomLayer();\\n      }', metadata={'source': 'src/fin/src/DensityFill.cpp', 'file_path': 'src/fin/src/DensityFill.cpp', 'file_name': 'DensityFill.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content=\"if (top != layer && bottom != layer) {\\n        return;\\n      }\\n      std::vector<dbShape> boxes;\\n      dbShape::getViaBoxes(shape, boxes);\\n      for (auto& box : boxes) {\\n        if (box.getTechLayer() == layer) {\\n          polygon_set.insert(\\n              makeRect(box.xMin(), box.yMin(), box.xMax(), box.yMax()));\\n        }\\n      }\\n      break;\\n    }\\n    case dbShape::SEGMENT:\\n      if (shape.getTechLayer() == layer) {\\n        polygon_set.insert(\\n            makeRect(shape.xMin(), shape.yMin(), shape.xMax(), shape.yMax()));\\n      }\\n      break;\\n    case dbShape::TECH_VIA_BOX:\\n    case dbShape::VIA_BOX:\\n      if (shape.getTechLayer() == layer) {\\n        polygon_set.insert(\\n            makeRect(shape.xMin(), shape.yMin(), shape.xMax(), shape.yMax()));\\n      }\\n      break;\\n  }\\n}\\n\\n// Build a polygon set out of all the non-fill shape on the given layer\\n// including wires, special wires, and instances' pins & OBS\\nstatic Polygon90Set orNonFills(dbBlock* block, dbTechLayer* layer)\\n{\\n  Polygon90Set non_fill;  // The result\\n  dbShape shape;          // Shared temp\\n\\n  // Get shapes from regular wires\\n  dbWireShapeItr shapes;\\n  for (auto net : block->getNets()) {\\n    dbWire* wire = net->getWire();\\n    if (!wire) {\\n      continue;\\n    }\\n    for (shapes.begin(wire); shapes.next(shape);) {\\n      insertShape(shape, non_fill, layer);\\n    }\\n  }\\n\\n  // Get shapes from special wires\\n  std::vector<dbShape> via_shapes;\\n  for (auto net : block->getNets()) {\\n    for (auto swire : net->getSWires()) {\\n      for (auto sbox : swire->getWires()) {\\n        if (sbox->isVia()) {\\n          dbVia* via = sbox->getBlockVia();\\n          Rect rect = sbox->getBox();\\n          shape.setVia(via, rect);\\n          dbShape::getViaBoxes(shape, via_shapes);\\n          for (auto& via_shape : via_shapes) {\\n            insertShape(via_shape, non_fill, layer);\\n          }\\n        } else if (sbox->getTechLayer() == layer) {\\n          non_fill.insert(\\n              makeRect(sbox->xMin(), sbox->yMin(), sbox->xMax(), sbox->yMax()));\\n        }\\n      }\\n    }\\n  }\\n\\n  // Get shapes from instances\\n  dbInstShapeItr insts(/* expand_vias */ false);\\n  for (auto inst : block->getInsts()) {\\n    for (insts.begin(inst, dbInstShapeItr::ALL); insts.next(shape);) {\\n      insertShape(shape, non_fill, layer);\\n    }\\n  }\\n\\n  return non_fill;\\n}\\n\\nstatic std::pair<int, int> getSpacing(dbTechLayer* layer,\\n                                      const DensityFillShapesConfig& cfg)\\n{\\n  bool is_horiz = layer->getDirection() == dbTechLayerDir::HORIZONTAL;\\n  int space_x = cfg.space_to_fill;\\n  int space_y = space_x;\\n  if (is_horiz) {\\n    space_x = std::max(space_x, cfg.space_line_end);\\n  } else {\\n    space_y = std::max(space_y, cfg.space_line_end);\\n  }\\n\\n  return std::make_pair(space_x, space_y);\\n}\\n\\n// Two different polygons might be less than min space apart and this\\n// can lead to DRVs when they are filled independently.  To avoid this\\n// we exclude a min-space area around each polygon.  This is somewhat\\n// conservative as we may not actually put a fill where a DRV would be\\n// caused but is much faster than updating the fill area after every\\n// polygon is filled.\\nstatic void prune(Polygon90Set& fill_area,\\n                  dbTechLayer* layer,\\n                  const DensityFillShapesConfig& cfg,\\n                  Graphics* graphics)\\n{\\n  auto [space_x, space_y] = getSpacing(layer, cfg);\\n\\n  // From Boost on grow_and:\\n  //   Same as bloating non-overlapping regions and then applying self\\n  //   intersect to retain only the overlaps introduced by the bloat.\\n  Polygon90Set pruned(fill_area);\\n  grow_and(pruned, space_x, space_x, space_y, space_y);\\n  fill_area -= pruned;\\n}\", metadata={'source': 'src/fin/src/DensityFill.cpp', 'file_path': 'src/fin/src/DensityFill.cpp', 'file_name': 'DensityFill.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Fill a polygon (area) on the given layer using the given configuration.\\n// Num_masks is used to color the generated fills.\\n// filled_area, if given, is an OR of the generated fills without bloating\\nstatic void fillPolygon(const Polygon90& area,\\n                        dbTechLayer* layer,\\n                        dbBlock* block,\\n                        const DensityFillShapesConfig& cfg,\\n                        int num_masks,\\n                        bool needs_opc,\\n                        Graphics* graphics,\\n                        Polygon90Set* filled_area = nullptr)\\n{\\n  // Convert the area polygon to a polygon set as we will remove areas\\n  // filled by one fill shape from consideration by future shapes,\\n  // which may result in the polygon breaking apart into a set of\\n  // remaining polygons\\n  Polygon90Set fill_area;\\n  fill_area += area;\\n\\n  bool is_horiz = layer->getDirection() == dbTechLayerDir::HORIZONTAL;\\n  auto [space_x, space_y] = getSpacing(layer, cfg);\\n\\n  auto iter = cfg.shapes.begin();\\n  while (iter != cfg.shapes.end()) {\\n    auto [w, h] = *iter++;\\n    // Ensure the longer direction is in the preferred direction\\n    if ((is_horiz && w < h) || (!is_horiz && h < w)) {\\n      std::swap(w, h);\\n    }\\n\\n    // Use a shrink/bloat cycle to remove any areas that are too small to fill\\n    // with this fill shape.  A benefit is that it helps break up big polygons\\n    // which makes it easier to fill them\\n    Polygon90Set pruned_fill_area = fill_area;\\n\\n    int ew_sizing = w / 2 - 1;\\n    int ns_sizing = h / 2 - 1;\\n    shrink(pruned_fill_area, ew_sizing, ew_sizing, ns_sizing, ns_sizing);\\n    bloat(pruned_fill_area, ew_sizing, ew_sizing, ns_sizing, ns_sizing);\\n\\n    // The polygon may break into parts that could be less than min-space\\n    // apart so prune the result.\\n    prune(pruned_fill_area, layer, cfg, graphics);\\n\\n    if (graphics) {\\n      graphics->status(\"Fill Area for \" + std::to_string(w) + \" \"\\n                       + std::to_string(h));\\n      graphics->drawPolygon90Set(pruned_fill_area);\\n    }\\n\\n    Polygon90Set all_iter_fills;\\n    std::vector<Polygon90> sub_fill_areas;\\n    pruned_fill_area.get(sub_fill_areas);\\n    for (auto& sub_fill_area : sub_fill_areas) {\\n      Rectangle bounds;\\n      extents(bounds, sub_fill_area);\\n\\n      // Tile a set of fills to cover the bounds.  (KLayout allows a\\n      // sweep on the origin of the tile set looking for maximum fill.\\n      // We could try that in the future.)\\n      Polygon90Set all_fills;\\n      for (int x = xl(bounds); x < xh(bounds); x += w + space_x) {\\n        for (int y = yl(bounds); y < yh(bounds); y += h + space_y) {\\n          all_fills.insert(makeRect(x, y, x + w, y + h));\\n        }\\n      }\\n\\n      // Intersect fills with the sub area and keep only whole fill shapes\\n      Polygon90Set fills = all_fills & sub_fill_area;\\n      keep(fills, w * h, w * h, w - 1, w, h - 1, h);\\n\\n      Polygon90Set tmp_fills(fills);\\n      all_iter_fills += bloat(tmp_fills, space_x, space_x, space_y, space_y);\\n\\n      // Insert fills into the db\\n      std::vector<Rectangle> polygons;\\n      fills.get_rectangles(polygons);\\n      const int num_mask = std::max(num_masks, 1);\\n      int cnt = 0;\\n      for (auto& f : polygons) {\\n        int mask;\\n        if (num_mask == 1) {\\n          mask = 0;  // don\\'t write a mask for single mask layers\\n        } else {\\n          mask = cnt++ % num_mask + 1;\\n        }\\n        auto x_lo = xl(f);\\n        auto y_lo = yl(f);\\n        auto x_hi = xh(f);\\n        auto y_hi = yh(f);\\n        dbFill::create(block, needs_opc, mask, layer, x_lo, y_lo, x_hi, y_hi);\\n        if (filled_area) {\\n          *filled_area += makeRect(x_lo, y_lo, x_hi, y_hi);\\n        }\\n      }\\n    }\\n    // Remove filled area from use by future shapes\\n    fill_area -= all_iter_fills;\\n  }\\n}', metadata={'source': 'src/fin/src/DensityFill.cpp', 'file_path': 'src/fin/src/DensityFill.cpp', 'file_name': 'DensityFill.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Fill the given layer\\nvoid DensityFill::fillLayer(dbBlock* block,\\n                            dbTechLayer* layer,\\n                            const odb::Rect& fill_bounds_rect)\\n{\\n  logger_->info(FIN, 3, \"Filling layer {}.\", layer->getConstName());\\n\\n  Polygon90Set non_fill = orNonFills(block, layer);\\n\\n  auto fill_bounds = makeRect(fill_bounds_rect.xMin(),\\n                              fill_bounds_rect.yMin(),\\n                              fill_bounds_rect.xMax(),\\n                              fill_bounds_rect.yMax());\\n\\n  const DensityFillLayerConfig& cfg = layers_[layer];\\n\\n  std::vector<Polygon90> polygons;\\n\\n  // Do non-OPC fill\\n  Polygon90Set fill_area\\n      = fill_bounds - (non_fill + cfg.non_opc.space_to_non_fill);\\n\\n  if (graphics_) {\\n    graphics_->status(\"Non-OPC Area\");\\n    graphics_->drawPolygon90Set(fill_area);\\n  }\\n\\n  prune(fill_area, layer, cfg.non_opc, graphics_.get());\\n\\n  fill_area.get(polygons);\\n  logger_->info(FIN, 9, \"Filling {} areas with non-OPC fill.\", polygons.size());\\n\\n  Polygon90Set non_opc_fill_area;\\n  for (auto& polygon : polygons) {\\n    fillPolygon(polygon,\\n                layer,\\n                block,\\n                cfg.non_opc,\\n                cfg.num_masks,\\n                false,\\n                graphics_.get(),\\n                &non_opc_fill_area);\\n  }\\n  logger_->info(FIN, 4, \"Total fills: {}.\", block->getFills().size());\\n\\n  if (!cfg.has_opc) {\\n    return;\\n  }\\n\\n  Polygon90Set opc_fill_area\\n      = fill_bounds - (non_fill + cfg.opc.space_to_non_fill)\\n        - (non_opc_fill_area + cfg.non_opc.space_to_fill);\\n\\n  if (graphics_) {\\n    graphics_->status(\"OPC Area\");\\n    graphics_->drawPolygon90Set(opc_fill_area);\\n  }\\n\\n  prune(opc_fill_area, layer, cfg.opc, graphics_.get());\\n\\n  polygons.clear();\\n  opc_fill_area.get(polygons);\\n  logger_->info(FIN, 5, \"Filling {} areas with OPC fill.\", polygons.size());\\n  for (auto& polygon : polygons) {\\n    fillPolygon(\\n        polygon, layer, block, cfg.opc, cfg.num_masks, true, graphics_.get());\\n  }\\n\\n  logger_->info(FIN, 6, \"Total fills: {}.\", block->getFills().size());\\n\\n  if (graphics_) {\\n    graphics_->status(\"OPC Area\");\\n    graphics_->drawPolygon90Set(opc_fill_area);\\n  }\\n}\\n\\n// Fill the design according to the given cfg file\\nvoid DensityFill::fill(const char* cfg_filename, const odb::Rect& fill_area)\\n{\\n  dbTech* tech = db_->getTech();\\n  loadConfig(cfg_filename, tech);\\n\\n  dbChip* chip = db_->getChip();\\n  dbBlock* block = chip->getBlock();\\n\\n  for (dbTechLayer* layer : tech->getLayers()) {\\n    auto it = layers_.find(layer);\\n    if (it == layers_.end()) {\\n      logger_->warn(FIN, 10, \"Skipping layer {}.\", layer->getConstName());\\n      continue;\\n    }\\n    fillLayer(block, layer, fill_area);\\n  }\\n}\\n\\n}  // namespace fin', metadata={'source': 'src/fin/src/DensityFill.cpp', 'file_path': 'src/fin/src/DensityFill.cpp', 'file_name': 'DensityFill.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <boost/property_tree/json_parser.hpp>\\n#include <map>\\n#include <vector>\\n\\n#include \"odb/db.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace fin {\\n\\nstruct DensityFillLayerConfig;\\nclass Graphics;\\n\\n////////////////////////////////////////////////////////////////\\n\\n// This class inserts metal fill to meet density rules according\\n// to the specification in a user given JSON file.\\nclass DensityFill\\n{\\n public:\\n  DensityFill(odb::dbDatabase* db, utl::Logger* logger, bool debug);\\n  ~DensityFill();\\n\\n  DensityFill(const DensityFill&) = delete;\\n  DensityFill& operator=(const DensityFill&) = delete;\\n  DensityFill(const DensityFill&&) = delete;\\n  DensityFill& operator=(const DensityFill&&) = delete;\\n\\n  void fill(const char* cfg_filename, const odb::Rect& fill_area);\\n\\n private:\\n  void loadConfig(const char* cfg_filename, odb::dbTech* tech);\\n  void readAndExpandLayers(odb::dbTech* tech,\\n                           boost::property_tree::ptree& tree);\\n  void fillLayer(odb::dbBlock* block,\\n                 odb::dbTechLayer* layer,\\n                 const odb::Rect& fill_bounds);\\n\\n  odb::dbDatabase* db_;\\n  std::map<odb::dbTechLayer*, DensityFillLayerConfig> layers_;\\n  std::unique_ptr<Graphics> graphics_;\\n  utl::Logger* logger_;\\n};\\n\\n}  // namespace fin', metadata={'source': 'src/fin/src/DensityFill.h', 'file_path': 'src/fin/src/DensityFill.h', 'file_name': 'DensityFill.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"fin/Finale.h\"\\n\\n#include \"DensityFill.h\"\\n\\nnamespace fin {\\n\\n////////////////////////////////////////////////////////////////\\n\\nvoid Finale::init(odb::dbDatabase* db, Logger* logger)\\n{\\n  db_ = db;\\n  logger_ = logger;\\n}\\n\\nvoid Finale::setDebug()\\n{\\n  debug_ = true;\\n}\\n\\nvoid Finale::densityFill(const char* rules_filename, const odb::Rect& fill_area)\\n{\\n  DensityFill filler(db_, logger_, debug_);\\n  filler.fill(rules_filename, fill_area);\\n}\\n\\n}  // namespace fin', metadata={'source': 'src/fin/src/Finale.cpp', 'file_path': 'src/fin/src/Finale.cpp', 'file_name': 'Finale.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// BSD 3-Clause License\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"fin/MakeFinale.h\"\\n\\n#include <tcl.h>\\n\\n#include \"fin/Finale.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/StaMain.hh\"\\n\\nnamespace sta {\\n// Tcl files encoded into strings.\\nextern const char* fin_tcl_inits[];\\n}  // namespace sta\\n\\nextern \"C\" {\\nextern int Fin_Init(Tcl_Interp* interp);\\n}\\n\\nnamespace ord {\\n\\nfin::Finale* makeFinale()\\n{\\n  return new fin::Finale;\\n}\\n\\nvoid deleteFinale(fin::Finale* finale)\\n{\\n  delete finale;\\n}\\n\\nvoid initFinale(OpenRoad* openroad)\\n{\\n  Tcl_Interp* tcl_interp = openroad->tclInterp();\\n  // Define swig TCL commands.\\n  Fin_Init(tcl_interp);\\n  // Eval encoded sta TCL sources.\\n  sta::evalTclInit(tcl_interp, sta::fin_tcl_inits);\\n  openroad->getFinale()->init(openroad->getDb(), openroad->getLogger());\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/fin/src/MakeFinale.cpp', 'file_path': 'src/fin/src/MakeFinale.cpp', 'file_name': 'MakeFinale.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2022, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%{\\n#include \"ord/OpenRoad.hh\"\\n#include \"fin/Finale.h\"\\n\\n%}\\n\\n%include \"../../Exception-py.i\"\\n%include \"fin/Finale.h\"', metadata={'source': 'src/fin/src/finale-py.i', 'file_path': 'src/fin/src/finale-py.i', 'file_name': 'finale-py.i', 'file_type': '.i'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n%{\\n#include \"ord/OpenRoad.hh\"\\n#include \"fin/Finale.h\"\\n\\n%}\\n\\n%include \"../../Exception.i\"\\n\\n%inline %{\\n\\nvoid\\nset_density_fill_debug_cmd()\\n{\\n  auto *finale = ord::OpenRoad::openRoad()->getFinale();\\n  finale->setDebug();\\n}\\n\\nvoid\\ndensity_fill_cmd(const char* rules_filename,\\n                 const odb::Rect& fill_area)\\n{\\n  auto *finale = ord::OpenRoad::openRoad()->getFinale();\\n  finale->densityFill(rules_filename, fill_area);\\n}\\n\\n%} // inline', metadata={'source': 'src/fin/src/finale.i', 'file_path': 'src/fin/src/finale.i', 'file_name': 'finale.i', 'file_type': '.i'}),\n",
       " Document(page_content='#############################################################################\\n##\\n## BSD 3-Clause License\\n##\\n## Copyright (c) 2020, The Regents of the University of California\\n## All rights reserved.\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and/or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n## POSSIBILITY OF SUCH DAMAGE.\\n#############################################################################\\n\\nproc density_fill_debug { args } {\\n  fin::set_density_fill_debug_cmd\\n}\\n\\nsta::define_cmd_args \"density_fill\" {[-rules rules_file]\\\\\\n                                     [-area {lx ly ux uy}]}\\n\\nproc density_fill { args } {\\n  sta::parse_key_args \"density_fill\" args \\\\\\n    keys {-rules -area} flags {}\\n\\n  if { [info exists keys(-rules)] } {\\n    set rules_file $keys(-rules)\\n  } else {\\n    utl::error FIN 7 \"The -rules argument must be specified.\"\\n  }\\n\\n  if { [info exists keys(-area)] } {\\n    set area $keys(-area)\\n    if { [llength $area] != 4 } {\\n      utl::error FIN 8 \"The -area argument must be a list of 4 coordinates.\"\\n    }\\n    lassign $area lx ly ux uy\\n    sta::check_positive_integer \"-area\" $lx\\n    sta::check_positive_integer \"-area\" $ly\\n    sta::check_positive_integer \"-area\" $ux\\n    sta::check_positive_integer \"-area\" $uy\\n    set fill_area [odb::Rect x $lx $ly $ux $uy]\\n  } else {\\n    set fill_area [ord::get_db_core]\\n  }\\n\\n  fin::density_fill_cmd $rules_file $fill_area\\n}', metadata={'source': 'src/fin/src/finale.tcl', 'file_path': 'src/fin/src/finale.tcl', 'file_name': 'finale.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"graphics.h\"\\n\\n#include <algorithm>\\n#include <cstdio>\\n#include <limits>\\n\\nnamespace fin {\\n\\nGraphics::Graphics()\\n{\\n  gui::Gui::get()->registerRenderer(this);\\n}\\n\\nvoid Graphics::drawPolygon90Set(const Polygon90Set& set)\\n{\\n  // It is much faster to decompose the set to rectangles once using boost\\n  // than trying to have Qt draw the polygons directly.\\n  polygon_rects_.clear();\\n  get_rectangles(polygon_rects_, set);\\n  gui::Gui::get()->redraw();\\n  gui::Gui::get()->pause();\\n}\\n\\nvoid Graphics::drawObjects(gui::Painter& painter)\\n{\\n  painter.setPen(gui::Painter::transparent);\\n  auto color = gui::Painter::yellow;\\n  color.a = 180;\\n  painter.setBrush(color);\\n\\n  for (auto& rect : polygon_rects_) {\\n    odb::Rect db_rect(xl(rect), yl(rect), xh(rect), yh(rect));\\n    painter.drawRect(db_rect);\\n  }\\n}\\n\\nvoid Graphics::status(const std::string& message)\\n{\\n  gui::Gui::get()->status(message);\\n}\\n\\n/* static */\\nbool Graphics::guiActive()\\n{\\n  return gui::Gui::enabled();\\n}\\n\\n}  // namespace fin', metadata={'source': 'src/fin/src/graphics.cpp', 'file_path': 'src/fin/src/graphics.cpp', 'file_name': 'graphics.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <memory>\\n\\n#include \"gui/gui.h\"\\n#include \"polygon.h\"\\n\\nnamespace fin {\\n\\n// This class draws debugging graphics on the layout\\nclass Graphics : public gui::Renderer\\n{\\n public:\\n  Graphics();\\n\\n  void drawPolygon90Set(const Polygon90Set& set);\\n\\n  // From Renderer API\\n  void drawObjects(gui::Painter& painter) override;\\n\\n  // Show a message in the status bar\\n  void status(const std::string& message);\\n\\n  // Is the GUI being displayed (true) or are we in batch mode (false)\\n  static bool guiActive();\\n\\n private:\\n  std::vector<Rectangle> polygon_rects_;\\n};\\n\\n}  // namespace fin', metadata={'source': 'src/fin/src/graphics.h', 'file_path': 'src/fin/src/graphics.h', 'file_name': 'graphics.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <boost/polygon/polygon.hpp>\\n\\nnamespace fin {\\n\\nusing namespace boost::polygon::operators;\\n\\nusing Rectangle = boost::polygon::rectangle_data<int>;\\nusing Polygon90 = boost::polygon::polygon_90_with_holes_data<int>;\\nusing Polygon90Set = boost::polygon::polygon_90_set_data<int>;\\n\\n};  // namespace fin', metadata={'source': 'src/fin/src/polygon.h', 'file_path': 'src/fin/src/polygon.h', 'file_name': 'polygon.h', 'file_type': '.h'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport odb\\n\\ntech = Tech()\\ntech.readLef(\"sky130hd/sky130hd.tlef\")\\ntech.readLef(\"sky130hd/sky130_fd_sc_hd_merged.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"gcd_prefill.def\")\\n\\ndfl = design.getFinale()\\ndfl.densityFill(\"fill.json\", design.getBlock().getCoreArea())\\n\\ndef_file = helpers.make_result_file(\"gcd_fill.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"gcd_fill.defok\")', metadata={'source': 'src/fin/test/gcd_fill.py', 'file_path': 'src/fin/test/gcd_fill.py', 'file_name': 'gcd_fill.py', 'file_type': '.py'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name gcd_fill\\n\\nread_lef sky130hd/sky130hd.tlef\\nread_lef sky130hd/sky130_fd_sc_hd_merged.lef\\nread_def gcd_prefill.def\\ndensity_fill -rules fill.json\\n\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok', metadata={'source': 'src/fin/test/gcd_fill.tcl', 'file_path': 'src/fin/test/gcd_fill.tcl', 'file_name': 'gcd_fill.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import odb\\nimport os\\nimport utl\\n\\ndef make_rect(design, xl, yl, xh, yh):\\n    xl = design.micronToDBU(xl)\\n    yl = design.micronToDBU(yl)\\n    xh = design.micronToDBU(xh)\\n    yh = design.micronToDBU(yh)\\n    return odb.Rect(xl, yl, xh, yh)\\n\\ndef make_result_file(filename):\\n    result_dir = os.path.join(os.getcwd(), \\'results\\')\\n    if not os.path.exists(result_dir):\\n        os.mkdir(result_dir)\\n\\n    root_ext = os.path.splitext(filename)\\n    filename = \"{}-py{}\".format(*root_ext)\\n    return os.path.join(result_dir, filename)\\n\\ndef diff_files(file1, file2):\\n    with open(file1, \\'r\\') as f:\\n        lines1 = f.readlines()\\n\\n    with open(file2, \\'r\\') as f:\\n        lines2 = f.readlines()\\n\\n    num_lines1 = len(lines1)\\n    num_lines2 = len(lines2)\\n    for i in range(min(num_lines1, num_lines2)):\\n        if lines1[i] != lines2[i]:\\n            utl.report(f\"Differences found at line {i+1}.\")\\n            utl.report(lines1[i][:-1])\\n            utl.report(lines2[i][:-1])\\n            return 1\\n\\n    if num_lines1 != num_lines2:\\n        utl.report(f\"Number of lines differs {num_lines1} vs {num_lines2}.\")\\n        return 1\\n\\n    utl.report(\"No differences found.\")\\n    return 0\\n\\n# Output voltage file is specified as ...\\nutl.suppress_message(utl.PSM, 2)\\n# Output current file specified ...\\nutl.suppress_message(utl.PSM, 3)\\n# Error file is specified as ...\\nutl.suppress_message(utl.PSM, 83)\\n# Output spice file is specified as\\nutl.suppress_message(utl.PSM, 5)\\n# SPICE file is written at\\nutl.suppress_message(utl.PSM, 6)\\n# Reading DEF file\\nutl.suppress_message(utl.ODB, 127)\\n# Finished DEF file\\nutl.suppress_message(utl.ODB, 134)\\n\\n# suppress PPL info messages\\nutl.suppress_message(utl.PPL, 41)\\nutl.suppress_message(utl.PPL, 48)\\nutl.suppress_message(utl.PPL, 49)\\nutl.suppress_message(utl.PPL, 60)\\n\\n# suppress tap info messages\\nutl.suppress_message(utl.TAP, 100)\\nutl.suppress_message(utl.TAP, 101)\\n\\n\\n# suppress par messages with runtime\\nutl.suppress_message(utl.PAR, 1)\\nutl.suppress_message(utl.PAR, 30)\\nutl.suppress_message(utl.PAR, 109)\\nutl.suppress_message(utl.PAR, 110)', metadata={'source': 'src/fin/test/helpers.py', 'file_path': 'src/fin/test/helpers.py', 'file_name': 'helpers.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/fin/test/helpers.tcl', 'file_path': 'src/fin/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/fin/test/helpers.tcl', 'file_path': 'src/fin/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='record_tests {\\n    gcd_fill\\n}', metadata={'source': 'src/fin/test/regression_tests.tcl', 'file_path': 'src/fin/test/regression_tests.tcl', 'file_name': 'regression_tests.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content=\"# OpenROAD Tcl Usage (global_placement)\\n\\n```\\nglobal_placement\\n    [-skip_initial_place]\\n    [-incremental]\\n    [-bin_grid_count grid_count]\\n    [-density density]\\n    [-init_density_penalty init_density_penalty]\\n    [-init_wirelength_coef init_wirelength_coef]\\n    [-min_phi_coef min_phi_coef]\\n    [-max_phi_coef max_phi_coef]\\n    [-overflow overflow]\\n    [-initial_place_max_iter max_iter]\\n    [-initial_place_max_fanout max_fanout]\\n    [-verbose_level verbose_level]\\n\\n```\\n\\n## Flow Control\\n* __skip_initial_place__ : Skip the initial placement (BiCGSTAB solving) before Nesterov placement. IP improves HPWL by ~5% on large designs.\\n* __incremental__ : Enable the incremental global placement. Users would need to tune other parameters (e.g. init_density_penalty) with the pre-placed solutions.\\n\\n## Tuning Parameters\\n* __bin_grid_count__ : Set bin grid's count manually. Default: Defined by internal algorithm. [64,128,256,512,..., int]\\n* __density__ : Set target density. Default: 0.70 [0-1, float]\\n* __init_density_penalty__ : Set initial density penalty. Default : 8e-5 [1e-6 - 1e6, float]\\n* __min_phi_coef__ : Set pcof_min(_k Lower Bound). Default: 0.95 [0.95-1.05, float]\\n* __max_phi_coef__ : Set pcof_max(_k Upper Bound). Default: 1.05 [1.00-1.20, float]\\n* __overflow__ : Set target overflow for termination condition. Default: 0.1 [0-1, float]\\n\\n## Other Options\\n* __verbose_level__ [0-10, int] : Set verbose level for RePlAce. Default: 1\\n\\nNote that all of the TCL commands are defined in the\\n[../src/replace.tcl](https://github.com/The-OpenROAD-Project/OpenROAD/blob/master/src/gpl/src/replace.tcl)\\nand\\n[../src/replace.i](https://github.com/The-OpenROAD-Project/OpenROAD/blob/master/src/gpl/src/replace.i).\", metadata={'source': 'src/gpl/doc/TclCommands.md', 'file_path': 'src/gpl/doc/TclCommands.md', 'file_name': 'TclCommands.md', 'file_type': '.md'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"gpl/MakeReplace.h\"\\n\\n#include <tcl.h>\\n\\n#include \"gpl/Replace.h\"\\n#include \"ord/OpenRoad.hh\"\\n#include \"sta/StaMain.hh\"\\n\\nnamespace sta {\\nextern const char* gpl_tcl_inits[];\\n}\\n\\nextern \"C\" {\\nextern int Gpl_Init(Tcl_Interp* interp);\\n}\\n\\nnamespace ord {\\n\\ngpl::Replace* makeReplace()\\n{\\n  return new gpl::Replace();\\n}\\n\\nvoid initReplace(OpenRoad* openroad)\\n{\\n  Tcl_Interp* tcl_interp = openroad->tclInterp();\\n  Gpl_Init(tcl_interp);\\n  sta::evalTclInit(tcl_interp, sta::gpl_tcl_inits);\\n  openroad->getReplace()->init(openroad->getDb(),\\n                               openroad->getResizer(),\\n                               openroad->getGlobalRouter(),\\n                               openroad->getLogger());\\n}\\n\\nvoid deleteReplace(gpl::Replace* replace)\\n{\\n  delete replace;\\n}\\n\\n}  // namespace ord', metadata={'source': 'src/gpl/src/MakeReplace.cpp', 'file_path': 'src/gpl/src/MakeReplace.cpp', 'file_name': 'MakeReplace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"fft.h\"\\n\\n#include <cfloat>\\n#include <cmath>\\n#include <cstdlib>\\n#include <iostream>\\n\\n#define REPLACE_FFT_PI 3.141592653589793238462L\\n\\nnamespace gpl {\\n\\nFFT::FFT()\\n    : binDensity_(nullptr),\\n      electroPhi_(nullptr),\\n      electroForceX_(nullptr),\\n      electroForceY_(nullptr),\\n      binCntX_(0),\\n      binCntY_(0),\\n      binSizeX_(0),\\n      binSizeY_(0)\\n{\\n}\\n\\nFFT::FFT(int binCntX, int binCntY, int binSizeX, int binSizeY)\\n    : binCntX_(binCntX),\\n      binCntY_(binCntY),\\n      binSizeX_(binSizeX),\\n      binSizeY_(binSizeY)\\n{\\n  init();\\n}\\n\\nFFT::~FFT()\\n{\\n  using std::vector;\\n  for (int i = 0; i < binCntX_; i++) {\\n    delete[] binDensity_[i];\\n    delete[] electroPhi_[i];\\n    delete[] electroForceX_[i];\\n    delete[] electroForceY_[i];\\n  }\\n  delete[] binDensity_;\\n  delete[] electroPhi_;\\n  delete[] electroForceX_;\\n  delete[] electroForceY_;\\n\\n  csTable_.clear();\\n  wx_.clear();\\n  wxSquare_.clear();\\n  wy_.clear();\\n  wySquare_.clear();\\n\\n  workArea_.clear();\\n}\\n\\nvoid FFT::init()\\n{\\n  binDensity_ = new float*[binCntX_];\\n  electroPhi_ = new float*[binCntX_];\\n  electroForceX_ = new float*[binCntX_];\\n  electroForceY_ = new float*[binCntX_];\\n\\n  for (int i = 0; i < binCntX_; i++) {\\n    binDensity_[i] = new float[binCntY_];\\n    electroPhi_[i] = new float[binCntY_];\\n    electroForceX_[i] = new float[binCntY_];\\n    electroForceY_[i] = new float[binCntY_];\\n\\n    for (int j = 0; j < binCntY_; j++) {\\n      binDensity_[i][j] = electroPhi_[i][j] = electroForceX_[i][j]\\n          = electroForceY_[i][j] = 0.0f;\\n    }\\n  }\\n\\n  csTable_.resize(std::max(binCntX_, binCntY_) * 3 / 2, 0);\\n\\n  wx_.resize(binCntX_, 0);\\n  wxSquare_.resize(binCntX_, 0);\\n  wy_.resize(binCntY_, 0);\\n  wySquare_.resize(binCntY_, 0);\\n\\n  workArea_.resize(round(sqrt(std::max(binCntX_, binCntY_))) + 2, 0);\\n\\n  for (int i = 0; i < binCntX_; i++) {\\n    wx_[i]\\n        = REPLACE_FFT_PI * static_cast<float>(i) / static_cast<float>(binCntX_);\\n    wxSquare_[i] = wx_[i] * wx_[i];\\n  }\\n\\n  for (int i = 0; i < binCntY_; i++) {\\n    wy_[i] = REPLACE_FFT_PI * static_cast<float>(i)\\n             / static_cast<float>(binCntY_) * static_cast<float>(binSizeY_)\\n             / static_cast<float>(binSizeX_);\\n    wySquare_[i] = wy_[i] * wy_[i];\\n  }\\n}', metadata={'source': 'src/gpl/src/fft.cpp', 'file_path': 'src/gpl/src/fft.cpp', 'file_name': 'fft.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void FFT::updateDensity(int x, int y, float density)\\n{\\n  binDensity_[x][y] = density;\\n}\\n\\nstd::pair<float, float> FFT::getElectroForce(int x, int y) const\\n{\\n  return std::make_pair(electroForceX_[x][y], electroForceY_[x][y]);\\n}\\n\\nfloat FFT::getElectroPhi(int x, int y) const\\n{\\n  return electroPhi_[x][y];\\n}\\n\\nusing namespace std;\\n\\nvoid FFT::doFFT()\\n{\\n  ddct2d(binCntX_,\\n         binCntY_,\\n         -1,\\n         binDensity_,\\n         NULL,\\n         (int*) &workArea_[0],\\n         (float*) &csTable_[0]);\\n\\n  for (int i = 0; i < binCntX_; i++) {\\n    binDensity_[i][0] *= 0.5;\\n  }\\n\\n  for (int i = 0; i < binCntY_; i++) {\\n    binDensity_[0][i] *= 0.5;\\n  }\\n\\n  for (int i = 0; i < binCntX_; i++) {\\n    for (int j = 0; j < binCntY_; j++) {\\n      binDensity_[i][j] *= 4.0 / binCntX_ / binCntY_;\\n    }\\n  }\\n\\n  for (int i = 0; i < binCntX_; i++) {\\n    float wx = wx_[i];\\n    float wx2 = wxSquare_[i];\\n\\n    for (int j = 0; j < binCntY_; j++) {\\n      float wy = wy_[j];\\n      float wy2 = wySquare_[j];\\n\\n      float density = binDensity_[i][j];\\n      float phi = 0;\\n      float electroX = 0, electroY = 0;\\n\\n      if (i == 0 && j == 0) {\\n        phi = electroX = electroY = 0.0f;\\n      } else {\\n        //////////// lutong\\n        //  denom =\\n        //  wx2 / 4.0 +\\n        //  wy2 / 4.0 ;\\n        // a_phi = a_den / denom ;\\n        ////b_phi = 0 ; // -1.0 * b / denom ;\\n        ////a_ex = 0 ; // b_phi * wx ;\\n        // a_ex = a_phi * wx / 2.0 ;\\n        ////a_ey = 0 ; // b_phi * wy ;\\n        // a_ey = a_phi * wy / 2.0 ;\\n        ///////////\\n        phi = density / (wx2 + wy2);\\n        electroX = phi * wx;\\n        electroY = phi * wy;\\n      }\\n      electroPhi_[i][j] = phi;\\n      electroForceX_[i][j] = electroX;\\n      electroForceY_[i][j] = electroY;\\n    }\\n  }\\n  // Inverse DCT\\n  ddct2d(binCntX_,\\n         binCntY_,\\n         1,\\n         electroPhi_,\\n         NULL,\\n         (int*) &workArea_[0],\\n         (float*) &csTable_[0]);\\n  ddsct2d(binCntX_,\\n          binCntY_,\\n          1,\\n          electroForceX_,\\n          NULL,\\n          (int*) &workArea_[0],\\n          (float*) &csTable_[0]);\\n  ddcst2d(binCntX_,\\n          binCntY_,\\n          1,\\n          electroForceY_,\\n          NULL,\\n          (int*) &workArea_[0],\\n          (float*) &csTable_[0]);\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/fft.cpp', 'file_path': 'src/gpl/src/fft.cpp', 'file_name': 'fft.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <vector>\\n\\nnamespace gpl {\\n\\nclass FFT\\n{\\n public:\\n  FFT();\\n  FFT(int binCntX, int binCntY, int binSizeX, int binSizeY);\\n  ~FFT();\\n\\n  // input func\\n  void updateDensity(int x, int y, float density);\\n\\n  // do FFT\\n  void doFFT();\\n\\n  // returning func\\n  std::pair<float, float> getElectroForce(int x, int y) const;\\n  float getElectroPhi(int x, int y) const;\\n\\n private:\\n  // 2D array; width: binCntX_, height: binCntY_;\\n  // No hope to use Vector at this moment...\\n  float** binDensity_;\\n  float** electroPhi_;\\n  float** electroForceX_;\\n  float** electroForceY_;\\n\\n  // cos/sin table (prev: w_2d)\\n  // length:  max(binCntX, binCntY) * 3 / 2\\n  std::vector<float> csTable_;\\n\\n  // wx. length:  binCntX_\\n  std::vector<float> wx_;\\n  std::vector<float> wxSquare_;\\n\\n  // wy. length:  binCntY_\\n  std::vector<float> wy_;\\n  std::vector<float> wySquare_;\\n\\n  // work area for bit reversal (prev: ip)\\n  // length: round(sqrt( max(binCntX_, binCntY_) )) + 2\\n  std::vector<int> workArea_;\\n\\n  int binCntX_;\\n  int binCntY_;\\n  int binSizeX_;\\n  int binSizeY_;\\n\\n  void init();\\n};\\n\\n//\\n// The following FFT library came from\\n// http://www.kurims.kyoto-u.ac.jp/~ooura/fft.html\\n//\\n//\\n/// 1D FFT ////////////////////////////////////////////////////////////////\\nvoid cdft(int n, int isgn, float* a, int* ip, float* w);\\nvoid ddct(int n, int isgn, float* a, int* ip, float* w);\\nvoid ddst(int n, int isgn, float* a, int* ip, float* w);\\n\\n/// 2D FFT ////////////////////////////////////////////////////////////////\\nvoid cdft2d(int, int, int, float**, float*, int*, float*);\\nvoid rdft2d(int, int, int, float**, float*, int*, float*);\\nvoid ddct2d(int, int, int, float**, float*, int*, float*);\\nvoid ddst2d(int, int, int, float**, float*, int*, float*);\\nvoid ddsct2d(int n1, int n2, int isgn, float** a, float* t, int* ip, float* w);\\nvoid ddcst2d(int n1, int n2, int isgn, float** a, float* t, int* ip, float* w);', metadata={'source': 'src/gpl/src/fft.h', 'file_path': 'src/gpl/src/fft.h', 'file_name': 'fft.h', 'file_type': '.h'}),\n",
       " Document(page_content='/// 3D FFT ////////////////////////////////////////////////////////////////\\nvoid cdft3d(int, int, int, int, float***, float*, int*, float*);\\nvoid rdft3d(int, int, int, int, float***, float*, int*, float*);\\nvoid ddct3d(int, int, int, int, float***, float*, int*, float*);\\nvoid ddst3d(int, int, int, int, float***, float*, int*, float*);\\nvoid ddscct3d(int, int, int, int isgn, float***, float*, int*, float*);\\nvoid ddcsct3d(int, int, int, int isgn, float***, float*, int*, float*);\\nvoid ddccst3d(int, int, int, int isgn, float***, float*, int*, float*);\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/fft.h', 'file_path': 'src/gpl/src/fft.h', 'file_name': 'fft.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n/*\\nFast Fourier/Cosine/Sine Transform\\n    dimension   :one\\n    data length :power of 2\\n    decimation  :frequency\\n    radix       :split-radix\\n    data        :inplace\\n    table       :use\\nfunctions\\n    cdft: Complex Discrete Fourier Transform\\n    rdft: Real Discrete Fourier Transform\\n    ddct: Discrete Cosine Transform\\n    ddst: Discrete Sine Transform\\n    dfct: Cosine Transform of RDFT (Real Symmetric DFT)\\n    dfst: Sine Transform of RDFT (Real Anti-symmetric DFT)\\nfunction prototypes\\n    void cdft(int, int, float   *, int *, float   *);\\n    void rdft(int, int, float   *, int *, float   *);\\n    void ddct(int, int, float   *, int *, float   *);\\n    void ddst(int, int, float   *, int *, float   *);\\n    void dfct(int, float   *, float   *, int *, float   *);\\n    void dfst(int, float   *, float   *, int *, float   *);\\nmacro definitions\\n    USE_CDFT_PTHREADS : default=not defined\\n        CDFT_THREADS_BEGIN_N  : must be >= 512, default=8192\\n        CDFT_4THREADS_BEGIN_N : must be >= 512, default=65536\\n    USE_CDFT_WINTHREADS : default=not defined\\n        CDFT_THREADS_BEGIN_N  : must be >= 512, default=32768\\n        CDFT_4THREADS_BEGIN_N : must be >= 512, default=524288', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='-------- Complex DFT (Discrete Fourier Transform) --------\\n    [definition]\\n        <case1>\\n            X[k] = sum_j=0^n-1 x[j]*exp(2*pi*i*j*k/n), 0<=k<n\\n        <case2>\\n            X[k] = sum_j=0^n-1 x[j]*exp(-2*pi*i*j*k/n), 0<=k<n\\n        (notes: sum_j=0^n-1 is a summation from j=0 to n-1)\\n    [usage]\\n        <case1>\\n            ip[0] = 0; // first time only\\n            cdft(2*n, 1, a, ip, w);\\n        <case2>\\n            ip[0] = 0; // first time only\\n            cdft(2*n, -1, a, ip, w);\\n    [parameters]\\n        2*n            :data length (int)\\n                        n >= 1, n = power of 2\\n        a[0...2*n-1]   :input/output data (float   *)\\n                        input data\\n                            a[2*j] = Re(x[j]),\\n                            a[2*j+1] = Im(x[j]), 0<=j<n\\n                        output data\\n                            a[2*k] = Re(X[k]),\\n                            a[2*k+1] = Im(X[k]), 0<=k<n\\n        ip[0...*]      :work area for bit reversal (int *)\\n                        length of ip >= 2+sqrt(n)\\n                        strictly,\\n                        length of ip >=\\n                            2+(1<<(int)(log(n+0.5)/log(2))/2).\\n                        ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...n/2-1]   :cos/sin table (float   *)\\n                        w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            cdft(2*n, -1, a, ip, w);\\n        is\\n            cdft(2*n, 1, a, ip, w);\\n            for (j = 0; j <= 2 * n - 1; j++) {\\n                a[j] *= 1.0 / n;\\n            }\\n        .\\n\\n\\n-------- Real DFT / Inverse of Real DFT --------\\n    [definition]\\n        <case1> RDFT\\n            R[k] = sum_j=0^n-1 a[j]*cos(2*pi*j*k/n), 0<=k<=n/2\\n            I[k] = sum_j=0^n-1 a[j]*sin(2*pi*j*k/n), 0<k<n/2\\n        <case2> IRDFT (excluding scale)\\n            a[k] = (R[0] + R[n/2]*cos(pi*k))/2 +\\n                   sum_j=1^n/2-1 R[j]*cos(2*pi*j*k/n) +\\n                   sum_j=1^n/2-1 I[j]*sin(2*pi*j*k/n), 0<=k<n\\n    [usage]\\n        <case1>\\n            ip[0] = 0; // first time only\\n            rdft(n, 1, a, ip, w);\\n        <case2>\\n            ip[0] = 0; // first time only\\n            rdft(n, -1, a, ip, w);\\n    [parameters]\\n        n              :data length (int)\\n                        n >= 2, n = power of 2\\n        a[0...n-1]     :input/output data (float   *)\\n                        <case1>\\n                            output data\\n                                a[2*k] = R[k], 0<=k<n/2\\n                                a[2*k+1] = I[k], 0<k<n/2\\n                                a[1] = R[n/2]\\n                        <case2>\\n                            input data\\n                                a[2*j] = R[j], 0<=j<n/2\\n                                a[2*j+1] = I[j], 0<j<n/2\\n                                a[1] = R[n/2]\\n        ip[0...*]      :work area for bit reversal (int *)\\n                        length of ip >= 2+sqrt(n/2)\\n                        strictly,\\n                        length of ip >=\\n                            2+(1<<(int)(log(n/2+0.5)/log(2))/2).\\n                        ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...n/2-1]   :cos/sin table (float   *)\\n                        w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            rdft(n, 1, a, ip, w);\\n        is\\n            rdft(n, -1, a, ip, w);\\n            for (j = 0; j <= n - 1; j++) {\\n                a[j] *= 2.0 / n;\\n            }\\n        .', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='-------- DCT (Discrete Cosine Transform) / Inverse of DCT --------\\n    [definition]\\n        <case1> IDCT (excluding scale)\\n            C[k] = sum_j=0^n-1 a[j]*cos(pi*j*(k+1/2)/n), 0<=k<n\\n        <case2> DCT\\n            C[k] = sum_j=0^n-1 a[j]*cos(pi*(j+1/2)*k/n), 0<=k<n\\n    [usage]\\n        <case1>\\n            ip[0] = 0; // first time only\\n            ddct(n, 1, a, ip, w);\\n        <case2>\\n            ip[0] = 0; // first time only\\n            ddct(n, -1, a, ip, w);\\n    [parameters]\\n        n              :data length (int)\\n                        n >= 2, n = power of 2\\n        a[0...n-1]     :input/output data (float   *)\\n                        output data\\n                            a[k] = C[k], 0<=k<n\\n        ip[0...*]      :work area for bit reversal (int *)\\n                        length of ip >= 2+sqrt(n/2)\\n                        strictly,\\n                        length of ip >=\\n                            2+(1<<(int)(log(n/2+0.5)/log(2))/2).\\n                        ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...n*5/4-1] :cos/sin table (float   *)\\n                        w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            ddct(n, -1, a, ip, w);\\n        is\\n            a[0] *= 0.5;\\n            ddct(n, 1, a, ip, w);\\n            for (j = 0; j <= n - 1; j++) {\\n                a[j] *= 2.0 / n;\\n            }\\n        .\\n\\n\\n-------- DST (Discrete Sine Transform) / Inverse of DST --------\\n    [definition]\\n        <case1> IDST (excluding scale)\\n            S[k] = sum_j=1^n A[j]*sin(pi*j*(k+1/2)/n), 0<=k<n\\n        <case2> DST\\n            S[k] = sum_j=0^n-1 a[j]*sin(pi*(j+1/2)*k/n), 0<k<=n\\n    [usage]\\n        <case1>\\n            ip[0] = 0; // first time only\\n            ddst(n, 1, a, ip, w);\\n        <case2>\\n            ip[0] = 0; // first time only\\n            ddst(n, -1, a, ip, w);\\n    [parameters]\\n        n              :data length (int)\\n                        n >= 2, n = power of 2\\n        a[0...n-1]     :input/output data (float   *)\\n                        <case1>\\n                            input data\\n                                a[j] = A[j], 0<j<n\\n                                a[0] = A[n]\\n                            output data\\n                                a[k] = S[k], 0<=k<n\\n                        <case2>\\n                            output data\\n                                a[k] = S[k], 0<k<n\\n                                a[0] = S[n]\\n        ip[0...*]      :work area for bit reversal (int *)\\n                        length of ip >= 2+sqrt(n/2)\\n                        strictly,\\n                        length of ip >=\\n                            2+(1<<(int)(log(n/2+0.5)/log(2))/2).\\n                        ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...n*5/4-1] :cos/sin table (float   *)\\n                        w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            ddst(n, -1, a, ip, w);\\n        is\\n            a[0] *= 0.5;\\n            ddst(n, 1, a, ip, w);\\n            for (j = 0; j <= n - 1; j++) {\\n                a[j] *= 2.0 / n;\\n            }\\n        .', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='-------- Cosine Transform of RDFT (Real Symmetric DFT) --------\\n    [definition]\\n        C[k] = sum_j=0^n a[j]*cos(pi*j*k/n), 0<=k<=n\\n    [usage]\\n        ip[0] = 0; // first time only\\n        dfct(n, a, t, ip, w);\\n    [parameters]\\n        n              :data length - 1 (int)\\n                        n >= 2, n = power of 2\\n        a[0...n]       :input/output data (float   *)\\n                        output data\\n                            a[k] = C[k], 0<=k<=n\\n        t[0...n/2]     :work area (float   *)\\n        ip[0...*]      :work area for bit reversal (int *)\\n                        length of ip >= 2+sqrt(n/4)\\n                        strictly,\\n                        length of ip >=\\n                            2+(1<<(int)(log(n/4+0.5)/log(2))/2).\\n                        ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...n*5/8-1] :cos/sin table (float   *)\\n                        w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            a[0] *= 0.5;\\n            a[n] *= 0.5;\\n            dfct(n, a, t, ip, w);\\n        is\\n            a[0] *= 0.5;\\n            a[n] *= 0.5;\\n            dfct(n, a, t, ip, w);\\n            for (j = 0; j <= n; j++) {\\n                a[j] *= 2.0 / n;\\n            }\\n        .\\n\\n\\n-------- Sine Transform of RDFT (Real Anti-symmetric DFT) --------\\n    [definition]\\n        S[k] = sum_j=1^n-1 a[j]*sin(pi*j*k/n), 0<k<n\\n    [usage]\\n        ip[0] = 0; // first time only\\n        dfst(n, a, t, ip, w);\\n    [parameters]\\n        n              :data length + 1 (int)\\n                        n >= 2, n = power of 2\\n        a[0...n-1]     :input/output data (float   *)\\n                        output data\\n                            a[k] = S[k], 0<k<n\\n                        (a[0] is used for work area)\\n        t[0...n/2-1]   :work area (float   *)\\n        ip[0...*]      :work area for bit reversal (int *)\\n                        length of ip >= 2+sqrt(n/4)\\n                        strictly,\\n                        length of ip >=\\n                            2+(1<<(int)(log(n/4+0.5)/log(2))/2).\\n                        ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...n*5/8-1] :cos/sin table (float   *)\\n                        w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            dfst(n, a, t, ip, w);\\n        is\\n            dfst(n, a, t, ip, w);\\n            for (j = 1; j <= n - 1; j++) {\\n                a[j] *= 2.0 / n;\\n            }\\n        .\\n\\n\\nAppendix :\\n    The cos/sin table is recalculated when the larger table required.\\n    w[] and ip[] are compatible with all routines.\\n*/\\n\\n#include <cmath>\\n#include <iostream>\\n\\nnamespace gpl {\\n\\nvoid cdft(int n, int isgn, float* a, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void cftfsub(int n, float* a, int* ip, int nw, float* w);\\n  void cftbsub(int n, float* a, int* ip, int nw, float* w);\\n  int nw;\\n\\n  nw = ip[0];\\n  if (n > (nw << 2)) {\\n    nw = n >> 2;\\n    makewt(nw, ip, w);\\n  }\\n  if (isgn >= 0) {\\n    cftfsub(n, a, ip, nw, w);\\n  } else {\\n    cftbsub(n, a, ip, nw, w);\\n  }\\n}\\n\\nvoid rdft(int n, int isgn, float* a, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void cftfsub(int n, float* a, int* ip, int nw, float* w);\\n  void cftbsub(int n, float* a, int* ip, int nw, float* w);\\n  void rftfsub(int n, float* a, int nc, float* c);\\n  void rftbsub(int n, float* a, int nc, float* c);\\n  int nw, nc;\\n  float xi;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='nw = ip[0];\\n  if (n > (nw << 2)) {\\n    nw = n >> 2;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n > (nc << 2)) {\\n    nc = n >> 2;\\n    makect(nc, ip, w + nw);\\n  }\\n  if (isgn >= 0) {\\n    if (n > 4) {\\n      cftfsub(n, a, ip, nw, w);\\n      rftfsub(n, a, nc, w + nw);\\n    } else if (n == 4) {\\n      cftfsub(n, a, ip, nw, w);\\n    }\\n    xi = a[0] - a[1];\\n    a[0] += a[1];\\n    a[1] = xi;\\n  } else {\\n    a[1] = 0.5 * (a[0] - a[1]);\\n    a[0] -= a[1];\\n    if (n > 4) {\\n      rftbsub(n, a, nc, w + nw);\\n      cftbsub(n, a, ip, nw, w);\\n    } else if (n == 4) {\\n      cftbsub(n, a, ip, nw, w);\\n    }\\n  }\\n}\\n\\nvoid ddct(int n, int isgn, float* a, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void cftfsub(int n, float* a, int* ip, int nw, float* w);\\n  void cftbsub(int n, float* a, int* ip, int nw, float* w);\\n  void rftfsub(int n, float* a, int nc, float* c);\\n  void rftbsub(int n, float* a, int nc, float* c);\\n  void dctsub(int n, float* a, int nc, float* c);\\n  int j, nw, nc;\\n  float xr;\\n\\n  nw = ip[0];\\n  if (n > (nw << 2)) {\\n    nw = n >> 2;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n > nc) {\\n    nc = n;\\n    makect(nc, ip, w + nw);\\n  }\\n  if (isgn < 0) {\\n    xr = a[n - 1];\\n\\n    for (j = n - 2; j >= 2; j -= 2) {\\n      a[j + 1] = a[j] - a[j - 1];\\n      a[j] += a[j - 1];\\n    }\\n    a[1] = a[0] - xr;\\n    a[0] += xr;\\n    if (n > 4) {\\n      rftbsub(n, a, nc, w + nw);\\n      cftbsub(n, a, ip, nw, w);\\n    } else if (n == 4) {\\n      cftbsub(n, a, ip, nw, w);\\n    }\\n  }\\n  dctsub(n, a, nc, w + nw);\\n  if (isgn >= 0) {\\n    if (n > 4) {\\n      cftfsub(n, a, ip, nw, w);\\n      rftfsub(n, a, nc, w + nw);\\n    } else if (n == 4) {\\n      cftfsub(n, a, ip, nw, w);\\n    }\\n    xr = a[0] - a[1];\\n    a[0] += a[1];\\n    for (j = 2; j < n; j += 2) {\\n      a[j - 1] = a[j] - a[j + 1];\\n      a[j] += a[j + 1];\\n    }\\n    a[n - 1] = xr;\\n  }\\n}\\n\\nvoid ddst(int n, int isgn, float* a, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void cftfsub(int n, float* a, int* ip, int nw, float* w);\\n  void cftbsub(int n, float* a, int* ip, int nw, float* w);\\n  void rftfsub(int n, float* a, int nc, float* c);\\n  void rftbsub(int n, float* a, int nc, float* c);\\n  void dstsub(int n, float* a, int nc, float* c);\\n  int j, nw, nc;\\n  float xr;\\n\\n  nw = ip[0];\\n  if (n > (nw << 2)) {\\n    nw = n >> 2;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n > nc) {\\n    nc = n;\\n    makect(nc, ip, w + nw);\\n  }\\n  if (isgn < 0) {\\n    xr = a[n - 1];\\n    for (j = n - 2; j >= 2; j -= 2) {\\n      a[j + 1] = -a[j] - a[j - 1];\\n      a[j] -= a[j - 1];\\n    }\\n    a[1] = a[0] + xr;\\n    a[0] -= xr;\\n    if (n > 4) {\\n      rftbsub(n, a, nc, w + nw);\\n      cftbsub(n, a, ip, nw, w);\\n    } else if (n == 4) {\\n      cftbsub(n, a, ip, nw, w);\\n    }\\n  }\\n  dstsub(n, a, nc, w + nw);\\n  if (isgn >= 0) {\\n    if (n > 4) {\\n      cftfsub(n, a, ip, nw, w);\\n      rftfsub(n, a, nc, w + nw);\\n    } else if (n == 4) {\\n      cftfsub(n, a, ip, nw, w);\\n    }\\n    xr = a[0] - a[1];\\n    a[0] += a[1];\\n    for (j = 2; j < n; j += 2) {\\n      a[j - 1] = -a[j] - a[j + 1];\\n      a[j] -= a[j + 1];\\n    }\\n    a[n - 1] = -xr;\\n  }\\n}\\n\\nvoid dfct(int n, float* a, float* t, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void cftfsub(int n, float* a, int* ip, int nw, float* w);\\n  void rftfsub(int n, float* a, int nc, float* c);\\n  void dctsub(int n, float* a, int nc, float* c);\\n  int j, k, l, m, mh, nw, nc;\\n  float xr, xi, yr, yi;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='nw = ip[0];\\n  if (n > (nw << 3)) {\\n    nw = n >> 3;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n > (nc << 1)) {\\n    nc = n >> 1;\\n    makect(nc, ip, w + nw);\\n  }\\n  m = n >> 1;\\n  yi = a[m];\\n  xi = a[0] + a[n];\\n  a[0] -= a[n];\\n  t[0] = xi - yi;\\n  t[m] = xi + yi;\\n  if (n > 2) {\\n    mh = m >> 1;\\n    for (j = 1; j < mh; j++) {\\n      k = m - j;\\n      xr = a[j] - a[n - j];\\n      xi = a[j] + a[n - j];\\n      yr = a[k] - a[n - k];\\n      yi = a[k] + a[n - k];\\n      a[j] = xr;\\n      a[k] = yr;\\n      t[j] = xi - yi;\\n      t[k] = xi + yi;\\n    }\\n    t[mh] = a[mh] + a[n - mh];\\n    a[mh] -= a[n - mh];\\n    dctsub(m, a, nc, w + nw);\\n    if (m > 4) {\\n      cftfsub(m, a, ip, nw, w);\\n      rftfsub(m, a, nc, w + nw);\\n    } else if (m == 4) {\\n      cftfsub(m, a, ip, nw, w);\\n    }\\n    a[n - 1] = a[0] - a[1];\\n    a[1] = a[0] + a[1];\\n    for (j = m - 2; j >= 2; j -= 2) {\\n      a[2 * j + 1] = a[j] + a[j + 1];\\n      a[2 * j - 1] = a[j] - a[j + 1];\\n    }\\n    l = 2;\\n    m = mh;\\n    while (m >= 2) {\\n      dctsub(m, t, nc, w + nw);\\n      if (m > 4) {\\n        cftfsub(m, t, ip, nw, w);\\n        rftfsub(m, t, nc, w + nw);\\n      } else if (m == 4) {\\n        cftfsub(m, t, ip, nw, w);\\n      }\\n      a[n - l] = t[0] - t[1];\\n      a[l] = t[0] + t[1];\\n      k = 0;\\n      for (j = 2; j < m; j += 2) {\\n        k += l << 2;\\n        a[k - l] = t[j] - t[j + 1];\\n        a[k + l] = t[j] + t[j + 1];\\n      }\\n      l <<= 1;\\n      mh = m >> 1;\\n      for (j = 0; j < mh; j++) {\\n        k = m - j;\\n        t[j] = t[m + k] - t[m + j];\\n        t[k] = t[m + k] + t[m + j];\\n      }\\n      t[mh] = t[m + mh];\\n      m = mh;\\n    }\\n    a[l] = t[0];\\n    a[n] = t[2] - t[1];\\n    a[0] = t[2] + t[1];\\n  } else {\\n    a[1] = a[0];\\n    a[2] = t[0];\\n    a[0] = t[1];\\n  }\\n}\\n\\nvoid dfst(int n, float* a, float* t, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void cftfsub(int n, float* a, int* ip, int nw, float* w);\\n  void rftfsub(int n, float* a, int nc, float* c);\\n  void dstsub(int n, float* a, int nc, float* c);\\n  int j, k, l, m, mh, nw, nc;\\n  float xr, xi, yr, yi;\\n\\n  nw = ip[0];\\n  if (n > (nw << 3)) {\\n    nw = n >> 3;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n > (nc << 1)) {\\n    nc = n >> 1;\\n    makect(nc, ip, w + nw);\\n  }\\n  if (n > 2) {\\n    m = n >> 1;\\n    mh = m >> 1;\\n    for (j = 1; j < mh; j++) {\\n      k = m - j;\\n      xr = a[j] + a[n - j];\\n      xi = a[j] - a[n - j];\\n      yr = a[k] + a[n - k];\\n      yi = a[k] - a[n - k];\\n      a[j] = xr;\\n      a[k] = yr;\\n      t[j] = xi + yi;\\n      t[k] = xi - yi;\\n    }\\n    t[0] = a[mh] - a[n - mh];\\n    a[mh] += a[n - mh];\\n    a[0] = a[m];\\n    dstsub(m, a, nc, w + nw);\\n    if (m > 4) {\\n      cftfsub(m, a, ip, nw, w);\\n      rftfsub(m, a, nc, w + nw);\\n    } else if (m == 4) {\\n      cftfsub(m, a, ip, nw, w);\\n    }\\n    a[n - 1] = a[1] - a[0];\\n    a[1] = a[0] + a[1];\\n    for (j = m - 2; j >= 2; j -= 2) {\\n      a[2 * j + 1] = a[j] - a[j + 1];\\n      a[2 * j - 1] = -a[j] - a[j + 1];\\n    }\\n    l = 2;\\n    m = mh;\\n    while (m >= 2) {\\n      dstsub(m, t, nc, w + nw);\\n      if (m > 4) {\\n        cftfsub(m, t, ip, nw, w);\\n        rftfsub(m, t, nc, w + nw);\\n      } else if (m == 4) {\\n        cftfsub(m, t, ip, nw, w);\\n      }\\n      a[n - l] = t[1] - t[0];\\n      a[l] = t[0] + t[1];\\n      k = 0;\\n      for (j = 2; j < m; j += 2) {\\n        k += l << 2;\\n        a[k - l] = -t[j] - t[j + 1];\\n        a[k + l] = t[j] - t[j + 1];\\n      }\\n      l <<= 1;\\n      mh = m >> 1;\\n      for (j = 1; j < mh; j++) {\\n        k = m - j;\\n        t[j] = t[m + k] + t[m + j];\\n        t[k] = t[m + k] - t[m + j];\\n      }\\n      t[0] = t[m + mh];\\n      m = mh;\\n    }\\n    a[l] = t[0];\\n  }\\n  a[0] = 0;\\n}\\n\\n/* -------- initializing routines -------- */\\n\\nvoid makewt(int nw, int* ip, float* w)\\n{\\n  void makeipt(int nw, int* ip);\\n  int j, nwh, nw0, nw1;\\n  float delta, wn4r, wk1r, wk1i, wk3r, wk3i;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/* -------- initializing routines -------- */\\n\\nvoid makewt(int nw, int* ip, float* w)\\n{\\n  void makeipt(int nw, int* ip);\\n  int j, nwh, nw0, nw1;\\n  float delta, wn4r, wk1r, wk1i, wk3r, wk3i;\\n\\n  ip[0] = nw;\\n  ip[1] = 1;\\n  if (nw > 2) {\\n    nwh = nw >> 1;\\n    delta = atan(1.0) / nwh;\\n    wn4r = cos(delta * nwh);\\n    w[0] = 1;\\n    w[1] = wn4r;\\n    if (nwh == 4) {\\n      w[2] = cos(delta * 2);\\n      w[3] = sin(delta * 2);\\n    } else if (nwh > 4) {\\n      makeipt(nw, ip);\\n      w[2] = 0.5 / cos(delta * 2);\\n      w[3] = 0.5 / cos(delta * 6);\\n      for (j = 4; j < nwh; j += 4) {\\n        w[j] = cos(delta * j);\\n        w[j + 1] = sin(delta * j);\\n        w[j + 2] = cos(3 * delta * j);\\n        w[j + 3] = -sin(3 * delta * j);\\n      }\\n    }\\n    nw0 = 0;\\n    while (nwh > 2) {\\n      nw1 = nw0 + nwh;\\n      nwh >>= 1;\\n      w[nw1] = 1;\\n      w[nw1 + 1] = wn4r;\\n      if (nwh == 4) {\\n        wk1r = w[nw0 + 4];\\n        wk1i = w[nw0 + 5];\\n        w[nw1 + 2] = wk1r;\\n        w[nw1 + 3] = wk1i;\\n      } else if (nwh > 4) {\\n        wk1r = w[nw0 + 4];\\n        wk3r = w[nw0 + 6];\\n        w[nw1 + 2] = 0.5 / wk1r;\\n        w[nw1 + 3] = 0.5 / wk3r;\\n        for (j = 4; j < nwh; j += 4) {\\n          wk1r = w[nw0 + 2 * j];\\n          wk1i = w[nw0 + 2 * j + 1];\\n          wk3r = w[nw0 + 2 * j + 2];\\n          wk3i = w[nw0 + 2 * j + 3];\\n          w[nw1 + j] = wk1r;\\n          w[nw1 + j + 1] = wk1i;\\n          w[nw1 + j + 2] = wk3r;\\n          w[nw1 + j + 3] = wk3i;\\n        }\\n      }\\n      nw0 = nw1;\\n    }\\n  }\\n}\\n\\nvoid makeipt(int nw, int* ip)\\n{\\n  int j, l, m, m2, p, q;\\n\\n  ip[2] = 0;\\n  ip[3] = 16;\\n  m = 2;\\n  for (l = nw; l > 32; l >>= 2) {\\n    m2 = m << 1;\\n    q = m2 << 3;\\n    for (j = m; j < m2; j++) {\\n      p = ip[j] << 2;\\n      ip[m + j] = p;\\n      ip[m2 + j] = p + q;\\n    }\\n    m = m2;\\n  }\\n}\\n\\nvoid makect(int nc, int* ip, float* c)\\n{\\n  int j, nch;\\n  float delta;\\n\\n  ip[1] = nc;\\n  if (nc > 1) {\\n    nch = nc >> 1;\\n    delta = atan(1.0) / nch;\\n    c[0] = cos(delta * nch);\\n    c[nch] = 0.5 * c[0];\\n    for (j = 1; j < nch; j++) {\\n      c[j] = 0.5 * cos(delta * j);\\n      c[nc - j] = 0.5 * sin(delta * j);\\n    }\\n  }\\n}\\n\\n/* -------- child routines -------- */\\n\\n#ifdef USE_CDFT_PTHREADS\\n#define USE_CDFT_THREADS\\n#ifndef CDFT_THREADS_BEGIN_N\\n#define CDFT_THREADS_BEGIN_N 8192\\n#endif\\n#ifndef CDFT_4THREADS_BEGIN_N\\n#define CDFT_4THREADS_BEGIN_N 65536\\n#endif\\n#include <pthread.h>\\n#include <stdio.h>\\n#include <stdlib.h>\\n#define cdft_thread_t pthread_t\\n#define cdft_thread_create(thp, func, argp)                   \\\\\\n  {                                                           \\\\\\n    if (pthread_create(thp, NULL, func, (void*) argp) != 0) { \\\\\\n      fprintf(stderr, \"cdft thread error\\\\n\");                 \\\\\\n      exit(1);                                                \\\\\\n    }                                                         \\\\\\n  }\\n#define cdft_thread_wait(th)                  \\\\\\n  {                                           \\\\\\n    if (pthread_join(th, NULL) != 0) {        \\\\\\n      fprintf(stderr, \"cdft thread error\\\\n\"); \\\\\\n      exit(1);                                \\\\\\n    }                                         \\\\\\n  }\\n#endif /* USE_CDFT_PTHREADS */', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='#ifdef USE_CDFT_WINTHREADS\\n#define USE_CDFT_THREADS\\n#ifndef CDFT_THREADS_BEGIN_N\\n#define CDFT_THREADS_BEGIN_N 32768\\n#endif\\n#ifndef CDFT_4THREADS_BEGIN_N\\n#define CDFT_4THREADS_BEGIN_N 524288\\n#endif\\n#include <stdio.h>\\n#include <stdlib.h>\\n#include <windows.h>\\n#define cdft_thread_t HANDLE\\n#define cdft_thread_create(thp, func, argp)                               \\\\\\n  {                                                                       \\\\\\n    DWORD thid;                                                           \\\\\\n    *(thp) = CreateThread(                                                \\\\\\n        NULL, 0, (LPTHREAD_START_ROUTINE) func, (LPVOID) argp, 0, &thid); \\\\\\n    if (*(thp) == 0) {                                                    \\\\\\n      fprintf(stderr, \"cdft thread error\\\\n\");                             \\\\\\n      exit(1);                                                            \\\\\\n    }                                                                     \\\\\\n  }\\n#define cdft_thread_wait(th)           \\\\\\n  {                                    \\\\\\n    WaitForSingleObject(th, INFINITE); \\\\\\n    CloseHandle(th);                   \\\\\\n  }\\n#endif /* USE_CDFT_WINTHREADS */\\n\\nvoid cftfsub(int n, float* a, int* ip, int nw, float* w)\\n{\\n  void bitrv2(int n, int* ip, float* a);\\n  void bitrv216(float* a);\\n  void bitrv208(float* a);\\n  void cftf1st(int n, float* a, float* w);\\n  void cftrec4(int n, float* a, int nw, float* w);\\n  void cftleaf(int n, int isplt, float* a, int nw, float* w);\\n  void cftfx41(int n, float* a, int nw, float* w);\\n  void cftf161(float* a, float* w);\\n  void cftf081(float* a, float* w);\\n  void cftf040(float* a);\\n  void cftx020(float* a);\\n#ifdef USE_CDFT_THREADS\\n  void cftrec4_th(int n, float* a, int nw, float* w);\\n#endif /* USE_CDFT_THREADS */\\n\\n  if (n > 8) {\\n    if (n > 32) {\\n      cftf1st(n, a, &w[nw - (n >> 2)]);\\n#ifdef USE_CDFT_THREADS\\n      if (n > CDFT_THREADS_BEGIN_N) {\\n        cftrec4_th(n, a, nw, w);\\n      } else\\n#endif /* USE_CDFT_THREADS */\\n        if (n > 512) {\\n          cftrec4(n, a, nw, w);\\n        } else if (n > 128) {\\n          cftleaf(n, 1, a, nw, w);\\n        } else {\\n          cftfx41(n, a, nw, w);\\n        }\\n      bitrv2(n, ip, a);\\n    } else if (n == 32) {\\n      cftf161(a, &w[nw - 8]);\\n      bitrv216(a);\\n    } else {\\n      cftf081(a, w);\\n      bitrv208(a);\\n    }\\n  } else if (n == 8) {\\n    cftf040(a);\\n  } else if (n == 4) {\\n    cftx020(a);\\n  }\\n}\\n\\nvoid cftbsub(int n, float* a, int* ip, int nw, float* w)\\n{\\n  void bitrv2conj(int n, int* ip, float* a);\\n  void bitrv216neg(float* a);\\n  void bitrv208neg(float* a);\\n  void cftb1st(int n, float* a, float* w);\\n  void cftrec4(int n, float* a, int nw, float* w);\\n  void cftleaf(int n, int isplt, float* a, int nw, float* w);\\n  void cftfx41(int n, float* a, int nw, float* w);\\n  void cftf161(float* a, float* w);\\n  void cftf081(float* a, float* w);\\n  void cftb040(float* a);\\n  void cftx020(float* a);\\n#ifdef USE_CDFT_THREADS\\n  void cftrec4_th(int n, float* a, int nw, float* w);\\n#endif /* USE_CDFT_THREADS */\\n\\n  if (n > 8) {\\n    if (n > 32) {\\n      cftb1st(n, a, &w[nw - (n >> 2)]);\\n#ifdef USE_CDFT_THREADS\\n      if (n > CDFT_THREADS_BEGIN_N) {\\n        cftrec4_th(n, a, nw, w);\\n      } else\\n#endif /* USE_CDFT_THREADS */\\n        if (n > 512) {\\n          cftrec4(n, a, nw, w);\\n        } else if (n > 128) {\\n          cftleaf(n, 1, a, nw, w);\\n        } else {\\n          cftfx41(n, a, nw, w);\\n        }\\n      bitrv2conj(n, ip, a);\\n    } else if (n == 32) {\\n      cftf161(a, &w[nw - 8]);\\n      bitrv216neg(a);\\n    } else {\\n      cftf081(a, w);\\n      bitrv208neg(a);\\n    }\\n  } else if (n == 8) {\\n    cftb040(a);\\n  } else if (n == 4) {\\n    cftx020(a);\\n  }\\n}\\n\\nvoid bitrv2(int n, int* ip, float* a)\\n{\\n  int j, j1, k, k1, l, m, nh, nm;\\n  float xr, xi, yr, yi;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='m = 1;\\n  for (l = n >> 2; l > 8; l >>= 2) {\\n    m <<= 1;\\n  }\\n  nh = n >> 1;\\n  nm = 4 * m;\\n  if (l == 8) {\\n    for (k = 0; k < m; k++) {\\n      for (j = 0; j < k; j++) {\\n        j1 = 4 * j + 2 * ip[m + k];\\n        k1 = 4 * k + 2 * ip[m + j];\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += 2 * nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 -= nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += 2 * nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nh;\\n        k1 += 2;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= 2 * nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 += nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= 2 * nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += 2;\\n        k1 += nh;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += 2 * nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 -= nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += 2 * nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nh;\\n        k1 -= 2;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= 2 * nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 += nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= 2 * nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n      }\\n      k1 = 4 * k + 2 * ip[m + k];\\n      j1 = k1 + 2;\\n      k1 += nh;\\n      xr = a[j1];\\n      xi = a[j1 + 1];\\n      yr = a[k1];\\n      yi = a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 += nm;\\n      k1 += 2 * nm;\\n      xr = a[j1];\\n      xi = a[j1 + 1];\\n      yr = a[k1];\\n      yi = a[k1 + 1];\\n      a[j1] = yr;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 += nm;\\n      k1 += 2 * nm;\\n      xr = a[j1];\\n      xi = a[j1 + 1];\\n      yr = a[k1];\\n      yi = a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 += nm;\\n      k1 -= nm;\\n      xr = a[j1];\\n      xi = a[j1 + 1];\\n      yr = a[k1];\\n      yi = a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 -= 2;\\n      k1 -= nh;\\n      xr = a[j1];\\n      xi = a[j1 + 1];\\n      yr = a[k1];\\n      yi = a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 += nh + 2;\\n      k1 += nh + 2;\\n      xr = a[j1];\\n      xi = a[j1 + 1];\\n      yr = a[k1];\\n      yi = a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 -= nh - nm;\\n      k1 += 2 * nm - 2;\\n      xr = a[j1];\\n      xi = a[j1 + 1];\\n      yr = a[k1];\\n      yi = a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n    }\\n  } else {\\n    for (k = 0; k < m; k++) {\\n      for (j = 0; j < k; j++) {\\n        j1 = 4 * j + ip[m + k];\\n        k1 = 4 * k + ip[m + j];\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nh;\\n        k1 += 2;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += 2;\\n        k1 += nh;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nh;\\n        k1 -= 2;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= nm;\\n        xr = a[j1];\\n        xi = a[j1 + 1];\\n        yr = a[k1];\\n        yi = a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n      }\\n      k1 = 4 * k + ip[m + k];\\n      j1 = k1 + 2;\\n      k1 += nh;\\n      xr = a[j1];\\n      xi = a[j1 + 1];\\n      yr = a[k1];\\n      yi = a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 += nm;\\n      k1 += nm;\\n      xr = a[j1];\\n      xi = a[j1 + 1];\\n      yr = a[k1];\\n      yi = a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n    }\\n  }\\n}', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void bitrv2conj(int n, int* ip, float* a)\\n{\\n  int j, j1, k, k1, l, m, nh, nm;\\n  float xr, xi, yr, yi;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='m = 1;\\n  for (l = n >> 2; l > 8; l >>= 2) {\\n    m <<= 1;\\n  }\\n  nh = n >> 1;\\n  nm = 4 * m;\\n  if (l == 8) {\\n    for (k = 0; k < m; k++) {\\n      for (j = 0; j < k; j++) {\\n        j1 = 4 * j + 2 * ip[m + k];\\n        k1 = 4 * k + 2 * ip[m + j];\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += 2 * nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 -= nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += 2 * nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nh;\\n        k1 += 2;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= 2 * nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 += nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= 2 * nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += 2;\\n        k1 += nh;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += 2 * nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 -= nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += 2 * nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nh;\\n        k1 -= 2;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= 2 * nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 += nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= 2 * nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n      }\\n      k1 = 4 * k + 2 * ip[m + k];\\n      j1 = k1 + 2;\\n      k1 += nh;\\n      a[j1 - 1] = -a[j1 - 1];\\n      xr = a[j1];\\n      xi = -a[j1 + 1];\\n      yr = a[k1];\\n      yi = -a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      a[k1 + 3] = -a[k1 + 3];\\n      j1 += nm;\\n      k1 += 2 * nm;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='yr = a[k1];\\n      yi = -a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      a[k1 + 3] = -a[k1 + 3];\\n      j1 += nm;\\n      k1 += 2 * nm;\\n      xr = a[j1];\\n      xi = -a[j1 + 1];\\n      yr = a[k1];\\n      yi = -a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 += nm;\\n      k1 -= nm;\\n      xr = a[j1];\\n      xi = -a[j1 + 1];\\n      yr = a[k1];\\n      yi = -a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 -= 2;\\n      k1 -= nh;\\n      xr = a[j1];\\n      xi = -a[j1 + 1];\\n      yr = a[k1];\\n      yi = -a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 += nh + 2;\\n      k1 += nh + 2;\\n      xr = a[j1];\\n      xi = -a[j1 + 1];\\n      yr = a[k1];\\n      yi = -a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      j1 -= nh - nm;\\n      k1 += 2 * nm - 2;\\n      a[j1 - 1] = -a[j1 - 1];\\n      xr = a[j1];\\n      xi = -a[j1 + 1];\\n      yr = a[k1];\\n      yi = -a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      a[k1 + 3] = -a[k1 + 3];\\n    }\\n  } else {\\n    for (k = 0; k < m; k++) {\\n      for (j = 0; j < k; j++) {\\n        j1 = 4 * j + ip[m + k];\\n        k1 = 4 * k + ip[m + j];\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nh;\\n        k1 += 2;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += 2;\\n        k1 += nh;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 += nm;\\n        k1 += nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nh;\\n        k1 -= 2;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n        j1 -= nm;\\n        k1 -= nm;\\n        xr = a[j1];\\n        xi = -a[j1 + 1];\\n        yr = a[k1];\\n        yi = -a[k1 + 1];\\n        a[j1] = yr;\\n        a[j1 + 1] = yi;\\n        a[k1] = xr;\\n        a[k1 + 1] = xi;\\n      }\\n      k1 = 4 * k + ip[m + k];\\n      j1 = k1 + 2;\\n      k1 += nh;\\n      a[j1 - 1] = -a[j1 - 1];\\n      xr = a[j1];\\n      xi = -a[j1 + 1];\\n      yr = a[k1];\\n      yi = -a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      a[k1 + 3] = -a[k1 + 3];\\n      j1 += nm;\\n      k1 += nm;\\n      a[j1 - 1] = -a[j1 - 1];\\n      xr = a[j1];\\n      xi = -a[j1 + 1];\\n      yr = a[k1];\\n      yi = -a[k1 + 1];\\n      a[j1] = yr;\\n      a[j1 + 1] = yi;\\n      a[k1] = xr;\\n      a[k1 + 1] = xi;\\n      a[k1 + 3] = -a[k1 + 3];\\n    }\\n  }\\n}', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void bitrv216(float* a)\\n{\\n  float x1r, x1i, x2r, x2i, x3r, x3i, x4r, x4i, x5r, x5i, x7r, x7i, x8r, x8i,\\n      x10r, x10i, x11r, x11i, x12r, x12i, x13r, x13i, x14r, x14i;\\n\\n  x1r = a[2];\\n  x1i = a[3];\\n  x2r = a[4];\\n  x2i = a[5];\\n  x3r = a[6];\\n  x3i = a[7];\\n  x4r = a[8];\\n  x4i = a[9];\\n  x5r = a[10];\\n  x5i = a[11];\\n  x7r = a[14];\\n  x7i = a[15];\\n  x8r = a[16];\\n  x8i = a[17];\\n  x10r = a[20];\\n  x10i = a[21];\\n  x11r = a[22];\\n  x11i = a[23];\\n  x12r = a[24];\\n  x12i = a[25];\\n  x13r = a[26];\\n  x13i = a[27];\\n  x14r = a[28];\\n  x14i = a[29];\\n  a[2] = x8r;\\n  a[3] = x8i;\\n  a[4] = x4r;\\n  a[5] = x4i;\\n  a[6] = x12r;\\n  a[7] = x12i;\\n  a[8] = x2r;\\n  a[9] = x2i;\\n  a[10] = x10r;\\n  a[11] = x10i;\\n  a[14] = x14r;\\n  a[15] = x14i;\\n  a[16] = x1r;\\n  a[17] = x1i;\\n  a[20] = x5r;\\n  a[21] = x5i;\\n  a[22] = x13r;\\n  a[23] = x13i;\\n  a[24] = x3r;\\n  a[25] = x3i;\\n  a[26] = x11r;\\n  a[27] = x11i;\\n  a[28] = x7r;\\n  a[29] = x7i;\\n}\\n\\nvoid bitrv216neg(float* a)\\n{\\n  float x1r, x1i, x2r, x2i, x3r, x3i, x4r, x4i, x5r, x5i, x6r, x6i, x7r, x7i,\\n      x8r, x8i, x9r, x9i, x10r, x10i, x11r, x11i, x12r, x12i, x13r, x13i, x14r,\\n      x14i, x15r, x15i;\\n\\n  x1r = a[2];\\n  x1i = a[3];\\n  x2r = a[4];\\n  x2i = a[5];\\n  x3r = a[6];\\n  x3i = a[7];\\n  x4r = a[8];\\n  x4i = a[9];\\n  x5r = a[10];\\n  x5i = a[11];\\n  x6r = a[12];\\n  x6i = a[13];\\n  x7r = a[14];\\n  x7i = a[15];\\n  x8r = a[16];\\n  x8i = a[17];\\n  x9r = a[18];\\n  x9i = a[19];\\n  x10r = a[20];\\n  x10i = a[21];\\n  x11r = a[22];\\n  x11i = a[23];\\n  x12r = a[24];\\n  x12i = a[25];\\n  x13r = a[26];\\n  x13i = a[27];\\n  x14r = a[28];\\n  x14i = a[29];\\n  x15r = a[30];\\n  x15i = a[31];\\n  a[2] = x15r;\\n  a[3] = x15i;\\n  a[4] = x7r;\\n  a[5] = x7i;\\n  a[6] = x11r;\\n  a[7] = x11i;\\n  a[8] = x3r;\\n  a[9] = x3i;\\n  a[10] = x13r;\\n  a[11] = x13i;\\n  a[12] = x5r;\\n  a[13] = x5i;\\n  a[14] = x9r;\\n  a[15] = x9i;\\n  a[16] = x1r;\\n  a[17] = x1i;\\n  a[18] = x14r;\\n  a[19] = x14i;\\n  a[20] = x6r;\\n  a[21] = x6i;\\n  a[22] = x10r;\\n  a[23] = x10i;\\n  a[24] = x2r;\\n  a[25] = x2i;\\n  a[26] = x12r;\\n  a[27] = x12i;\\n  a[28] = x4r;\\n  a[29] = x4i;\\n  a[30] = x8r;\\n  a[31] = x8i;\\n}\\n\\nvoid bitrv208(float* a)\\n{\\n  float x1r, x1i, x3r, x3i, x4r, x4i, x6r, x6i;\\n\\n  x1r = a[2];\\n  x1i = a[3];\\n  x3r = a[6];\\n  x3i = a[7];\\n  x4r = a[8];\\n  x4i = a[9];\\n  x6r = a[12];\\n  x6i = a[13];\\n  a[2] = x4r;\\n  a[3] = x4i;\\n  a[6] = x6r;\\n  a[7] = x6i;\\n  a[8] = x1r;\\n  a[9] = x1i;\\n  a[12] = x3r;\\n  a[13] = x3i;\\n}\\n\\nvoid bitrv208neg(float* a)\\n{\\n  float x1r, x1i, x2r, x2i, x3r, x3i, x4r, x4i, x5r, x5i, x6r, x6i, x7r, x7i;\\n\\n  x1r = a[2];\\n  x1i = a[3];\\n  x2r = a[4];\\n  x2i = a[5];\\n  x3r = a[6];\\n  x3i = a[7];\\n  x4r = a[8];\\n  x4i = a[9];\\n  x5r = a[10];\\n  x5i = a[11];\\n  x6r = a[12];\\n  x6i = a[13];\\n  x7r = a[14];\\n  x7i = a[15];\\n  a[2] = x7r;\\n  a[3] = x7i;\\n  a[4] = x3r;\\n  a[5] = x3i;\\n  a[6] = x5r;\\n  a[7] = x5i;\\n  a[8] = x1r;\\n  a[9] = x1i;\\n  a[10] = x6r;\\n  a[11] = x6i;\\n  a[12] = x2r;\\n  a[13] = x2i;\\n  a[14] = x4r;\\n  a[15] = x4i;\\n}\\n\\nvoid cftf1st(int n, float* a, float* w)\\n{\\n  int j, j0, j1, j2, j3, k, m, mh;\\n  float wn4r, csc1, csc3, wk1r, wk1i, wk3r, wk3i, wd1r, wd1i, wd3r, wd3i;\\n  float x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i, y0r, y0i, y1r, y1i, y2r, y2i,\\n      y3r, y3i;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='mh = n >> 3;\\n  m = 2 * mh;\\n  j1 = m;\\n  j2 = j1 + m;\\n  j3 = j2 + m;\\n  x0r = a[0] + a[j2];\\n  x0i = a[1] + a[j2 + 1];\\n  x1r = a[0] - a[j2];\\n  x1i = a[1] - a[j2 + 1];\\n  x2r = a[j1] + a[j3];\\n  x2i = a[j1 + 1] + a[j3 + 1];\\n  x3r = a[j1] - a[j3];\\n  x3i = a[j1 + 1] - a[j3 + 1];\\n  a[0] = x0r + x2r;\\n  a[1] = x0i + x2i;\\n  a[j1] = x0r - x2r;\\n  a[j1 + 1] = x0i - x2i;\\n  a[j2] = x1r - x3i;\\n  a[j2 + 1] = x1i + x3r;\\n  a[j3] = x1r + x3i;\\n  a[j3 + 1] = x1i - x3r;\\n  wn4r = w[1];\\n  csc1 = w[2];\\n  csc3 = w[3];\\n  wd1r = 1;\\n  wd1i = 0;\\n  wd3r = 1;\\n  wd3i = 0;\\n  k = 0;\\n  for (j = 2; j < mh - 2; j += 4) {\\n    k += 4;\\n    wk1r = csc1 * (wd1r + w[k]);\\n    wk1i = csc1 * (wd1i + w[k + 1]);\\n    wk3r = csc3 * (wd3r + w[k + 2]);\\n    wk3i = csc3 * (wd3i + w[k + 3]);\\n    wd1r = w[k];\\n    wd1i = w[k + 1];\\n    wd3r = w[k + 2];\\n    wd3i = w[k + 3];\\n    j1 = j + m;\\n    j2 = j1 + m;\\n    j3 = j2 + m;\\n    x0r = a[j] + a[j2];\\n    x0i = a[j + 1] + a[j2 + 1];\\n    x1r = a[j] - a[j2];\\n    x1i = a[j + 1] - a[j2 + 1];\\n    y0r = a[j + 2] + a[j2 + 2];\\n    y0i = a[j + 3] + a[j2 + 3];\\n    y1r = a[j + 2] - a[j2 + 2];\\n    y1i = a[j + 3] - a[j2 + 3];\\n    x2r = a[j1] + a[j3];\\n    x2i = a[j1 + 1] + a[j3 + 1];\\n    x3r = a[j1] - a[j3];\\n    x3i = a[j1 + 1] - a[j3 + 1];\\n    y2r = a[j1 + 2] + a[j3 + 2];\\n    y2i = a[j1 + 3] + a[j3 + 3];\\n    y3r = a[j1 + 2] - a[j3 + 2];\\n    y3i = a[j1 + 3] - a[j3 + 3];\\n    a[j] = x0r + x2r;\\n    a[j + 1] = x0i + x2i;\\n    a[j + 2] = y0r + y2r;\\n    a[j + 3] = y0i + y2i;\\n    a[j1] = x0r - x2r;\\n    a[j1 + 1] = x0i - x2i;\\n    a[j1 + 2] = y0r - y2r;\\n    a[j1 + 3] = y0i - y2i;\\n    x0r = x1r - x3i;\\n    x0i = x1i + x3r;\\n    a[j2] = wk1r * x0r - wk1i * x0i;\\n    a[j2 + 1] = wk1r * x0i + wk1i * x0r;\\n    x0r = y1r - y3i;\\n    x0i = y1i + y3r;\\n    a[j2 + 2] = wd1r * x0r - wd1i * x0i;\\n    a[j2 + 3] = wd1r * x0i + wd1i * x0r;\\n    x0r = x1r + x3i;\\n    x0i = x1i - x3r;\\n    a[j3] = wk3r * x0r + wk3i * x0i;\\n    a[j3 + 1] = wk3r * x0i - wk3i * x0r;\\n    x0r = y1r + y3i;\\n    x0i = y1i - y3r;\\n    a[j3 + 2] = wd3r * x0r + wd3i * x0i;\\n    a[j3 + 3] = wd3r * x0i - wd3i * x0r;\\n    j0 = m - j;\\n    j1 = j0 + m;\\n    j2 = j1 + m;\\n    j3 = j2 + m;\\n    x0r = a[j0] + a[j2];\\n    x0i = a[j0 + 1] + a[j2 + 1];\\n    x1r = a[j0] - a[j2];\\n    x1i = a[j0 + 1] - a[j2 + 1];\\n    y0r = a[j0 - 2] + a[j2 - 2];\\n    y0i = a[j0 - 1] + a[j2 - 1];\\n    y1r = a[j0 - 2] - a[j2 - 2];\\n    y1i = a[j0 - 1] - a[j2 - 1];\\n    x2r = a[j1] + a[j3];\\n    x2i = a[j1 + 1] + a[j3 + 1];\\n    x3r = a[j1] - a[j3];\\n    x3i = a[j1 + 1] - a[j3 + 1];\\n    y2r = a[j1 - 2] + a[j3 - 2];\\n    y2i = a[j1 - 1] + a[j3 - 1];\\n    y3r = a[j1 - 2] - a[j3 - 2];\\n    y3i = a[j1 - 1] - a[j3 - 1];\\n    a[j0] = x0r + x2r;\\n    a[j0 + 1] = x0i + x2i;\\n    a[j0 - 2] = y0r + y2r;\\n    a[j0 - 1] = y0i + y2i;\\n    a[j1] = x0r - x2r;\\n    a[j1 + 1] = x0i - x2i;\\n    a[j1 - 2] = y0r - y2r;\\n    a[j1 - 1] = y0i - y2i;\\n    x0r = x1r - x3i;\\n    x0i = x1i + x3r;\\n    a[j2] = wk1i * x0r - wk1r * x0i;\\n    a[j2 + 1] = wk1i * x0i + wk1r * x0r;\\n    x0r = y1r - y3i;\\n    x0i = y1i + y3r;\\n    a[j2 - 2] = wd1i * x0r - wd1r * x0i;\\n    a[j2 - 1] = wd1i * x0i + wd1r * x0r;\\n    x0r = x1r + x3i;\\n    x0i = x1i - x3r;\\n    a[j3] = wk3i * x0r + wk3r * x0i;\\n    a[j3 + 1] = wk3i * x0i - wk3r * x0r;\\n    x0r = y1r + y3i;\\n    x0i = y1i - y3r;\\n    a[j3 - 2] = wd3i * x0r + wd3r * x0i;\\n    a[j3 - 1] = wd3i * x0i - wd3r * x0r;\\n  }\\n  wk1r = csc1 * (wd1r + wn4r);\\n  wk1i = csc1 * (wd1i + wn4r);\\n  wk3r = csc3 * (wd3r - wn4r);\\n  wk3i = csc3 * (wd3i - wn4r);\\n  j0 = mh;\\n  j1 = j0 + m;\\n  j2 = j1 + m;\\n  j3 = j2 + m;\\n  x0r = a[j0 - 2] + a[j2 - 2];\\n  x0i = a[j0 - 1] + a[j2 - 1];\\n  x1r = a[j0 - 2] - a[j2 - 2];\\n  x1i = a[j0 - 1] - a[j2 - 1];\\n  x2r = a[j1 - 2] + a[j3 - 2];\\n  x2i = a[j1 - 1] + a[j3 - 1];\\n  x3r = a[j1 - 2] - a[j3 - 2];\\n  x3i = a[j1 - 1] - a[j3 - 1];\\n  a[j0 - 2] = x0r + x2r;\\n  a[j0 - 1] = x0i + x2i;\\n  a[j1 - 2] = x0r - x2r;\\n  a[j1 - 1] = x0i - x2i;\\n  x0r = x1r - x3i;\\n  x0i = x1i + x3r;\\n  a[j2 - 2] = wk1r * x0r - wk1i * x0i;\\n  a[j2 - 1] = wk1r * x0i + wk1i * x0r;\\n  x0r = x1r + x3i;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='a[j1 - 2] = x0r - x2r;\\n  a[j1 - 1] = x0i - x2i;\\n  x0r = x1r - x3i;\\n  x0i = x1i + x3r;\\n  a[j2 - 2] = wk1r * x0r - wk1i * x0i;\\n  a[j2 - 1] = wk1r * x0i + wk1i * x0r;\\n  x0r = x1r + x3i;\\n  x0i = x1i - x3r;\\n  a[j3 - 2] = wk3r * x0r + wk3i * x0i;\\n  a[j3 - 1] = wk3r * x0i - wk3i * x0r;\\n  x0r = a[j0] + a[j2];\\n  x0i = a[j0 + 1] + a[j2 + 1];\\n  x1r = a[j0] - a[j2];\\n  x1i = a[j0 + 1] - a[j2 + 1];\\n  x2r = a[j1] + a[j3];\\n  x2i = a[j1 + 1] + a[j3 + 1];\\n  x3r = a[j1] - a[j3];\\n  x3i = a[j1 + 1] - a[j3 + 1];\\n  a[j0] = x0r + x2r;\\n  a[j0 + 1] = x0i + x2i;\\n  a[j1] = x0r - x2r;\\n  a[j1 + 1] = x0i - x2i;\\n  x0r = x1r - x3i;\\n  x0i = x1i + x3r;\\n  a[j2] = wn4r * (x0r - x0i);\\n  a[j2 + 1] = wn4r * (x0i + x0r);\\n  x0r = x1r + x3i;\\n  x0i = x1i - x3r;\\n  a[j3] = -wn4r * (x0r + x0i);\\n  a[j3 + 1] = -wn4r * (x0i - x0r);\\n  x0r = a[j0 + 2] + a[j2 + 2];\\n  x0i = a[j0 + 3] + a[j2 + 3];\\n  x1r = a[j0 + 2] - a[j2 + 2];\\n  x1i = a[j0 + 3] - a[j2 + 3];\\n  x2r = a[j1 + 2] + a[j3 + 2];\\n  x2i = a[j1 + 3] + a[j3 + 3];\\n  x3r = a[j1 + 2] - a[j3 + 2];\\n  x3i = a[j1 + 3] - a[j3 + 3];\\n  a[j0 + 2] = x0r + x2r;\\n  a[j0 + 3] = x0i + x2i;\\n  a[j1 + 2] = x0r - x2r;\\n  a[j1 + 3] = x0i - x2i;\\n  x0r = x1r - x3i;\\n  x0i = x1i + x3r;\\n  a[j2 + 2] = wk1i * x0r - wk1r * x0i;\\n  a[j2 + 3] = wk1i * x0i + wk1r * x0r;\\n  x0r = x1r + x3i;\\n  x0i = x1i - x3r;\\n  a[j3 + 2] = wk3i * x0r + wk3r * x0i;\\n  a[j3 + 3] = wk3i * x0i - wk3r * x0r;\\n}', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void cftb1st(int n, float* a, float* w)\\n{\\n  int j, j0, j1, j2, j3, k, m, mh;\\n  float wn4r, csc1, csc3, wk1r, wk1i, wk3r, wk3i, wd1r, wd1i, wd3r, wd3i;\\n  float x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i, y0r, y0i, y1r, y1i, y2r, y2i,\\n      y3r, y3i;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='mh = n >> 3;\\n  m = 2 * mh;\\n  j1 = m;\\n  j2 = j1 + m;\\n  j3 = j2 + m;\\n  x0r = a[0] + a[j2];\\n  x0i = -a[1] - a[j2 + 1];\\n  x1r = a[0] - a[j2];\\n  x1i = -a[1] + a[j2 + 1];\\n  x2r = a[j1] + a[j3];\\n  x2i = a[j1 + 1] + a[j3 + 1];\\n  x3r = a[j1] - a[j3];\\n  x3i = a[j1 + 1] - a[j3 + 1];\\n  a[0] = x0r + x2r;\\n  a[1] = x0i - x2i;\\n  a[j1] = x0r - x2r;\\n  a[j1 + 1] = x0i + x2i;\\n  a[j2] = x1r + x3i;\\n  a[j2 + 1] = x1i + x3r;\\n  a[j3] = x1r - x3i;\\n  a[j3 + 1] = x1i - x3r;\\n  wn4r = w[1];\\n  csc1 = w[2];\\n  csc3 = w[3];\\n  wd1r = 1;\\n  wd1i = 0;\\n  wd3r = 1;\\n  wd3i = 0;\\n  k = 0;\\n  for (j = 2; j < mh - 2; j += 4) {\\n    k += 4;\\n    wk1r = csc1 * (wd1r + w[k]);\\n    wk1i = csc1 * (wd1i + w[k + 1]);\\n    wk3r = csc3 * (wd3r + w[k + 2]);\\n    wk3i = csc3 * (wd3i + w[k + 3]);\\n    wd1r = w[k];\\n    wd1i = w[k + 1];\\n    wd3r = w[k + 2];\\n    wd3i = w[k + 3];\\n    j1 = j + m;\\n    j2 = j1 + m;\\n    j3 = j2 + m;\\n    x0r = a[j] + a[j2];\\n    x0i = -a[j + 1] - a[j2 + 1];\\n    x1r = a[j] - a[j2];\\n    x1i = -a[j + 1] + a[j2 + 1];\\n    y0r = a[j + 2] + a[j2 + 2];\\n    y0i = -a[j + 3] - a[j2 + 3];\\n    y1r = a[j + 2] - a[j2 + 2];\\n    y1i = -a[j + 3] + a[j2 + 3];\\n    x2r = a[j1] + a[j3];\\n    x2i = a[j1 + 1] + a[j3 + 1];\\n    x3r = a[j1] - a[j3];\\n    x3i = a[j1 + 1] - a[j3 + 1];\\n    y2r = a[j1 + 2] + a[j3 + 2];\\n    y2i = a[j1 + 3] + a[j3 + 3];\\n    y3r = a[j1 + 2] - a[j3 + 2];\\n    y3i = a[j1 + 3] - a[j3 + 3];\\n    a[j] = x0r + x2r;\\n    a[j + 1] = x0i - x2i;\\n    a[j + 2] = y0r + y2r;\\n    a[j + 3] = y0i - y2i;\\n    a[j1] = x0r - x2r;\\n    a[j1 + 1] = x0i + x2i;\\n    a[j1 + 2] = y0r - y2r;\\n    a[j1 + 3] = y0i + y2i;\\n    x0r = x1r + x3i;\\n    x0i = x1i + x3r;\\n    a[j2] = wk1r * x0r - wk1i * x0i;\\n    a[j2 + 1] = wk1r * x0i + wk1i * x0r;\\n    x0r = y1r + y3i;\\n    x0i = y1i + y3r;\\n    a[j2 + 2] = wd1r * x0r - wd1i * x0i;\\n    a[j2 + 3] = wd1r * x0i + wd1i * x0r;\\n    x0r = x1r - x3i;\\n    x0i = x1i - x3r;\\n    a[j3] = wk3r * x0r + wk3i * x0i;\\n    a[j3 + 1] = wk3r * x0i - wk3i * x0r;\\n    x0r = y1r - y3i;\\n    x0i = y1i - y3r;\\n    a[j3 + 2] = wd3r * x0r + wd3i * x0i;\\n    a[j3 + 3] = wd3r * x0i - wd3i * x0r;\\n    j0 = m - j;\\n    j1 = j0 + m;\\n    j2 = j1 + m;\\n    j3 = j2 + m;\\n    x0r = a[j0] + a[j2];\\n    x0i = -a[j0 + 1] - a[j2 + 1];\\n    x1r = a[j0] - a[j2];\\n    x1i = -a[j0 + 1] + a[j2 + 1];\\n    y0r = a[j0 - 2] + a[j2 - 2];\\n    y0i = -a[j0 - 1] - a[j2 - 1];\\n    y1r = a[j0 - 2] - a[j2 - 2];\\n    y1i = -a[j0 - 1] + a[j2 - 1];\\n    x2r = a[j1] + a[j3];\\n    x2i = a[j1 + 1] + a[j3 + 1];\\n    x3r = a[j1] - a[j3];\\n    x3i = a[j1 + 1] - a[j3 + 1];\\n    y2r = a[j1 - 2] + a[j3 - 2];\\n    y2i = a[j1 - 1] + a[j3 - 1];\\n    y3r = a[j1 - 2] - a[j3 - 2];\\n    y3i = a[j1 - 1] - a[j3 - 1];\\n    a[j0] = x0r + x2r;\\n    a[j0 + 1] = x0i - x2i;\\n    a[j0 - 2] = y0r + y2r;\\n    a[j0 - 1] = y0i - y2i;\\n    a[j1] = x0r - x2r;\\n    a[j1 + 1] = x0i + x2i;\\n    a[j1 - 2] = y0r - y2r;\\n    a[j1 - 1] = y0i + y2i;\\n    x0r = x1r + x3i;\\n    x0i = x1i + x3r;\\n    a[j2] = wk1i * x0r - wk1r * x0i;\\n    a[j2 + 1] = wk1i * x0i + wk1r * x0r;\\n    x0r = y1r + y3i;\\n    x0i = y1i + y3r;\\n    a[j2 - 2] = wd1i * x0r - wd1r * x0i;\\n    a[j2 - 1] = wd1i * x0i + wd1r * x0r;\\n    x0r = x1r - x3i;\\n    x0i = x1i - x3r;\\n    a[j3] = wk3i * x0r + wk3r * x0i;\\n    a[j3 + 1] = wk3i * x0i - wk3r * x0r;\\n    x0r = y1r - y3i;\\n    x0i = y1i - y3r;\\n    a[j3 - 2] = wd3i * x0r + wd3r * x0i;\\n    a[j3 - 1] = wd3i * x0i - wd3r * x0r;\\n  }\\n  wk1r = csc1 * (wd1r + wn4r);\\n  wk1i = csc1 * (wd1i + wn4r);\\n  wk3r = csc3 * (wd3r - wn4r);\\n  wk3i = csc3 * (wd3i - wn4r);\\n  j0 = mh;\\n  j1 = j0 + m;\\n  j2 = j1 + m;\\n  j3 = j2 + m;\\n  x0r = a[j0 - 2] + a[j2 - 2];\\n  x0i = -a[j0 - 1] - a[j2 - 1];\\n  x1r = a[j0 - 2] - a[j2 - 2];\\n  x1i = -a[j0 - 1] + a[j2 - 1];\\n  x2r = a[j1 - 2] + a[j3 - 2];\\n  x2i = a[j1 - 1] + a[j3 - 1];\\n  x3r = a[j1 - 2] - a[j3 - 2];\\n  x3i = a[j1 - 1] - a[j3 - 1];\\n  a[j0 - 2] = x0r + x2r;\\n  a[j0 - 1] = x0i - x2i;\\n  a[j1 - 2] = x0r - x2r;\\n  a[j1 - 1] = x0i + x2i;\\n  x0r = x1r + x3i;\\n  x0i = x1i + x3r;\\n  a[j2 - 2] = wk1r * x0r - wk1i * x0i;\\n  a[j2 - 1] = wk1r * x0i + wk1i * x0r;\\n  x0r = x1r - x3i;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='a[j1 - 2] = x0r - x2r;\\n  a[j1 - 1] = x0i + x2i;\\n  x0r = x1r + x3i;\\n  x0i = x1i + x3r;\\n  a[j2 - 2] = wk1r * x0r - wk1i * x0i;\\n  a[j2 - 1] = wk1r * x0i + wk1i * x0r;\\n  x0r = x1r - x3i;\\n  x0i = x1i - x3r;\\n  a[j3 - 2] = wk3r * x0r + wk3i * x0i;\\n  a[j3 - 1] = wk3r * x0i - wk3i * x0r;\\n  x0r = a[j0] + a[j2];\\n  x0i = -a[j0 + 1] - a[j2 + 1];\\n  x1r = a[j0] - a[j2];\\n  x1i = -a[j0 + 1] + a[j2 + 1];\\n  x2r = a[j1] + a[j3];\\n  x2i = a[j1 + 1] + a[j3 + 1];\\n  x3r = a[j1] - a[j3];\\n  x3i = a[j1 + 1] - a[j3 + 1];\\n  a[j0] = x0r + x2r;\\n  a[j0 + 1] = x0i - x2i;\\n  a[j1] = x0r - x2r;\\n  a[j1 + 1] = x0i + x2i;\\n  x0r = x1r + x3i;\\n  x0i = x1i + x3r;\\n  a[j2] = wn4r * (x0r - x0i);\\n  a[j2 + 1] = wn4r * (x0i + x0r);\\n  x0r = x1r - x3i;\\n  x0i = x1i - x3r;\\n  a[j3] = -wn4r * (x0r + x0i);\\n  a[j3 + 1] = -wn4r * (x0i - x0r);\\n  x0r = a[j0 + 2] + a[j2 + 2];\\n  x0i = -a[j0 + 3] - a[j2 + 3];\\n  x1r = a[j0 + 2] - a[j2 + 2];\\n  x1i = -a[j0 + 3] + a[j2 + 3];\\n  x2r = a[j1 + 2] + a[j3 + 2];\\n  x2i = a[j1 + 3] + a[j3 + 3];\\n  x3r = a[j1 + 2] - a[j3 + 2];\\n  x3i = a[j1 + 3] - a[j3 + 3];\\n  a[j0 + 2] = x0r + x2r;\\n  a[j0 + 3] = x0i - x2i;\\n  a[j1 + 2] = x0r - x2r;\\n  a[j1 + 3] = x0i + x2i;\\n  x0r = x1r + x3i;\\n  x0i = x1i + x3r;\\n  a[j2 + 2] = wk1i * x0r - wk1r * x0i;\\n  a[j2 + 3] = wk1i * x0i + wk1r * x0r;\\n  x0r = x1r - x3i;\\n  x0i = x1i - x3r;\\n  a[j3 + 2] = wk3i * x0r + wk3r * x0i;\\n  a[j3 + 3] = wk3i * x0i - wk3r * x0r;\\n}', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='#ifdef USE_CDFT_THREADS\\nstruct cdft_arg_st\\n{\\n  int n0;\\n  int n;\\n  float* a;\\n  int nw;\\n  float* w;\\n};\\ntypedef struct cdft_arg_st cdft_arg_t;\\n\\nvoid cftrec4_th(int n, float* a, int nw, float* w)\\n{\\n  void* cftrec1_th(void* p);\\n  void* cftrec2_th(void* p);\\n  int i, idiv4, m, nthread;\\n  cdft_thread_t th[4];\\n  cdft_arg_t ag[4];\\n\\n  nthread = 2;\\n  idiv4 = 0;\\n  m = n >> 1;\\n  if (n > CDFT_4THREADS_BEGIN_N) {\\n    nthread = 4;\\n    idiv4 = 1;\\n    m >>= 1;\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    ag[i].n0 = n;\\n    ag[i].n = m;\\n    ag[i].a = &a[i * m];\\n    ag[i].nw = nw;\\n    ag[i].w = w;\\n    if (i != idiv4) {\\n      cdft_thread_create(&th[i], cftrec1_th, &ag[i]);\\n    } else {\\n      cdft_thread_create(&th[i], cftrec2_th, &ag[i]);\\n    }\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    cdft_thread_wait(th[i]);\\n  }\\n}\\n\\nvoid* cftrec1_th(void* p)\\n{\\n  int cfttree(int n, int j, int k, float* a, int nw, float* w);\\n  void cftleaf(int n, int isplt, float* a, int nw, float* w);\\n  void cftmdl1(int n, float* a, float* w);\\n  int isplt, j, k, m, n, n0, nw;\\n  float *a, *w;\\n\\n  n0 = ((cdft_arg_t*) p)->n0;\\n  n = ((cdft_arg_t*) p)->n;\\n  a = ((cdft_arg_t*) p)->a;\\n  nw = ((cdft_arg_t*) p)->nw;\\n  w = ((cdft_arg_t*) p)->w;\\n  m = n0;\\n  while (m > 512) {\\n    m >>= 2;\\n    cftmdl1(m, &a[n - m], &w[nw - (m >> 1)]);\\n  }\\n  cftleaf(m, 1, &a[n - m], nw, w);\\n  k = 0;\\n  for (j = n - m; j > 0; j -= m) {\\n    k++;\\n    isplt = cfttree(m, j, k, a, nw, w);\\n    cftleaf(m, isplt, &a[j - m], nw, w);\\n  }\\n  return (void*) 0;\\n}\\n\\nvoid* cftrec2_th(void* p)\\n{\\n  int cfttree(int n, int j, int k, float* a, int nw, float* w);\\n  void cftleaf(int n, int isplt, float* a, int nw, float* w);\\n  void cftmdl2(int n, float* a, float* w);\\n  int isplt, j, k, m, n, n0, nw;\\n  float *a, *w;\\n\\n  n0 = ((cdft_arg_t*) p)->n0;\\n  n = ((cdft_arg_t*) p)->n;\\n  a = ((cdft_arg_t*) p)->a;\\n  nw = ((cdft_arg_t*) p)->nw;\\n  w = ((cdft_arg_t*) p)->w;\\n  k = 1;\\n  m = n0;\\n  while (m > 512) {\\n    m >>= 2;\\n    k <<= 2;\\n    cftmdl2(m, &a[n - m], &w[nw - m]);\\n  }\\n  cftleaf(m, 0, &a[n - m], nw, w);\\n  k >>= 1;\\n  for (j = n - m; j > 0; j -= m) {\\n    k++;\\n    isplt = cfttree(m, j, k, a, nw, w);\\n    cftleaf(m, isplt, &a[j - m], nw, w);\\n  }\\n  return (void*) 0;\\n}\\n#endif /* USE_CDFT_THREADS */\\n\\nvoid cftrec4(int n, float* a, int nw, float* w)\\n{\\n  int cfttree(int n, int j, int k, float* a, int nw, float* w);\\n  void cftleaf(int n, int isplt, float* a, int nw, float* w);\\n  void cftmdl1(int n, float* a, float* w);\\n  int isplt, j, k, m;\\n\\n  m = n;\\n  while (m > 512) {\\n    m >>= 2;\\n    cftmdl1(m, &a[n - m], &w[nw - (m >> 1)]);\\n  }\\n  cftleaf(m, 1, &a[n - m], nw, w);\\n  k = 0;\\n  for (j = n - m; j > 0; j -= m) {\\n    k++;\\n    isplt = cfttree(m, j, k, a, nw, w);\\n    cftleaf(m, isplt, &a[j - m], nw, w);\\n  }\\n}\\n\\nint cfttree(int n, int j, int k, float* a, int nw, float* w)\\n{\\n  void cftmdl1(int n, float* a, float* w);\\n  void cftmdl2(int n, float* a, float* w);\\n  int i, isplt, m;\\n\\n  if ((k & 3) != 0) {\\n    isplt = k & 1;\\n    if (isplt != 0) {\\n      cftmdl1(n, &a[j - n], &w[nw - (n >> 1)]);\\n    } else {\\n      cftmdl2(n, &a[j - n], &w[nw - n]);\\n    }\\n  } else {\\n    m = n;\\n    for (i = k; (i & 3) == 0; i >>= 2) {\\n      m <<= 2;\\n    }\\n    isplt = i & 1;\\n    if (isplt != 0) {\\n      while (m > 128) {\\n        cftmdl1(m, &a[j - m], &w[nw - (m >> 1)]);\\n        m >>= 2;\\n      }\\n    } else {\\n      while (m > 128) {\\n        cftmdl2(m, &a[j - m], &w[nw - m]);\\n        m >>= 2;\\n      }\\n    }\\n  }\\n  return isplt;\\n}\\n\\nvoid cftleaf(int n, int isplt, float* a, int nw, float* w)\\n{\\n  void cftmdl1(int n, float* a, float* w);\\n  void cftmdl2(int n, float* a, float* w);\\n  void cftf161(float* a, float* w);\\n  void cftf162(float* a, float* w);\\n  void cftf081(float* a, float* w);\\n  void cftf082(float* a, float* w);', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (n == 512) {\\n    cftmdl1(128, a, &w[nw - 64]);\\n    cftf161(a, &w[nw - 8]);\\n    cftf162(&a[32], &w[nw - 32]);\\n    cftf161(&a[64], &w[nw - 8]);\\n    cftf161(&a[96], &w[nw - 8]);\\n    cftmdl2(128, &a[128], &w[nw - 128]);\\n    cftf161(&a[128], &w[nw - 8]);\\n    cftf162(&a[160], &w[nw - 32]);\\n    cftf161(&a[192], &w[nw - 8]);\\n    cftf162(&a[224], &w[nw - 32]);\\n    cftmdl1(128, &a[256], &w[nw - 64]);\\n    cftf161(&a[256], &w[nw - 8]);\\n    cftf162(&a[288], &w[nw - 32]);\\n    cftf161(&a[320], &w[nw - 8]);\\n    cftf161(&a[352], &w[nw - 8]);\\n    if (isplt != 0) {\\n      cftmdl1(128, &a[384], &w[nw - 64]);\\n      cftf161(&a[480], &w[nw - 8]);\\n    } else {\\n      cftmdl2(128, &a[384], &w[nw - 128]);\\n      cftf162(&a[480], &w[nw - 32]);\\n    }\\n    cftf161(&a[384], &w[nw - 8]);\\n    cftf162(&a[416], &w[nw - 32]);\\n    cftf161(&a[448], &w[nw - 8]);\\n  } else {\\n    cftmdl1(64, a, &w[nw - 32]);\\n    cftf081(a, &w[nw - 8]);\\n    cftf082(&a[16], &w[nw - 8]);\\n    cftf081(&a[32], &w[nw - 8]);\\n    cftf081(&a[48], &w[nw - 8]);\\n    cftmdl2(64, &a[64], &w[nw - 64]);\\n    cftf081(&a[64], &w[nw - 8]);\\n    cftf082(&a[80], &w[nw - 8]);\\n    cftf081(&a[96], &w[nw - 8]);\\n    cftf082(&a[112], &w[nw - 8]);\\n    cftmdl1(64, &a[128], &w[nw - 32]);\\n    cftf081(&a[128], &w[nw - 8]);\\n    cftf082(&a[144], &w[nw - 8]);\\n    cftf081(&a[160], &w[nw - 8]);\\n    cftf081(&a[176], &w[nw - 8]);\\n    if (isplt != 0) {\\n      cftmdl1(64, &a[192], &w[nw - 32]);\\n      cftf081(&a[240], &w[nw - 8]);\\n    } else {\\n      cftmdl2(64, &a[192], &w[nw - 64]);\\n      cftf082(&a[240], &w[nw - 8]);\\n    }\\n    cftf081(&a[192], &w[nw - 8]);\\n    cftf082(&a[208], &w[nw - 8]);\\n    cftf081(&a[224], &w[nw - 8]);\\n  }\\n}\\n\\nvoid cftmdl1(int n, float* a, float* w)\\n{\\n  int j, j0, j1, j2, j3, k, m, mh;\\n  float wn4r, wk1r, wk1i, wk3r, wk3i;\\n  float x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void cftmdl1(int n, float* a, float* w)\\n{\\n  int j, j0, j1, j2, j3, k, m, mh;\\n  float wn4r, wk1r, wk1i, wk3r, wk3i;\\n  float x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;\\n\\n  mh = n >> 3;\\n  m = 2 * mh;\\n  j1 = m;\\n  j2 = j1 + m;\\n  j3 = j2 + m;\\n  x0r = a[0] + a[j2];\\n  x0i = a[1] + a[j2 + 1];\\n  x1r = a[0] - a[j2];\\n  x1i = a[1] - a[j2 + 1];\\n  x2r = a[j1] + a[j3];\\n  x2i = a[j1 + 1] + a[j3 + 1];\\n  x3r = a[j1] - a[j3];\\n  x3i = a[j1 + 1] - a[j3 + 1];\\n  a[0] = x0r + x2r;\\n  a[1] = x0i + x2i;\\n  a[j1] = x0r - x2r;\\n  a[j1 + 1] = x0i - x2i;\\n  a[j2] = x1r - x3i;\\n  a[j2 + 1] = x1i + x3r;\\n  a[j3] = x1r + x3i;\\n  a[j3 + 1] = x1i - x3r;\\n  wn4r = w[1];\\n  k = 0;\\n  for (j = 2; j < mh; j += 2) {\\n    k += 4;\\n    wk1r = w[k];\\n    wk1i = w[k + 1];\\n    wk3r = w[k + 2];\\n    wk3i = w[k + 3];\\n    j1 = j + m;\\n    j2 = j1 + m;\\n    j3 = j2 + m;\\n    x0r = a[j] + a[j2];\\n    x0i = a[j + 1] + a[j2 + 1];\\n    x1r = a[j] - a[j2];\\n    x1i = a[j + 1] - a[j2 + 1];\\n    x2r = a[j1] + a[j3];\\n    x2i = a[j1 + 1] + a[j3 + 1];\\n    x3r = a[j1] - a[j3];\\n    x3i = a[j1 + 1] - a[j3 + 1];\\n    a[j] = x0r + x2r;\\n    a[j + 1] = x0i + x2i;\\n    a[j1] = x0r - x2r;\\n    a[j1 + 1] = x0i - x2i;\\n    x0r = x1r - x3i;\\n    x0i = x1i + x3r;\\n    a[j2] = wk1r * x0r - wk1i * x0i;\\n    a[j2 + 1] = wk1r * x0i + wk1i * x0r;\\n    x0r = x1r + x3i;\\n    x0i = x1i - x3r;\\n    a[j3] = wk3r * x0r + wk3i * x0i;\\n    a[j3 + 1] = wk3r * x0i - wk3i * x0r;\\n    j0 = m - j;\\n    j1 = j0 + m;\\n    j2 = j1 + m;\\n    j3 = j2 + m;\\n    x0r = a[j0] + a[j2];\\n    x0i = a[j0 + 1] + a[j2 + 1];\\n    x1r = a[j0] - a[j2];\\n    x1i = a[j0 + 1] - a[j2 + 1];\\n    x2r = a[j1] + a[j3];\\n    x2i = a[j1 + 1] + a[j3 + 1];\\n    x3r = a[j1] - a[j3];\\n    x3i = a[j1 + 1] - a[j3 + 1];\\n    a[j0] = x0r + x2r;\\n    a[j0 + 1] = x0i + x2i;\\n    a[j1] = x0r - x2r;\\n    a[j1 + 1] = x0i - x2i;\\n    x0r = x1r - x3i;\\n    x0i = x1i + x3r;\\n    a[j2] = wk1i * x0r - wk1r * x0i;\\n    a[j2 + 1] = wk1i * x0i + wk1r * x0r;\\n    x0r = x1r + x3i;\\n    x0i = x1i - x3r;\\n    a[j3] = wk3i * x0r + wk3r * x0i;\\n    a[j3 + 1] = wk3i * x0i - wk3r * x0r;\\n  }\\n  j0 = mh;\\n  j1 = j0 + m;\\n  j2 = j1 + m;\\n  j3 = j2 + m;\\n  x0r = a[j0] + a[j2];\\n  x0i = a[j0 + 1] + a[j2 + 1];\\n  x1r = a[j0] - a[j2];\\n  x1i = a[j0 + 1] - a[j2 + 1];\\n  x2r = a[j1] + a[j3];\\n  x2i = a[j1 + 1] + a[j3 + 1];\\n  x3r = a[j1] - a[j3];\\n  x3i = a[j1 + 1] - a[j3 + 1];\\n  a[j0] = x0r + x2r;\\n  a[j0 + 1] = x0i + x2i;\\n  a[j1] = x0r - x2r;\\n  a[j1 + 1] = x0i - x2i;\\n  x0r = x1r - x3i;\\n  x0i = x1i + x3r;\\n  a[j2] = wn4r * (x0r - x0i);\\n  a[j2 + 1] = wn4r * (x0i + x0r);\\n  x0r = x1r + x3i;\\n  x0i = x1i - x3r;\\n  a[j3] = -wn4r * (x0r + x0i);\\n  a[j3 + 1] = -wn4r * (x0i - x0r);\\n}\\n\\nvoid cftmdl2(int n, float* a, float* w)\\n{\\n  int j, j0, j1, j2, j3, k, kr, m, mh;\\n  float wn4r, wk1r, wk1i, wk3r, wk3i, wd1r, wd1i, wd3r, wd3i;\\n  float x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i, y0r, y0i, y2r, y2i;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='mh = n >> 3;\\n  m = 2 * mh;\\n  wn4r = w[1];\\n  j1 = m;\\n  j2 = j1 + m;\\n  j3 = j2 + m;\\n  x0r = a[0] - a[j2 + 1];\\n  x0i = a[1] + a[j2];\\n  x1r = a[0] + a[j2 + 1];\\n  x1i = a[1] - a[j2];\\n  x2r = a[j1] - a[j3 + 1];\\n  x2i = a[j1 + 1] + a[j3];\\n  x3r = a[j1] + a[j3 + 1];\\n  x3i = a[j1 + 1] - a[j3];\\n  y0r = wn4r * (x2r - x2i);\\n  y0i = wn4r * (x2i + x2r);\\n  a[0] = x0r + y0r;\\n  a[1] = x0i + y0i;\\n  a[j1] = x0r - y0r;\\n  a[j1 + 1] = x0i - y0i;\\n  y0r = wn4r * (x3r - x3i);\\n  y0i = wn4r * (x3i + x3r);\\n  a[j2] = x1r - y0i;\\n  a[j2 + 1] = x1i + y0r;\\n  a[j3] = x1r + y0i;\\n  a[j3 + 1] = x1i - y0r;\\n  k = 0;\\n  kr = 2 * m;\\n  for (j = 2; j < mh; j += 2) {\\n    k += 4;\\n    wk1r = w[k];\\n    wk1i = w[k + 1];\\n    wk3r = w[k + 2];\\n    wk3i = w[k + 3];\\n    kr -= 4;\\n    wd1i = w[kr];\\n    wd1r = w[kr + 1];\\n    wd3i = w[kr + 2];\\n    wd3r = w[kr + 3];\\n    j1 = j + m;\\n    j2 = j1 + m;\\n    j3 = j2 + m;\\n    x0r = a[j] - a[j2 + 1];\\n    x0i = a[j + 1] + a[j2];\\n    x1r = a[j] + a[j2 + 1];\\n    x1i = a[j + 1] - a[j2];\\n    x2r = a[j1] - a[j3 + 1];\\n    x2i = a[j1 + 1] + a[j3];\\n    x3r = a[j1] + a[j3 + 1];\\n    x3i = a[j1 + 1] - a[j3];\\n    y0r = wk1r * x0r - wk1i * x0i;\\n    y0i = wk1r * x0i + wk1i * x0r;\\n    y2r = wd1r * x2r - wd1i * x2i;\\n    y2i = wd1r * x2i + wd1i * x2r;\\n    a[j] = y0r + y2r;\\n    a[j + 1] = y0i + y2i;\\n    a[j1] = y0r - y2r;\\n    a[j1 + 1] = y0i - y2i;\\n    y0r = wk3r * x1r + wk3i * x1i;\\n    y0i = wk3r * x1i - wk3i * x1r;\\n    y2r = wd3r * x3r + wd3i * x3i;\\n    y2i = wd3r * x3i - wd3i * x3r;\\n    a[j2] = y0r + y2r;\\n    a[j2 + 1] = y0i + y2i;\\n    a[j3] = y0r - y2r;\\n    a[j3 + 1] = y0i - y2i;\\n    j0 = m - j;\\n    j1 = j0 + m;\\n    j2 = j1 + m;\\n    j3 = j2 + m;\\n    x0r = a[j0] - a[j2 + 1];\\n    x0i = a[j0 + 1] + a[j2];\\n    x1r = a[j0] + a[j2 + 1];\\n    x1i = a[j0 + 1] - a[j2];\\n    x2r = a[j1] - a[j3 + 1];\\n    x2i = a[j1 + 1] + a[j3];\\n    x3r = a[j1] + a[j3 + 1];\\n    x3i = a[j1 + 1] - a[j3];\\n    y0r = wd1i * x0r - wd1r * x0i;\\n    y0i = wd1i * x0i + wd1r * x0r;\\n    y2r = wk1i * x2r - wk1r * x2i;\\n    y2i = wk1i * x2i + wk1r * x2r;\\n    a[j0] = y0r + y2r;\\n    a[j0 + 1] = y0i + y2i;\\n    a[j1] = y0r - y2r;\\n    a[j1 + 1] = y0i - y2i;\\n    y0r = wd3i * x1r + wd3r * x1i;\\n    y0i = wd3i * x1i - wd3r * x1r;\\n    y2r = wk3i * x3r + wk3r * x3i;\\n    y2i = wk3i * x3i - wk3r * x3r;\\n    a[j2] = y0r + y2r;\\n    a[j2 + 1] = y0i + y2i;\\n    a[j3] = y0r - y2r;\\n    a[j3 + 1] = y0i - y2i;\\n  }\\n  wk1r = w[m];\\n  wk1i = w[m + 1];\\n  j0 = mh;\\n  j1 = j0 + m;\\n  j2 = j1 + m;\\n  j3 = j2 + m;\\n  x0r = a[j0] - a[j2 + 1];\\n  x0i = a[j0 + 1] + a[j2];\\n  x1r = a[j0] + a[j2 + 1];\\n  x1i = a[j0 + 1] - a[j2];\\n  x2r = a[j1] - a[j3 + 1];\\n  x2i = a[j1 + 1] + a[j3];\\n  x3r = a[j1] + a[j3 + 1];\\n  x3i = a[j1 + 1] - a[j3];\\n  y0r = wk1r * x0r - wk1i * x0i;\\n  y0i = wk1r * x0i + wk1i * x0r;\\n  y2r = wk1i * x2r - wk1r * x2i;\\n  y2i = wk1i * x2i + wk1r * x2r;\\n  a[j0] = y0r + y2r;\\n  a[j0 + 1] = y0i + y2i;\\n  a[j1] = y0r - y2r;\\n  a[j1 + 1] = y0i - y2i;\\n  y0r = wk1i * x1r - wk1r * x1i;\\n  y0i = wk1i * x1i + wk1r * x1r;\\n  y2r = wk1r * x3r - wk1i * x3i;\\n  y2i = wk1r * x3i + wk1i * x3r;\\n  a[j2] = y0r - y2r;\\n  a[j2 + 1] = y0i - y2i;\\n  a[j3] = y0r + y2r;\\n  a[j3 + 1] = y0i + y2i;\\n}\\n\\nvoid cftfx41(int n, float* a, int nw, float* w)\\n{\\n  void cftf161(float* a, float* w);\\n  void cftf162(float* a, float* w);\\n  void cftf081(float* a, float* w);\\n  void cftf082(float* a, float* w);\\n\\n  if (n == 128) {\\n    cftf161(a, &w[nw - 8]);\\n    cftf162(&a[32], &w[nw - 32]);\\n    cftf161(&a[64], &w[nw - 8]);\\n    cftf161(&a[96], &w[nw - 8]);\\n  } else {\\n    cftf081(a, &w[nw - 8]);\\n    cftf082(&a[16], &w[nw - 8]);\\n    cftf081(&a[32], &w[nw - 8]);\\n    cftf081(&a[48], &w[nw - 8]);\\n  }\\n}\\n\\nvoid cftf161(float* a, float* w)\\n{\\n  float wn4r, wk1r, wk1i, x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i, y0r, y0i, y1r,\\n      y1i, y2r, y2i, y3r, y3i, y4r, y4i, y5r, y5i, y6r, y6i, y7r, y7i, y8r, y8i,\\n      y9r, y9i, y10r, y10i, y11r, y11i, y12r, y12i, y13r, y13i, y14r, y14i,\\n      y15r, y15i;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='wn4r = w[1];\\n  wk1r = w[2];\\n  wk1i = w[3];\\n  x0r = a[0] + a[16];\\n  x0i = a[1] + a[17];\\n  x1r = a[0] - a[16];\\n  x1i = a[1] - a[17];\\n  x2r = a[8] + a[24];\\n  x2i = a[9] + a[25];\\n  x3r = a[8] - a[24];\\n  x3i = a[9] - a[25];\\n  y0r = x0r + x2r;\\n  y0i = x0i + x2i;\\n  y4r = x0r - x2r;\\n  y4i = x0i - x2i;\\n  y8r = x1r - x3i;\\n  y8i = x1i + x3r;\\n  y12r = x1r + x3i;\\n  y12i = x1i - x3r;\\n  x0r = a[2] + a[18];\\n  x0i = a[3] + a[19];\\n  x1r = a[2] - a[18];\\n  x1i = a[3] - a[19];\\n  x2r = a[10] + a[26];\\n  x2i = a[11] + a[27];\\n  x3r = a[10] - a[26];\\n  x3i = a[11] - a[27];\\n  y1r = x0r + x2r;\\n  y1i = x0i + x2i;\\n  y5r = x0r - x2r;\\n  y5i = x0i - x2i;\\n  x0r = x1r - x3i;\\n  x0i = x1i + x3r;\\n  y9r = wk1r * x0r - wk1i * x0i;\\n  y9i = wk1r * x0i + wk1i * x0r;\\n  x0r = x1r + x3i;\\n  x0i = x1i - x3r;\\n  y13r = wk1i * x0r - wk1r * x0i;\\n  y13i = wk1i * x0i + wk1r * x0r;\\n  x0r = a[4] + a[20];\\n  x0i = a[5] + a[21];\\n  x1r = a[4] - a[20];\\n  x1i = a[5] - a[21];\\n  x2r = a[12] + a[28];\\n  x2i = a[13] + a[29];\\n  x3r = a[12] - a[28];\\n  x3i = a[13] - a[29];\\n  y2r = x0r + x2r;\\n  y2i = x0i + x2i;\\n  y6r = x0r - x2r;\\n  y6i = x0i - x2i;\\n  x0r = x1r - x3i;\\n  x0i = x1i + x3r;\\n  y10r = wn4r * (x0r - x0i);\\n  y10i = wn4r * (x0i + x0r);\\n  x0r = x1r + x3i;\\n  x0i = x1i - x3r;\\n  y14r = wn4r * (x0r + x0i);\\n  y14i = wn4r * (x0i - x0r);\\n  x0r = a[6] + a[22];\\n  x0i = a[7] + a[23];\\n  x1r = a[6] - a[22];\\n  x1i = a[7] - a[23];\\n  x2r = a[14] + a[30];\\n  x2i = a[15] + a[31];\\n  x3r = a[14] - a[30];\\n  x3i = a[15] - a[31];\\n  y3r = x0r + x2r;\\n  y3i = x0i + x2i;\\n  y7r = x0r - x2r;\\n  y7i = x0i - x2i;\\n  x0r = x1r - x3i;\\n  x0i = x1i + x3r;\\n  y11r = wk1i * x0r - wk1r * x0i;\\n  y11i = wk1i * x0i + wk1r * x0r;\\n  x0r = x1r + x3i;\\n  x0i = x1i - x3r;\\n  y15r = wk1r * x0r - wk1i * x0i;\\n  y15i = wk1r * x0i + wk1i * x0r;\\n  x0r = y12r - y14r;\\n  x0i = y12i - y14i;\\n  x1r = y12r + y14r;\\n  x1i = y12i + y14i;\\n  x2r = y13r - y15r;\\n  x2i = y13i - y15i;\\n  x3r = y13r + y15r;\\n  x3i = y13i + y15i;\\n  a[24] = x0r + x2r;\\n  a[25] = x0i + x2i;\\n  a[26] = x0r - x2r;\\n  a[27] = x0i - x2i;\\n  a[28] = x1r - x3i;\\n  a[29] = x1i + x3r;\\n  a[30] = x1r + x3i;\\n  a[31] = x1i - x3r;\\n  x0r = y8r + y10r;\\n  x0i = y8i + y10i;\\n  x1r = y8r - y10r;\\n  x1i = y8i - y10i;\\n  x2r = y9r + y11r;\\n  x2i = y9i + y11i;\\n  x3r = y9r - y11r;\\n  x3i = y9i - y11i;\\n  a[16] = x0r + x2r;\\n  a[17] = x0i + x2i;\\n  a[18] = x0r - x2r;\\n  a[19] = x0i - x2i;\\n  a[20] = x1r - x3i;\\n  a[21] = x1i + x3r;\\n  a[22] = x1r + x3i;\\n  a[23] = x1i - x3r;\\n  x0r = y5r - y7i;\\n  x0i = y5i + y7r;\\n  x2r = wn4r * (x0r - x0i);\\n  x2i = wn4r * (x0i + x0r);\\n  x0r = y5r + y7i;\\n  x0i = y5i - y7r;\\n  x3r = wn4r * (x0r - x0i);\\n  x3i = wn4r * (x0i + x0r);\\n  x0r = y4r - y6i;\\n  x0i = y4i + y6r;\\n  x1r = y4r + y6i;\\n  x1i = y4i - y6r;\\n  a[8] = x0r + x2r;\\n  a[9] = x0i + x2i;\\n  a[10] = x0r - x2r;\\n  a[11] = x0i - x2i;\\n  a[12] = x1r - x3i;\\n  a[13] = x1i + x3r;\\n  a[14] = x1r + x3i;\\n  a[15] = x1i - x3r;\\n  x0r = y0r + y2r;\\n  x0i = y0i + y2i;\\n  x1r = y0r - y2r;\\n  x1i = y0i - y2i;\\n  x2r = y1r + y3r;\\n  x2i = y1i + y3i;\\n  x3r = y1r - y3r;\\n  x3i = y1i - y3i;\\n  a[0] = x0r + x2r;\\n  a[1] = x0i + x2i;\\n  a[2] = x0r - x2r;\\n  a[3] = x0i - x2i;\\n  a[4] = x1r - x3i;\\n  a[5] = x1i + x3r;\\n  a[6] = x1r + x3i;\\n  a[7] = x1i - x3r;\\n}\\n\\nvoid cftf162(float* a, float* w)\\n{\\n  float wn4r, wk1r, wk1i, wk2r, wk2i, wk3r, wk3i, x0r, x0i, x1r, x1i, x2r, x2i,\\n      y0r, y0i, y1r, y1i, y2r, y2i, y3r, y3i, y4r, y4i, y5r, y5i, y6r, y6i, y7r,\\n      y7i, y8r, y8i, y9r, y9i, y10r, y10i, y11r, y11i, y12r, y12i, y13r, y13i,\\n      y14r, y14i, y15r, y15i;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='wn4r = w[1];\\n  wk1r = w[4];\\n  wk1i = w[5];\\n  wk3r = w[6];\\n  wk3i = -w[7];\\n  wk2r = w[8];\\n  wk2i = w[9];\\n  x1r = a[0] - a[17];\\n  x1i = a[1] + a[16];\\n  x0r = a[8] - a[25];\\n  x0i = a[9] + a[24];\\n  x2r = wn4r * (x0r - x0i);\\n  x2i = wn4r * (x0i + x0r);\\n  y0r = x1r + x2r;\\n  y0i = x1i + x2i;\\n  y4r = x1r - x2r;\\n  y4i = x1i - x2i;\\n  x1r = a[0] + a[17];\\n  x1i = a[1] - a[16];\\n  x0r = a[8] + a[25];\\n  x0i = a[9] - a[24];\\n  x2r = wn4r * (x0r - x0i);\\n  x2i = wn4r * (x0i + x0r);\\n  y8r = x1r - x2i;\\n  y8i = x1i + x2r;\\n  y12r = x1r + x2i;\\n  y12i = x1i - x2r;\\n  x0r = a[2] - a[19];\\n  x0i = a[3] + a[18];\\n  x1r = wk1r * x0r - wk1i * x0i;\\n  x1i = wk1r * x0i + wk1i * x0r;\\n  x0r = a[10] - a[27];\\n  x0i = a[11] + a[26];\\n  x2r = wk3i * x0r - wk3r * x0i;\\n  x2i = wk3i * x0i + wk3r * x0r;\\n  y1r = x1r + x2r;\\n  y1i = x1i + x2i;\\n  y5r = x1r - x2r;\\n  y5i = x1i - x2i;\\n  x0r = a[2] + a[19];\\n  x0i = a[3] - a[18];\\n  x1r = wk3r * x0r - wk3i * x0i;\\n  x1i = wk3r * x0i + wk3i * x0r;\\n  x0r = a[10] + a[27];\\n  x0i = a[11] - a[26];\\n  x2r = wk1r * x0r + wk1i * x0i;\\n  x2i = wk1r * x0i - wk1i * x0r;\\n  y9r = x1r - x2r;\\n  y9i = x1i - x2i;\\n  y13r = x1r + x2r;\\n  y13i = x1i + x2i;\\n  x0r = a[4] - a[21];\\n  x0i = a[5] + a[20];\\n  x1r = wk2r * x0r - wk2i * x0i;\\n  x1i = wk2r * x0i + wk2i * x0r;\\n  x0r = a[12] - a[29];\\n  x0i = a[13] + a[28];\\n  x2r = wk2i * x0r - wk2r * x0i;\\n  x2i = wk2i * x0i + wk2r * x0r;\\n  y2r = x1r + x2r;\\n  y2i = x1i + x2i;\\n  y6r = x1r - x2r;\\n  y6i = x1i - x2i;\\n  x0r = a[4] + a[21];\\n  x0i = a[5] - a[20];\\n  x1r = wk2i * x0r - wk2r * x0i;\\n  x1i = wk2i * x0i + wk2r * x0r;\\n  x0r = a[12] + a[29];\\n  x0i = a[13] - a[28];\\n  x2r = wk2r * x0r - wk2i * x0i;\\n  x2i = wk2r * x0i + wk2i * x0r;\\n  y10r = x1r - x2r;\\n  y10i = x1i - x2i;\\n  y14r = x1r + x2r;\\n  y14i = x1i + x2i;\\n  x0r = a[6] - a[23];\\n  x0i = a[7] + a[22];\\n  x1r = wk3r * x0r - wk3i * x0i;\\n  x1i = wk3r * x0i + wk3i * x0r;\\n  x0r = a[14] - a[31];\\n  x0i = a[15] + a[30];\\n  x2r = wk1i * x0r - wk1r * x0i;\\n  x2i = wk1i * x0i + wk1r * x0r;\\n  y3r = x1r + x2r;\\n  y3i = x1i + x2i;\\n  y7r = x1r - x2r;\\n  y7i = x1i - x2i;\\n  x0r = a[6] + a[23];\\n  x0i = a[7] - a[22];\\n  x1r = wk1i * x0r + wk1r * x0i;\\n  x1i = wk1i * x0i - wk1r * x0r;\\n  x0r = a[14] + a[31];\\n  x0i = a[15] - a[30];\\n  x2r = wk3i * x0r - wk3r * x0i;\\n  x2i = wk3i * x0i + wk3r * x0r;\\n  y11r = x1r + x2r;\\n  y11i = x1i + x2i;\\n  y15r = x1r - x2r;\\n  y15i = x1i - x2i;\\n  x1r = y0r + y2r;\\n  x1i = y0i + y2i;\\n  x2r = y1r + y3r;\\n  x2i = y1i + y3i;\\n  a[0] = x1r + x2r;\\n  a[1] = x1i + x2i;\\n  a[2] = x1r - x2r;\\n  a[3] = x1i - x2i;\\n  x1r = y0r - y2r;\\n  x1i = y0i - y2i;\\n  x2r = y1r - y3r;\\n  x2i = y1i - y3i;\\n  a[4] = x1r - x2i;\\n  a[5] = x1i + x2r;\\n  a[6] = x1r + x2i;\\n  a[7] = x1i - x2r;\\n  x1r = y4r - y6i;\\n  x1i = y4i + y6r;\\n  x0r = y5r - y7i;\\n  x0i = y5i + y7r;\\n  x2r = wn4r * (x0r - x0i);\\n  x2i = wn4r * (x0i + x0r);\\n  a[8] = x1r + x2r;\\n  a[9] = x1i + x2i;\\n  a[10] = x1r - x2r;\\n  a[11] = x1i - x2i;\\n  x1r = y4r + y6i;\\n  x1i = y4i - y6r;\\n  x0r = y5r + y7i;\\n  x0i = y5i - y7r;\\n  x2r = wn4r * (x0r - x0i);\\n  x2i = wn4r * (x0i + x0r);\\n  a[12] = x1r - x2i;\\n  a[13] = x1i + x2r;\\n  a[14] = x1r + x2i;\\n  a[15] = x1i - x2r;\\n  x1r = y8r + y10r;\\n  x1i = y8i + y10i;\\n  x2r = y9r - y11r;\\n  x2i = y9i - y11i;\\n  a[16] = x1r + x2r;\\n  a[17] = x1i + x2i;\\n  a[18] = x1r - x2r;\\n  a[19] = x1i - x2i;\\n  x1r = y8r - y10r;\\n  x1i = y8i - y10i;\\n  x2r = y9r + y11r;\\n  x2i = y9i + y11i;\\n  a[20] = x1r - x2i;\\n  a[21] = x1i + x2r;\\n  a[22] = x1r + x2i;\\n  a[23] = x1i - x2r;\\n  x1r = y12r - y14i;\\n  x1i = y12i + y14r;\\n  x0r = y13r + y15i;\\n  x0i = y13i - y15r;\\n  x2r = wn4r * (x0r - x0i);\\n  x2i = wn4r * (x0i + x0r);\\n  a[24] = x1r + x2r;\\n  a[25] = x1i + x2i;\\n  a[26] = x1r - x2r;\\n  a[27] = x1i - x2i;\\n  x1r = y12r + y14i;\\n  x1i = y12i - y14r;\\n  x0r = y13r - y15i;\\n  x0i = y13i + y15r;\\n  x2r = wn4r * (x0r - x0i);\\n  x2i = wn4r * (x0i + x0r);\\n  a[28] = x1r - x2i;\\n  a[29] = x1i + x2r;\\n  a[30] = x1r + x2i;\\n  a[31] = x1i - x2r;\\n}', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void cftf081(float* a, float* w)\\n{\\n  float wn4r, x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i, y0r, y0i, y1r, y1i, y2r,\\n      y2i, y3r, y3i, y4r, y4i, y5r, y5i, y6r, y6i, y7r, y7i;\\n\\n  wn4r = w[1];\\n  x0r = a[0] + a[8];\\n  x0i = a[1] + a[9];\\n  x1r = a[0] - a[8];\\n  x1i = a[1] - a[9];\\n  x2r = a[4] + a[12];\\n  x2i = a[5] + a[13];\\n  x3r = a[4] - a[12];\\n  x3i = a[5] - a[13];\\n  y0r = x0r + x2r;\\n  y0i = x0i + x2i;\\n  y2r = x0r - x2r;\\n  y2i = x0i - x2i;\\n  y1r = x1r - x3i;\\n  y1i = x1i + x3r;\\n  y3r = x1r + x3i;\\n  y3i = x1i - x3r;\\n  x0r = a[2] + a[10];\\n  x0i = a[3] + a[11];\\n  x1r = a[2] - a[10];\\n  x1i = a[3] - a[11];\\n  x2r = a[6] + a[14];\\n  x2i = a[7] + a[15];\\n  x3r = a[6] - a[14];\\n  x3i = a[7] - a[15];\\n  y4r = x0r + x2r;\\n  y4i = x0i + x2i;\\n  y6r = x0r - x2r;\\n  y6i = x0i - x2i;\\n  x0r = x1r - x3i;\\n  x0i = x1i + x3r;\\n  x2r = x1r + x3i;\\n  x2i = x1i - x3r;\\n  y5r = wn4r * (x0r - x0i);\\n  y5i = wn4r * (x0r + x0i);\\n  y7r = wn4r * (x2r - x2i);\\n  y7i = wn4r * (x2r + x2i);\\n  a[8] = y1r + y5r;\\n  a[9] = y1i + y5i;\\n  a[10] = y1r - y5r;\\n  a[11] = y1i - y5i;\\n  a[12] = y3r - y7i;\\n  a[13] = y3i + y7r;\\n  a[14] = y3r + y7i;\\n  a[15] = y3i - y7r;\\n  a[0] = y0r + y4r;\\n  a[1] = y0i + y4i;\\n  a[2] = y0r - y4r;\\n  a[3] = y0i - y4i;\\n  a[4] = y2r - y6i;\\n  a[5] = y2i + y6r;\\n  a[6] = y2r + y6i;\\n  a[7] = y2i - y6r;\\n}\\n\\nvoid cftf082(float* a, float* w)\\n{\\n  float wn4r, wk1r, wk1i, x0r, x0i, x1r, x1i, y0r, y0i, y1r, y1i, y2r, y2i, y3r,\\n      y3i, y4r, y4i, y5r, y5i, y6r, y6i, y7r, y7i;\\n\\n  wn4r = w[1];\\n  wk1r = w[2];\\n  wk1i = w[3];\\n  y0r = a[0] - a[9];\\n  y0i = a[1] + a[8];\\n  y1r = a[0] + a[9];\\n  y1i = a[1] - a[8];\\n  x0r = a[4] - a[13];\\n  x0i = a[5] + a[12];\\n  y2r = wn4r * (x0r - x0i);\\n  y2i = wn4r * (x0i + x0r);\\n  x0r = a[4] + a[13];\\n  x0i = a[5] - a[12];\\n  y3r = wn4r * (x0r - x0i);\\n  y3i = wn4r * (x0i + x0r);\\n  x0r = a[2] - a[11];\\n  x0i = a[3] + a[10];\\n  y4r = wk1r * x0r - wk1i * x0i;\\n  y4i = wk1r * x0i + wk1i * x0r;\\n  x0r = a[2] + a[11];\\n  x0i = a[3] - a[10];\\n  y5r = wk1i * x0r - wk1r * x0i;\\n  y5i = wk1i * x0i + wk1r * x0r;\\n  x0r = a[6] - a[15];\\n  x0i = a[7] + a[14];\\n  y6r = wk1i * x0r - wk1r * x0i;\\n  y6i = wk1i * x0i + wk1r * x0r;\\n  x0r = a[6] + a[15];\\n  x0i = a[7] - a[14];\\n  y7r = wk1r * x0r - wk1i * x0i;\\n  y7i = wk1r * x0i + wk1i * x0r;\\n  x0r = y0r + y2r;\\n  x0i = y0i + y2i;\\n  x1r = y4r + y6r;\\n  x1i = y4i + y6i;\\n  a[0] = x0r + x1r;\\n  a[1] = x0i + x1i;\\n  a[2] = x0r - x1r;\\n  a[3] = x0i - x1i;\\n  x0r = y0r - y2r;\\n  x0i = y0i - y2i;\\n  x1r = y4r - y6r;\\n  x1i = y4i - y6i;\\n  a[4] = x0r - x1i;\\n  a[5] = x0i + x1r;\\n  a[6] = x0r + x1i;\\n  a[7] = x0i - x1r;\\n  x0r = y1r - y3i;\\n  x0i = y1i + y3r;\\n  x1r = y5r - y7r;\\n  x1i = y5i - y7i;\\n  a[8] = x0r + x1r;\\n  a[9] = x0i + x1i;\\n  a[10] = x0r - x1r;\\n  a[11] = x0i - x1i;\\n  x0r = y1r + y3i;\\n  x0i = y1i - y3r;\\n  x1r = y5r + y7r;\\n  x1i = y5i + y7i;\\n  a[12] = x0r - x1i;\\n  a[13] = x0i + x1r;\\n  a[14] = x0r + x1i;\\n  a[15] = x0i - x1r;\\n}\\n\\nvoid cftf040(float* a)\\n{\\n  float x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;\\n\\n  x0r = a[0] + a[4];\\n  x0i = a[1] + a[5];\\n  x1r = a[0] - a[4];\\n  x1i = a[1] - a[5];\\n  x2r = a[2] + a[6];\\n  x2i = a[3] + a[7];\\n  x3r = a[2] - a[6];\\n  x3i = a[3] - a[7];\\n  a[0] = x0r + x2r;\\n  a[1] = x0i + x2i;\\n  a[2] = x1r - x3i;\\n  a[3] = x1i + x3r;\\n  a[4] = x0r - x2r;\\n  a[5] = x0i - x2i;\\n  a[6] = x1r + x3i;\\n  a[7] = x1i - x3r;\\n}\\n\\nvoid cftb040(float* a)\\n{\\n  float x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;\\n\\n  x0r = a[0] + a[4];\\n  x0i = a[1] + a[5];\\n  x1r = a[0] - a[4];\\n  x1i = a[1] - a[5];\\n  x2r = a[2] + a[6];\\n  x2i = a[3] + a[7];\\n  x3r = a[2] - a[6];\\n  x3i = a[3] - a[7];\\n  a[0] = x0r + x2r;\\n  a[1] = x0i + x2i;\\n  a[2] = x1r + x3i;\\n  a[3] = x1i - x3r;\\n  a[4] = x0r - x2r;\\n  a[5] = x0i - x2i;\\n  a[6] = x1r - x3i;\\n  a[7] = x1i + x3r;\\n}\\n\\nvoid cftx020(float* a)\\n{\\n  float x0r, x0i;\\n\\n  x0r = a[0] - a[2];\\n  x0i = a[1] - a[3];\\n  a[0] += a[2];\\n  a[1] += a[3];\\n  a[2] = x0r;\\n  a[3] = x0i;\\n}\\n\\nvoid rftfsub(int n, float* a, int nc, float* c)\\n{\\n  int j, k, kk, ks, m;\\n  float wkr, wki, xr, xi, yr, yi;', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void rftfsub(int n, float* a, int nc, float* c)\\n{\\n  int j, k, kk, ks, m;\\n  float wkr, wki, xr, xi, yr, yi;\\n\\n  m = n >> 1;\\n  ks = 2 * nc / m;\\n  kk = 0;\\n  for (j = 2; j < m; j += 2) {\\n    k = n - j;\\n    kk += ks;\\n    wkr = 0.5 - c[nc - kk];\\n    wki = c[kk];\\n    xr = a[j] - a[k];\\n    xi = a[j + 1] + a[k + 1];\\n    yr = wkr * xr - wki * xi;\\n    yi = wkr * xi + wki * xr;\\n    a[j] -= yr;\\n    a[j + 1] -= yi;\\n    a[k] += yr;\\n    a[k + 1] -= yi;\\n  }\\n}\\n\\nvoid rftbsub(int n, float* a, int nc, float* c)\\n{\\n  int j, k, kk, ks, m;\\n  float wkr, wki, xr, xi, yr, yi;\\n\\n  m = n >> 1;\\n  ks = 2 * nc / m;\\n  kk = 0;\\n  for (j = 2; j < m; j += 2) {\\n    k = n - j;\\n    kk += ks;\\n    wkr = 0.5 - c[nc - kk];\\n    wki = c[kk];\\n    xr = a[j] - a[k];\\n    xi = a[j + 1] + a[k + 1];\\n    yr = wkr * xr + wki * xi;\\n    yi = wkr * xi - wki * xr;\\n    a[j] -= yr;\\n    a[j + 1] -= yi;\\n    a[k] += yr;\\n    a[k + 1] -= yi;\\n  }\\n}\\n\\nvoid dctsub(int n, float* a, int nc, float* c)\\n{\\n  int j, k, kk, ks, m;\\n  float wkr, wki, xr;\\n\\n  m = n >> 1;\\n  ks = nc / n;\\n  kk = 0;\\n  for (j = 1; j < m; j++) {\\n    k = n - j;\\n    kk += ks;\\n    wkr = c[kk] - c[nc - kk];\\n    wki = c[kk] + c[nc - kk];\\n    xr = wki * a[j] - wkr * a[k];\\n    a[j] = wkr * a[j] + wki * a[k];\\n    a[k] = xr;\\n  }\\n  a[m] *= c[0];\\n}\\n\\nvoid dstsub(int n, float* a, int nc, float* c)\\n{\\n  int j, k, kk, ks, m;\\n  float wkr, wki, xr;\\n\\n  m = n >> 1;\\n  ks = nc / n;\\n  kk = 0;\\n  for (j = 1; j < m; j++) {\\n    k = n - j;\\n    kk += ks;\\n    wkr = c[kk] - c[nc - kk];\\n    wki = c[kk] + c[nc - kk];\\n    xr = wki * a[k] - wkr * a[j];\\n    a[k] = wkr * a[k] + wki * a[j];\\n    a[j] = xr;\\n  }\\n  a[m] *= c[0];\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/fftsg.cpp', 'file_path': 'src/gpl/src/fftsg.cpp', 'file_name': 'fftsg.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n/*\\nFast Fourier/Cosine/Sine Transform\\n    dimension   :two\\n    data length :power of 2\\n    decimation  :frequency\\n    radix       :split-radix, row-column\\n    data        :inplace\\n    table       :use\\nfunctions\\n    cdft2d: Complex Discrete Fourier Transform\\n    rdft2d: Real Discrete Fourier Transform\\n    ddct2d: Discrete Cosine Transform\\n    ddst2d: Discrete Sine Transform\\nfunction prototypes\\n    void cdft2d(int, int, int, float   **, float   *, int *, float   *);\\n    void rdft2d(int, int, int, float   **, float   *, int *, float   *);\\n    void rdft2dsort(int, int, int, float   **);\\n    void ddct2d(int, int, int, float   **, float   *, int *, float   *);\\n    void ddst2d(int, int, int, float   **, float   *, int *, float   *);\\nnecessary package\\n    fftsg.c  : 1D-FFT package\\nmacro definitions\\n    USE_FFT2D_PTHREADS : default=not defined\\n        FFT2D_MAX_THREADS     : must be 2^N, default=4\\n        FFT2D_THREADS_BEGIN_N : default=65536\\n    USE_FFT2D_WINTHREADS : default=not defined\\n        FFT2D_MAX_THREADS     : must be 2^N, default=4\\n        FFT2D_THREADS_BEGIN_N : default=131072', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='-------- Complex DFT (Discrete Fourier Transform) --------\\n    [definition]\\n        <case1>\\n            X[k1][k2] = sum_j1=0^n1-1 sum_j2=0^n2-1 x[j1][j2] *\\n                            exp(2*pi*i*j1*k1/n1) *\\n                            exp(2*pi*i*j2*k2/n2), 0<=k1<n1, 0<=k2<n2\\n        <case2>\\n            X[k1][k2] = sum_j1=0^n1-1 sum_j2=0^n2-1 x[j1][j2] *\\n                            exp(-2*pi*i*j1*k1/n1) *\\n                            exp(-2*pi*i*j2*k2/n2), 0<=k1<n1, 0<=k2<n2\\n        (notes: sum_j=0^n-1 is a summation from j=0 to n-1)\\n    [usage]\\n        <case1>\\n            ip[0] = 0; // first time only\\n            cdft2d(n1, 2*n2, 1, a, t, ip, w);\\n        <case2>\\n            ip[0] = 0; // first time only\\n            cdft2d(n1, 2*n2, -1, a, t, ip, w);\\n    [parameters]\\n        n1     :data length (int)\\n                n1 >= 1, n1 = power of 2\\n        2*n2   :data length (int)\\n                n2 >= 1, n2 = power of 2\\n        a[0...n1-1][0...2*n2-1]\\n               :input/output data (float   **)\\n                input data\\n                    a[j1][2*j2] = Re(x[j1][j2]),\\n                    a[j1][2*j2+1] = Im(x[j1][j2]),\\n                    0<=j1<n1, 0<=j2<n2\\n                output data\\n                    a[k1][2*k2] = Re(X[k1][k2]),\\n                    a[k1][2*k2+1] = Im(X[k1][k2]),\\n                    0<=k1<n1, 0<=k2<n2\\n        t[0...*]\\n               :work area (float   *)\\n                length of t >= 8*n1,                   if single thread,\\n                length of t >= 8*n1*FFT2D_MAX_THREADS, if multi threads,\\n                t is dynamically allocated, if t == NULL.\\n        ip[0...*]\\n               :work area for bit reversal (int *)\\n                length of ip >= 2+sqrt(n)\\n                (n = max(n1, n2))\\n                ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...*]\\n               :cos/sin table (float   *)\\n                length of w >= max(n1/2, n2/2)\\n                w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            cdft2d(n1, 2*n2, -1, a, t, ip, w);\\n        is\\n            cdft2d(n1, 2*n2, 1, a, t, ip, w);\\n            for (j1 = 0; j1 <= n1 - 1; j1++) {\\n                for (j2 = 0; j2 <= 2 * n2 - 1; j2++) {\\n                    a[j1][j2] *= 1.0 / n1 / n2;\\n                }\\n            }\\n        .', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='-------- Real DFT / Inverse of Real DFT --------\\n    [definition]\\n        <case1> RDFT\\n            R[k1][k2] = sum_j1=0^n1-1 sum_j2=0^n2-1 a[j1][j2] *\\n                            cos(2*pi*j1*k1/n1 + 2*pi*j2*k2/n2),\\n                            0<=k1<n1, 0<=k2<n2\\n            I[k1][k2] = sum_j1=0^n1-1 sum_j2=0^n2-1 a[j1][j2] *\\n                            sin(2*pi*j1*k1/n1 + 2*pi*j2*k2/n2),\\n                            0<=k1<n1, 0<=k2<n2\\n        <case2> IRDFT (excluding scale)\\n            a[k1][k2] = (1/2) * sum_j1=0^n1-1 sum_j2=0^n2-1\\n                            (R[j1][j2] *\\n                            cos(2*pi*j1*k1/n1 + 2*pi*j2*k2/n2) +\\n                            I[j1][j2] *\\n                            sin(2*pi*j1*k1/n1 + 2*pi*j2*k2/n2)),\\n                            0<=k1<n1, 0<=k2<n2\\n        (notes: R[n1-k1][n2-k2] = R[k1][k2],\\n                I[n1-k1][n2-k2] = -I[k1][k2],\\n                R[n1-k1][0] = R[k1][0],\\n                I[n1-k1][0] = -I[k1][0],\\n                R[0][n2-k2] = R[0][k2],\\n                I[0][n2-k2] = -I[0][k2],\\n                0<k1<n1, 0<k2<n2)\\n    [usage]\\n        <case1>\\n            ip[0] = 0; // first time only\\n            rdft2d(n1, n2, 1, a, t, ip, w);\\n        <case2>\\n            ip[0] = 0; // first time only\\n            rdft2d(n1, n2, -1, a, t, ip, w);\\n    [parameters]\\n        n1     :data length (int)\\n                n1 >= 2, n1 = power of 2\\n        n2     :data length (int)\\n                n2 >= 2, n2 = power of 2\\n        a[0...n1-1][0...n2-1]\\n               :input/output data (float   **)\\n                <case1>\\n                    output data\\n                        a[k1][2*k2] = R[k1][k2] = R[n1-k1][n2-k2],\\n                        a[k1][2*k2+1] = I[k1][k2] = -I[n1-k1][n2-k2],\\n                            0<k1<n1, 0<k2<n2/2,\\n                        a[0][2*k2] = R[0][k2] = R[0][n2-k2],\\n                        a[0][2*k2+1] = I[0][k2] = -I[0][n2-k2],\\n                            0<k2<n2/2,\\n                        a[k1][0] = R[k1][0] = R[n1-k1][0],\\n                        a[k1][1] = I[k1][0] = -I[n1-k1][0],\\n                        a[n1-k1][1] = R[k1][n2/2] = R[n1-k1][n2/2],\\n                        a[n1-k1][0] = -I[k1][n2/2] = I[n1-k1][n2/2],\\n                            0<k1<n1/2,\\n                        a[0][0] = R[0][0],\\n                        a[0][1] = R[0][n2/2],\\n                        a[n1/2][0] = R[n1/2][0],\\n                        a[n1/2][1] = R[n1/2][n2/2]\\n                <case2>\\n                    input data\\n                        a[j1][2*j2] = R[j1][j2] = R[n1-j1][n2-j2],\\n                        a[j1][2*j2+1] = I[j1][j2] = -I[n1-j1][n2-j2],\\n                            0<j1<n1, 0<j2<n2/2,\\n                        a[0][2*j2] = R[0][j2] = R[0][n2-j2],\\n                        a[0][2*j2+1] = I[0][j2] = -I[0][n2-j2],\\n                            0<j2<n2/2,\\n                        a[j1][0] = R[j1][0] = R[n1-j1][0],\\n                        a[j1][1] = I[j1][0] = -I[n1-j1][0],\\n                        a[n1-j1][1] = R[j1][n2/2] = R[n1-j1][n2/2],\\n                        a[n1-j1][0] = -I[j1][n2/2] = I[n1-j1][n2/2],\\n                            0<j1<n1/2,\\n                        a[0][0] = R[0][0],\\n                        a[0][1] = R[0][n2/2],\\n                        a[n1/2][0] = R[n1/2][0],\\n                        a[n1/2][1] = R[n1/2][n2/2]\\n                ---- output ordering ----\\n                    rdft2d(n1, n2, 1, a, t, ip, w);\\n                    rdft2dsort(n1, n2, 1, a);\\n                    // stored data is a[0...n1-1][0...n2+1]:\\n                    // a[k1][2*k2] = R[k1][k2],\\n                    // a[k1][2*k2+1] = I[k1][k2],\\n                    // 0<=k1<n1, 0<=k2<=n2/2.\\n                    // the stored data is larger than the input data!\\n                ---- input ordering ----\\n                    rdft2dsort(n1, n2, -1, a);\\n                    rdft2d(n1, n2, -1, a, t, ip, w);\\n        t[0...*]\\n               :work area (float   *)', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='---- input ordering ----\\n                    rdft2dsort(n1, n2, -1, a);\\n                    rdft2d(n1, n2, -1, a, t, ip, w);\\n        t[0...*]\\n               :work area (float   *)\\n                length of t >= 8*n1,                   if single thread,\\n                length of t >= 8*n1*FFT2D_MAX_THREADS, if multi threads,\\n                t is dynamically allocated, if t == NULL.\\n        ip[0...*]\\n               :work area for bit reversal (int *)\\n                length of ip >= 2+sqrt(n)\\n                (n = max(n1, n2/2))\\n                ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...*]\\n               :cos/sin table (float   *)\\n                length of w >= max(n1/2, n2/4) + n2/4\\n                w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            rdft2d(n1, n2, 1, a, t, ip, w);\\n        is\\n            rdft2d(n1, n2, -1, a, t, ip, w);\\n            for (j1 = 0; j1 <= n1 - 1; j1++) {\\n                for (j2 = 0; j2 <= n2 - 1; j2++) {\\n                    a[j1][j2] *= 2.0 / n1 / n2;\\n                }\\n            }\\n        .', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='-------- DCT (Discrete Cosine Transform) / Inverse of DCT --------\\n    [definition]\\n        <case1> IDCT (excluding scale)\\n            C[k1][k2] = sum_j1=0^n1-1 sum_j2=0^n2-1 a[j1][j2] *\\n                            cos(pi*j1*(k1+1/2)/n1) *\\n                            cos(pi*j2*(k2+1/2)/n2),\\n                            0<=k1<n1, 0<=k2<n2\\n        <case2> DCT\\n            C[k1][k2] = sum_j1=0^n1-1 sum_j2=0^n2-1 a[j1][j2] *\\n                            cos(pi*(j1+1/2)*k1/n1) *\\n                            cos(pi*(j2+1/2)*k2/n2),\\n                            0<=k1<n1, 0<=k2<n2\\n    [usage]\\n        <case1>\\n            ip[0] = 0; // first time only\\n            ddct2d(n1, n2, 1, a, t, ip, w);\\n        <case2>\\n            ip[0] = 0; // first time only\\n            ddct2d(n1, n2, -1, a, t, ip, w);\\n    [parameters]\\n        n1     :data length (int)\\n                n1 >= 2, n1 = power of 2\\n        n2     :data length (int)\\n                n2 >= 2, n2 = power of 2\\n        a[0...n1-1][0...n2-1]\\n               :input/output data (float   **)\\n                output data\\n                    a[k1][k2] = C[k1][k2], 0<=k1<n1, 0<=k2<n2\\n        t[0...*]\\n               :work area (float   *)\\n                length of t >= 4*n1,                   if single thread,\\n                length of t >= 4*n1*FFT2D_MAX_THREADS, if multi threads,\\n                t is dynamically allocated, if t == NULL.\\n        ip[0...*]\\n               :work area for bit reversal (int *)\\n                length of ip >= 2+sqrt(n)\\n                (n = max(n1/2, n2/2))\\n                ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...*]\\n               :cos/sin table (float   *)\\n                length of w >= max(n1*3/2, n2*3/2)\\n                w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            ddct2d(n1, n2, -1, a, t, ip, w);\\n        is\\n            for (j1 = 0; j1 <= n1 - 1; j1++) {\\n                a[j1][0] *= 0.5;\\n            }\\n            for (j2 = 0; j2 <= n2 - 1; j2++) {\\n                a[0][j2] *= 0.5;\\n            }\\n            ddct2d(n1, n2, 1, a, t, ip, w);\\n            for (j1 = 0; j1 <= n1 - 1; j1++) {\\n                for (j2 = 0; j2 <= n2 - 1; j2++) {\\n                    a[j1][j2] *= 4.0 / n1 / n2;\\n                }\\n            }\\n        .', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='-------- DST (Discrete Sine Transform) / Inverse of DST --------\\n    [definition]\\n        <case1> IDST (excluding scale)\\n            S[k1][k2] = sum_j1=1^n1 sum_j2=1^n2 A[j1][j2] *\\n                            sin(pi*j1*(k1+1/2)/n1) *\\n                            sin(pi*j2*(k2+1/2)/n2),\\n                            0<=k1<n1, 0<=k2<n2\\n        <case2> DST\\n            S[k1][k2] = sum_j1=0^n1-1 sum_j2=0^n2-1 a[j1][j2] *\\n                            sin(pi*(j1+1/2)*k1/n1) *\\n                            sin(pi*(j2+1/2)*k2/n2),\\n                            0<k1<=n1, 0<k2<=n2\\n    [usage]\\n        <case1>\\n            ip[0] = 0; // first time only\\n            ddst2d(n1, n2, 1, a, t, ip, w);\\n        <case2>\\n            ip[0] = 0; // first time only\\n            ddst2d(n1, n2, -1, a, t, ip, w);\\n    [parameters]\\n        n1     :data length (int)\\n                n1 >= 2, n1 = power of 2\\n        n2     :data length (int)\\n                n2 >= 2, n2 = power of 2\\n        a[0...n1-1][0...n2-1]\\n               :input/output data (float   **)\\n                <case1>\\n                    input data\\n                        a[j1][j2] = A[j1][j2], 0<j1<n1, 0<j2<n2,\\n                        a[j1][0] = A[j1][n2], 0<j1<n1,\\n                        a[0][j2] = A[n1][j2], 0<j2<n2,\\n                        a[0][0] = A[n1][n2]\\n                        (i.e. A[j1][j2] = a[j1 % n1][j2 % n2])\\n                    output data\\n                        a[k1][k2] = S[k1][k2], 0<=k1<n1, 0<=k2<n2\\n                <case2>\\n                    output data\\n                        a[k1][k2] = S[k1][k2], 0<k1<n1, 0<k2<n2,\\n                        a[k1][0] = S[k1][n2], 0<k1<n1,\\n                        a[0][k2] = S[n1][k2], 0<k2<n2,\\n                        a[0][0] = S[n1][n2]\\n                        (i.e. S[k1][k2] = a[k1 % n1][k2 % n2])\\n        t[0...*]\\n               :work area (float   *)\\n                length of t >= 4*n1,                   if single thread,\\n                length of t >= 4*n1*FFT2D_MAX_THREADS, if multi threads,\\n                t is dynamically allocated, if t == NULL.\\n        ip[0...*]\\n               :work area for bit reversal (int *)\\n                length of ip >= 2+sqrt(n)\\n                (n = max(n1/2, n2/2))\\n                ip[0],ip[1] are pointers of the cos/sin table.\\n        w[0...*]\\n               :cos/sin table (float   *)\\n                length of w >= max(n1*3/2, n2*3/2)\\n                w[],ip[] are initialized if ip[0] == 0.\\n    [remark]\\n        Inverse of\\n            ddst2d(n1, n2, -1, a, t, ip, w);\\n        is\\n            for (j1 = 0; j1 <= n1 - 1; j1++) {\\n                a[j1][0] *= 0.5;\\n            }\\n            for (j2 = 0; j2 <= n2 - 1; j2++) {\\n                a[0][j2] *= 0.5;\\n            }\\n            ddst2d(n1, n2, 1, a, t, ip, w);\\n            for (j1 = 0; j1 <= n1 - 1; j1++) {\\n                for (j2 = 0; j2 <= n2 - 1; j2++) {\\n                    a[j1][j2] *= 4.0 / n1 / n2;\\n                }\\n            }\\n        .\\n*/\\n\\n#include <stdio.h>\\n#include <stdlib.h>\\n#define fft2d_alloc_error_check(p)                        \\\\\\n  {                                                       \\\\\\n    if ((p) == NULL) {                                    \\\\\\n      fprintf(stderr, \"fft2d memory allocation error\\\\n\"); \\\\\\n      exit(1);                                            \\\\\\n    }                                                     \\\\\\n  }', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='#ifdef USE_FFT2D_PTHREADS\\n#define USE_FFT2D_THREADS\\n#ifndef FFT2D_MAX_THREADS\\n#define FFT2D_MAX_THREADS 4\\n#endif\\n#ifndef FFT2D_THREADS_BEGIN_N\\n#define FFT2D_THREADS_BEGIN_N 65536\\n#endif\\n#include <pthread.h>\\n#define fft2d_thread_t pthread_t\\n#define fft2d_thread_create(thp, func, argp)                    \\\\\\n  {                                                             \\\\\\n    if (pthread_create(thp, NULL, func, (void*) (argp)) != 0) { \\\\\\n      fprintf(stderr, \"fft2d thread error\\\\n\");                  \\\\\\n      exit(1);                                                  \\\\\\n    }                                                           \\\\\\n  }\\n#define fft2d_thread_wait(th)                  \\\\\\n  {                                            \\\\\\n    if (pthread_join(th, NULL) != 0) {         \\\\\\n      fprintf(stderr, \"fft2d thread error\\\\n\"); \\\\\\n      exit(1);                                 \\\\\\n    }                                          \\\\\\n  }\\n#endif /* USE_FFT2D_PTHREADS */\\n\\n#ifdef USE_FFT2D_WINTHREADS\\n#define USE_FFT2D_THREADS\\n#ifndef FFT2D_MAX_THREADS\\n#define FFT2D_MAX_THREADS 4\\n#endif\\n#ifndef FFT2D_THREADS_BEGIN_N\\n#define FFT2D_THREADS_BEGIN_N 131072\\n#endif\\n#include <windows.h>\\n#define fft2d_thread_t HANDLE\\n#define fft2d_thread_create(thp, func, argp)                                  \\\\\\n  {                                                                           \\\\\\n    DWORD thid;                                                               \\\\\\n    *(thp) = CreateThread(                                                    \\\\\\n        NULL, 0, (LPTHREAD_START_ROUTINE) (func), (LPVOID) (argp), 0, &thid); \\\\\\n    if (*(thp) == 0) {                                                        \\\\\\n      fprintf(stderr, \"fft2d thread error\\\\n\");                                \\\\\\n      exit(1);                                                                \\\\\\n    }                                                                         \\\\\\n  }\\n#define fft2d_thread_wait(th)          \\\\\\n  {                                    \\\\\\n    WaitForSingleObject(th, INFINITE); \\\\\\n    CloseHandle(th);                   \\\\\\n  }\\n#endif /* USE_FFT2D_WINTHREADS */\\n\\nnamespace gpl {\\n\\nvoid cdft2d(int n1, int n2, int isgn, float** a, float* t, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void cdft(int n, int isgn, float* a, int* ip, float* w);\\n  void cdft2d_sub(\\n      int n1, int n2, int isgn, float** a, float* t, int* ip, float* w);\\n#ifdef USE_FFT2D_THREADS\\n  void xdft2d0_subth(\\n      int n1, int n2, int icr, int isgn, float** a, int* ip, float* w);\\n  void cdft2d_subth(\\n      int n1, int n2, int isgn, float** a, float* t, int* ip, float* w);\\n#endif /* USE_FFT2D_THREADS */\\n  int n, itnull, nthread, nt, i;\\n\\n  n = n1 << 1;\\n  if (n < n2) {\\n    n = n2;\\n  }\\n  if (n > (ip[0] << 2)) {\\n    makewt(n >> 2, ip, w);\\n  }\\n  itnull = 0;\\n  if (t == NULL) {\\n    itnull = 1;\\n    nthread = 1;\\n#ifdef USE_FFT2D_THREADS\\n    nthread = FFT2D_MAX_THREADS;\\n#endif /* USE_FFT2D_THREADS */\\n    nt = 8 * nthread * n1;\\n    if (n2 == 4 * nthread) {\\n      nt >>= 1;\\n    } else if (n2 < 4 * nthread) {\\n      nt >>= 2;\\n    }\\n    t = (float*) malloc(sizeof(float) * nt);\\n    fft2d_alloc_error_check(t);\\n  }\\n#ifdef USE_FFT2D_THREADS\\n  if ((float) n1 * n2 >= (float) FFT2D_THREADS_BEGIN_N) {\\n    xdft2d0_subth(n1, n2, 0, isgn, a, ip, w);\\n    cdft2d_subth(n1, n2, isgn, a, t, ip, w);\\n  } else\\n#endif /* USE_FFT2D_THREADS */\\n  {\\n    for (i = 0; i < n1; i++) {\\n      cdft(n2, isgn, a[i], ip, w);\\n    }\\n    cdft2d_sub(n1, n2, isgn, a, t, ip, w);\\n  }\\n  if (itnull != 0) {\\n    free(t);\\n  }\\n}', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void rdft2d(int n1, int n2, int isgn, float** a, float* t, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void rdft(int n, int isgn, float* a, int* ip, float* w);\\n  void cdft2d_sub(\\n      int n1, int n2, int isgn, float** a, float* t, int* ip, float* w);\\n  void rdft2d_sub(int n1, int isgn, float** a);\\n#ifdef USE_FFT2D_THREADS\\n  void xdft2d0_subth(\\n      int n1, int n2, int icr, int isgn, float** a, int* ip, float* w);\\n  void cdft2d_subth(\\n      int n1, int n2, int isgn, float** a, float* t, int* ip, float* w);\\n#endif /* USE_FFT2D_THREADS */\\n  int n, nw, nc, itnull, nthread, nt, i;\\n\\n  n = n1 << 1;\\n  if (n < n2) {\\n    n = n2;\\n  }\\n  nw = ip[0];\\n  if (n > (nw << 2)) {\\n    nw = n >> 2;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n2 > (nc << 2)) {\\n    nc = n2 >> 2;\\n    makect(nc, ip, w + nw);\\n  }\\n  itnull = 0;\\n  if (t == NULL) {\\n    itnull = 1;\\n    nthread = 1;\\n#ifdef USE_FFT2D_THREADS\\n    nthread = FFT2D_MAX_THREADS;\\n#endif /* USE_FFT2D_THREADS */\\n    nt = 8 * nthread * n1;\\n    if (n2 == 4 * nthread) {\\n      nt >>= 1;\\n    } else if (n2 < 4 * nthread) {\\n      nt >>= 2;\\n    }\\n    t = (float*) malloc(sizeof(float) * nt);\\n    fft2d_alloc_error_check(t);\\n  }\\n#ifdef USE_FFT2D_THREADS\\n  if ((float) n1 * n2 >= (float) FFT2D_THREADS_BEGIN_N) {\\n    if (isgn < 0) {\\n      rdft2d_sub(n1, isgn, a);\\n      cdft2d_subth(n1, n2, isgn, a, t, ip, w);\\n    }\\n    xdft2d0_subth(n1, n2, 1, isgn, a, ip, w);\\n    if (isgn >= 0) {\\n      cdft2d_subth(n1, n2, isgn, a, t, ip, w);\\n      rdft2d_sub(n1, isgn, a);\\n    }\\n  } else\\n#endif /* USE_FFT2D_THREADS */\\n  {\\n    if (isgn < 0) {\\n      rdft2d_sub(n1, isgn, a);\\n      cdft2d_sub(n1, n2, isgn, a, t, ip, w);\\n    }\\n    for (i = 0; i < n1; i++) {\\n      rdft(n2, isgn, a[i], ip, w);\\n    }\\n    if (isgn >= 0) {\\n      cdft2d_sub(n1, n2, isgn, a, t, ip, w);\\n      rdft2d_sub(n1, isgn, a);\\n    }\\n  }\\n  if (itnull != 0) {\\n    free(t);\\n  }\\n}\\n\\nvoid rdft2dsort(int n1, int n2, int isgn, float** a)\\n{\\n  int n1h, i;\\n  float x, y;\\n\\n  n1h = n1 >> 1;\\n  if (isgn < 0) {\\n    for (i = n1h + 1; i < n1; i++) {\\n      a[i][0] = a[i][n2 + 1];\\n      a[i][1] = a[i][n2];\\n    }\\n    a[0][1] = a[0][n2];\\n    a[n1h][1] = a[n1h][n2];\\n  } else {\\n    for (i = n1h + 1; i < n1; i++) {\\n      y = a[i][0];\\n      x = a[i][1];\\n      a[i][n2] = x;\\n      a[i][n2 + 1] = y;\\n      a[n1 - i][n2] = x;\\n      a[n1 - i][n2 + 1] = -y;\\n      a[i][0] = a[n1 - i][0];\\n      a[i][1] = -a[n1 - i][1];\\n    }\\n    a[0][n2] = a[0][1];\\n    a[0][n2 + 1] = 0;\\n    a[0][1] = 0;\\n    a[n1h][n2] = a[n1h][1];\\n    a[n1h][n2 + 1] = 0;\\n    a[n1h][1] = 0;\\n  }\\n}\\n\\nvoid ddcst2d(int n1, int n2, int isgn, float** a, float* t, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void ddct(int n, int isgn, float* a, int* ip, float* w);\\n  void ddst(int n, int isgn, float* a, int* ip, float* w);\\n  void ddxt2d_sub(int n1,\\n                  int n2,\\n                  int ics,\\n                  int isgn,\\n                  float** a,\\n                  float* t,\\n                  int* ip,\\n                  float* w);\\n#ifdef USE_FFT2D_THREADS\\n  void ddxt2d0_subth(\\n      int n1, int n2, int ics, int isgn, float** a, int* ip, float* w);\\n  void ddxt2d_subth(int n1,\\n                    int n2,\\n                    int ics,\\n                    int isgn,\\n                    float** a,\\n                    float* t,\\n                    int* ip,\\n                    float* w);\\n#endif /* USE_FFT2D_THREADS */\\n  int n, nw, nc, itnull, nthread, nt, i;', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='n = n1;\\n  if (n < n2) {\\n    n = n2;\\n  }\\n  nw = ip[0];\\n  if (n > (nw << 2)) {\\n    nw = n >> 2;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n > nc) {\\n    nc = n;\\n    makect(nc, ip, w + nw);\\n  }\\n  itnull = 0;\\n  if (t == NULL) {\\n    itnull = 1;\\n    nthread = 1;\\n#ifdef USE_FFT2D_THREADS\\n    nthread = FFT2D_MAX_THREADS;\\n#endif /* USE_FFT2D_THREADS */\\n    nt = 4 * nthread * n1;\\n    if (n2 == 2 * nthread) {\\n      nt >>= 1;\\n    } else if (n2 < 2 * nthread) {\\n      nt >>= 2;\\n    }\\n    t = (float*) malloc(sizeof(float) * nt);\\n    fft2d_alloc_error_check(t);\\n  }\\n#ifdef USE_FFT2D_THREADS\\n  if ((float) n1 * n2 >= (float) FFT2D_THREADS_BEGIN_N) {\\n    ddxt2d0_subth(n1, n2, 1, isgn, a, ip, w);\\n    ddxt2d_subth(n1, n2, 0, isgn, a, t, ip, w);\\n  } else\\n#endif /* USE_FFT2D_THREADS */\\n  {\\n    for (i = 0; i < n1; i++) {\\n      ddst(n2, isgn, a[i], ip, w);\\n    }\\n    ddxt2d_sub(n1, n2, 0, isgn, a, t, ip, w);\\n  }\\n  if (itnull != 0) {\\n    free(t);\\n  }\\n}\\n\\nvoid ddsct2d(int n1, int n2, int isgn, float** a, float* t, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void ddct(int n, int isgn, float* a, int* ip, float* w);\\n  void ddst(int n, int isgn, float* a, int* ip, float* w);\\n  void ddxt2d_sub(int n1,\\n                  int n2,\\n                  int ics,\\n                  int isgn,\\n                  float** a,\\n                  float* t,\\n                  int* ip,\\n                  float* w);\\n#ifdef USE_FFT2D_THREADS\\n  void ddxt2d0_subth(\\n      int n1, int n2, int ics, int isgn, float** a, int* ip, float* w);\\n  void ddxt2d_subth(int n1,\\n                    int n2,\\n                    int ics,\\n                    int isgn,\\n                    float** a,\\n                    float* t,\\n                    int* ip,\\n                    float* w);\\n#endif /* USE_FFT2D_THREADS */\\n  int n, nw, nc, itnull, nthread, nt, i;\\n\\n  n = n1;\\n  if (n < n2) {\\n    n = n2;\\n  }\\n  nw = ip[0];\\n  if (n > (nw << 2)) {\\n    nw = n >> 2;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n > nc) {\\n    nc = n;\\n    makect(nc, ip, w + nw);\\n  }\\n  itnull = 0;\\n  if (t == NULL) {\\n    itnull = 1;\\n    nthread = 1;\\n#ifdef USE_FFT2D_THREADS\\n    nthread = FFT2D_MAX_THREADS;\\n#endif /* USE_FFT2D_THREADS */\\n    nt = 4 * nthread * n1;\\n    if (n2 == 2 * nthread) {\\n      nt >>= 1;\\n    } else if (n2 < 2 * nthread) {\\n      nt >>= 2;\\n    }\\n    t = (float*) malloc(sizeof(float) * nt);\\n    fft2d_alloc_error_check(t);\\n  }\\n#ifdef USE_FFT2D_THREADS\\n  if ((float) n1 * n2 >= (float) FFT2D_THREADS_BEGIN_N) {\\n    ddxt2d0_subth(n1, n2, 0, isgn, a, ip, w);\\n    ddxt2d_subth(n1, n2, 1, isgn, a, t, ip, w);\\n  } else\\n#endif /* USE_FFT2D_THREADS */\\n  {\\n    for (i = 0; i < n1; i++) {\\n      ddct(n2, isgn, a[i], ip, w);\\n    }\\n    ddxt2d_sub(n1, n2, 1, isgn, a, t, ip, w);\\n  }\\n  if (itnull != 0) {\\n    free(t);\\n  }\\n}\\n\\nvoid ddct2d(int n1, int n2, int isgn, float** a, float* t, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void ddct(int n, int isgn, float* a, int* ip, float* w);\\n  void ddxt2d_sub(int n1,\\n                  int n2,\\n                  int ics,\\n                  int isgn,\\n                  float** a,\\n                  float* t,\\n                  int* ip,\\n                  float* w);\\n#ifdef USE_FFT2D_THREADS\\n  void ddxt2d0_subth(\\n      int n1, int n2, int ics, int isgn, float** a, int* ip, float* w);\\n  void ddxt2d_subth(int n1,\\n                    int n2,\\n                    int ics,\\n                    int isgn,\\n                    float** a,\\n                    float* t,\\n                    int* ip,\\n                    float* w);\\n#endif /* USE_FFT2D_THREADS */\\n  int n, nw, nc, itnull, nthread, nt, i;', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='n = n1;\\n  if (n < n2) {\\n    n = n2;\\n  }\\n  nw = ip[0];\\n  if (n > (nw << 2)) {\\n    nw = n >> 2;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n > nc) {\\n    nc = n;\\n    makect(nc, ip, w + nw);\\n  }\\n  itnull = 0;\\n  if (t == NULL) {\\n    itnull = 1;\\n    nthread = 1;\\n#ifdef USE_FFT2D_THREADS\\n    nthread = FFT2D_MAX_THREADS;\\n#endif /* USE_FFT2D_THREADS */\\n    nt = 4 * nthread * n1;\\n    if (n2 == 2 * nthread) {\\n      nt >>= 1;\\n    } else if (n2 < 2 * nthread) {\\n      nt >>= 2;\\n    }\\n    t = (float*) malloc(sizeof(float) * nt);\\n    fft2d_alloc_error_check(t);\\n  }\\n#ifdef USE_FFT2D_THREADS\\n  if ((float) n1 * n2 >= (float) FFT2D_THREADS_BEGIN_N) {\\n    ddxt2d0_subth(n1, n2, 0, isgn, a, ip, w);\\n    ddxt2d_subth(n1, n2, 0, isgn, a, t, ip, w);\\n  } else\\n#endif /* USE_FFT2D_THREADS */\\n  {\\n    for (i = 0; i < n1; i++) {\\n      ddct(n2, isgn, a[i], ip, w);\\n    }\\n    ddxt2d_sub(n1, n2, 0, isgn, a, t, ip, w);\\n  }\\n  if (itnull != 0) {\\n    free(t);\\n  }\\n}\\n\\nvoid ddst2d(int n1, int n2, int isgn, float** a, float* t, int* ip, float* w)\\n{\\n  void makewt(int nw, int* ip, float* w);\\n  void makect(int nc, int* ip, float* c);\\n  void ddst(int n, int isgn, float* a, int* ip, float* w);\\n  void ddxt2d_sub(int n1,\\n                  int n2,\\n                  int ics,\\n                  int isgn,\\n                  float** a,\\n                  float* t,\\n                  int* ip,\\n                  float* w);\\n#ifdef USE_FFT2D_THREADS\\n  void ddxt2d0_subth(\\n      int n1, int n2, int ics, int isgn, float** a, int* ip, float* w);\\n  void ddxt2d_subth(int n1,\\n                    int n2,\\n                    int ics,\\n                    int isgn,\\n                    float** a,\\n                    float* t,\\n                    int* ip,\\n                    float* w);\\n#endif /* USE_FFT2D_THREADS */\\n  int n, nw, nc, itnull, nthread, nt, i;\\n\\n  n = n1;\\n  if (n < n2) {\\n    n = n2;\\n  }\\n  nw = ip[0];\\n  if (n > (nw << 2)) {\\n    nw = n >> 2;\\n    makewt(nw, ip, w);\\n  }\\n  nc = ip[1];\\n  if (n > nc) {\\n    nc = n;\\n    makect(nc, ip, w + nw);\\n  }\\n  itnull = 0;\\n  if (t == NULL) {\\n    itnull = 1;\\n    nthread = 1;\\n#ifdef USE_FFT2D_THREADS\\n    nthread = FFT2D_MAX_THREADS;\\n#endif /* USE_FFT2D_THREADS */\\n    nt = 4 * nthread * n1;\\n    if (n2 == 2 * nthread) {\\n      nt >>= 1;\\n    } else if (n2 < 2 * nthread) {\\n      nt >>= 2;\\n    }\\n    t = (float*) malloc(sizeof(float) * nt);\\n    fft2d_alloc_error_check(t);\\n  }\\n#ifdef USE_FFT2D_THREADS\\n  if ((float) n1 * n2 >= (float) FFT2D_THREADS_BEGIN_N) {\\n    ddxt2d0_subth(n1, n2, 1, isgn, a, ip, w);\\n    ddxt2d_subth(n1, n2, 1, isgn, a, t, ip, w);\\n  } else\\n#endif /* USE_FFT2D_THREADS */\\n  {\\n    for (i = 0; i < n1; i++) {\\n      ddst(n2, isgn, a[i], ip, w);\\n    }\\n    ddxt2d_sub(n1, n2, 1, isgn, a, t, ip, w);\\n  }\\n  if (itnull != 0) {\\n    free(t);\\n  }\\n}\\n\\n/* -------- child routines -------- */\\n\\nvoid cdft2d_sub(int n1,\\n                int n2,\\n                int isgn,\\n                float** a,\\n                float* t,\\n                int* ip,\\n                float* w)\\n{\\n  void cdft(int n, int isgn, float* a, int* ip, float* w);\\n  int i, j;', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (n2 > 4) {\\n    for (j = 0; j < n2; j += 8) {\\n      for (i = 0; i < n1; i++) {\\n        t[2 * i] = a[i][j];\\n        t[2 * i + 1] = a[i][j + 1];\\n        t[2 * n1 + 2 * i] = a[i][j + 2];\\n        t[2 * n1 + 2 * i + 1] = a[i][j + 3];\\n        t[4 * n1 + 2 * i] = a[i][j + 4];\\n        t[4 * n1 + 2 * i + 1] = a[i][j + 5];\\n        t[6 * n1 + 2 * i] = a[i][j + 6];\\n        t[6 * n1 + 2 * i + 1] = a[i][j + 7];\\n      }\\n      cdft(2 * n1, isgn, t, ip, w);\\n      cdft(2 * n1, isgn, &t[2 * n1], ip, w);\\n      cdft(2 * n1, isgn, &t[4 * n1], ip, w);\\n      cdft(2 * n1, isgn, &t[6 * n1], ip, w);\\n      for (i = 0; i < n1; i++) {\\n        a[i][j] = t[2 * i];\\n        a[i][j + 1] = t[2 * i + 1];\\n        a[i][j + 2] = t[2 * n1 + 2 * i];\\n        a[i][j + 3] = t[2 * n1 + 2 * i + 1];\\n        a[i][j + 4] = t[4 * n1 + 2 * i];\\n        a[i][j + 5] = t[4 * n1 + 2 * i + 1];\\n        a[i][j + 6] = t[6 * n1 + 2 * i];\\n        a[i][j + 7] = t[6 * n1 + 2 * i + 1];\\n      }\\n    }\\n  } else if (n2 == 4) {\\n    for (i = 0; i < n1; i++) {\\n      t[2 * i] = a[i][0];\\n      t[2 * i + 1] = a[i][1];\\n      t[2 * n1 + 2 * i] = a[i][2];\\n      t[2 * n1 + 2 * i + 1] = a[i][3];\\n    }\\n    cdft(2 * n1, isgn, t, ip, w);\\n    cdft(2 * n1, isgn, &t[2 * n1], ip, w);\\n    for (i = 0; i < n1; i++) {\\n      a[i][0] = t[2 * i];\\n      a[i][1] = t[2 * i + 1];\\n      a[i][2] = t[2 * n1 + 2 * i];\\n      a[i][3] = t[2 * n1 + 2 * i + 1];\\n    }\\n  } else if (n2 == 2) {\\n    for (i = 0; i < n1; i++) {\\n      t[2 * i] = a[i][0];\\n      t[2 * i + 1] = a[i][1];\\n    }\\n    cdft(2 * n1, isgn, t, ip, w);\\n    for (i = 0; i < n1; i++) {\\n      a[i][0] = t[2 * i];\\n      a[i][1] = t[2 * i + 1];\\n    }\\n  }\\n}\\n\\nvoid rdft2d_sub(int n1, int isgn, float** a)\\n{\\n  int n1h, i, j;\\n  float xi;\\n\\n  n1h = n1 >> 1;\\n  if (isgn < 0) {\\n    for (i = 1; i < n1h; i++) {\\n      j = n1 - i;\\n      xi = a[i][0] - a[j][0];\\n      a[i][0] += a[j][0];\\n      a[j][0] = xi;\\n      xi = a[j][1] - a[i][1];\\n      a[i][1] += a[j][1];\\n      a[j][1] = xi;\\n    }\\n  } else {\\n    for (i = 1; i < n1h; i++) {\\n      j = n1 - i;\\n      a[j][0] = 0.5 * (a[i][0] - a[j][0]);\\n      a[i][0] -= a[j][0];\\n      a[j][1] = 0.5 * (a[i][1] + a[j][1]);\\n      a[i][1] -= a[j][1];\\n    }\\n  }\\n}\\n\\nvoid ddxt2d_sub(int n1,\\n                int n2,\\n                int ics,\\n                int isgn,\\n                float** a,\\n                float* t,\\n                int* ip,\\n                float* w)\\n{\\n  void ddct(int n, int isgn, float* a, int* ip, float* w);\\n  void ddst(int n, int isgn, float* a, int* ip, float* w);\\n  int i, j;\\n\\n  if (n2 > 2) {\\n    for (j = 0; j < n2; j += 4) {\\n      for (i = 0; i < n1; i++) {\\n        t[i] = a[i][j];\\n        t[n1 + i] = a[i][j + 1];\\n        t[2 * n1 + i] = a[i][j + 2];\\n        t[3 * n1 + i] = a[i][j + 3];\\n      }\\n      if (ics == 0) {\\n        ddct(n1, isgn, t, ip, w);\\n        ddct(n1, isgn, &t[n1], ip, w);\\n        ddct(n1, isgn, &t[2 * n1], ip, w);\\n        ddct(n1, isgn, &t[3 * n1], ip, w);\\n      } else {\\n        ddst(n1, isgn, t, ip, w);\\n        ddst(n1, isgn, &t[n1], ip, w);\\n        ddst(n1, isgn, &t[2 * n1], ip, w);\\n        ddst(n1, isgn, &t[3 * n1], ip, w);\\n      }\\n      for (i = 0; i < n1; i++) {\\n        a[i][j] = t[i];\\n        a[i][j + 1] = t[n1 + i];\\n        a[i][j + 2] = t[2 * n1 + i];\\n        a[i][j + 3] = t[3 * n1 + i];\\n      }\\n    }\\n  } else if (n2 == 2) {\\n    for (i = 0; i < n1; i++) {\\n      t[i] = a[i][0];\\n      t[n1 + i] = a[i][1];\\n    }\\n    if (ics == 0) {\\n      ddct(n1, isgn, t, ip, w);\\n      ddct(n1, isgn, &t[n1], ip, w);\\n    } else {\\n      ddst(n1, isgn, t, ip, w);\\n      ddst(n1, isgn, &t[n1], ip, w);\\n    }\\n    for (i = 0; i < n1; i++) {\\n      a[i][0] = t[i];\\n      a[i][1] = t[n1 + i];\\n    }\\n  }\\n}\\n\\n#ifdef USE_FFT2D_THREADS\\nstruct fft2d_arg_st\\n{\\n  int nthread;\\n  int n0;\\n  int n1;\\n  int n2;\\n  int ic;\\n  int isgn;\\n  float** a;\\n  float* t;\\n  int* ip;\\n  float* w;\\n};\\ntypedef struct fft2d_arg_st fft2d_arg_t;', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void xdft2d0_subth(int n1,\\n                   int n2,\\n                   int icr,\\n                   int isgn,\\n                   float** a,\\n                   int* ip,\\n                   float* w)\\n{\\n  void* xdft2d0_th(void* p);\\n  fft2d_thread_t th[FFT2D_MAX_THREADS];\\n  fft2d_arg_t ag[FFT2D_MAX_THREADS];\\n  int nthread, i;\\n\\n  nthread = FFT2D_MAX_THREADS;\\n  if (nthread > n1) {\\n    nthread = n1;\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    ag[i].nthread = nthread;\\n    ag[i].n0 = i;\\n    ag[i].n1 = n1;\\n    ag[i].n2 = n2;\\n    ag[i].ic = icr;\\n    ag[i].isgn = isgn;\\n    ag[i].a = a;\\n    ag[i].ip = ip;\\n    ag[i].w = w;\\n    fft2d_thread_create(&th[i], xdft2d0_th, &ag[i]);\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    fft2d_thread_wait(th[i]);\\n  }\\n}\\n\\nvoid cdft2d_subth(int n1,\\n                  int n2,\\n                  int isgn,\\n                  float** a,\\n                  float* t,\\n                  int* ip,\\n                  float* w)\\n{\\n  void* cdft2d_th(void* p);\\n  fft2d_thread_t th[FFT2D_MAX_THREADS];\\n  fft2d_arg_t ag[FFT2D_MAX_THREADS];\\n  int nthread, nt, i;\\n\\n  nthread = FFT2D_MAX_THREADS;\\n  nt = 8 * n1;\\n  if (n2 == 4 * FFT2D_MAX_THREADS) {\\n    nt >>= 1;\\n  } else if (n2 < 4 * FFT2D_MAX_THREADS) {\\n    nthread = n2 >> 1;\\n    nt >>= 2;\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    ag[i].nthread = nthread;\\n    ag[i].n0 = i;\\n    ag[i].n1 = n1;\\n    ag[i].n2 = n2;\\n    ag[i].isgn = isgn;\\n    ag[i].a = a;\\n    ag[i].t = &t[nt * i];\\n    ag[i].ip = ip;\\n    ag[i].w = w;\\n    fft2d_thread_create(&th[i], cdft2d_th, &ag[i]);\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    fft2d_thread_wait(th[i]);\\n  }\\n}\\n\\nvoid ddxt2d0_subth(int n1,\\n                   int n2,\\n                   int ics,\\n                   int isgn,\\n                   float** a,\\n                   int* ip,\\n                   float* w)\\n{\\n  void* ddxt2d0_th(void* p);\\n  fft2d_thread_t th[FFT2D_MAX_THREADS];\\n  fft2d_arg_t ag[FFT2D_MAX_THREADS];\\n  int nthread, i;\\n\\n  nthread = FFT2D_MAX_THREADS;\\n  if (nthread > n1) {\\n    nthread = n1;\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    ag[i].nthread = nthread;\\n    ag[i].n0 = i;\\n    ag[i].n1 = n1;\\n    ag[i].n2 = n2;\\n    ag[i].ic = ics;\\n    ag[i].isgn = isgn;\\n    ag[i].a = a;\\n    ag[i].ip = ip;\\n    ag[i].w = w;\\n    fft2d_thread_create(&th[i], ddxt2d0_th, &ag[i]);\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    fft2d_thread_wait(th[i]);\\n  }\\n}\\n\\nvoid ddxt2d_subth(int n1,\\n                  int n2,\\n                  int ics,\\n                  int isgn,\\n                  float** a,\\n                  float* t,\\n                  int* ip,\\n                  float* w)\\n{\\n  void* ddxt2d_th(void* p);\\n  fft2d_thread_t th[FFT2D_MAX_THREADS];\\n  fft2d_arg_t ag[FFT2D_MAX_THREADS];\\n  int nthread, nt, i;\\n\\n  nthread = FFT2D_MAX_THREADS;\\n  nt = 4 * n1;\\n  if (n2 == 2 * FFT2D_MAX_THREADS) {\\n    nt >>= 1;\\n  } else if (n2 < 2 * FFT2D_MAX_THREADS) {\\n    nthread = n2;\\n    nt >>= 2;\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    ag[i].nthread = nthread;\\n    ag[i].n0 = i;\\n    ag[i].n1 = n1;\\n    ag[i].n2 = n2;\\n    ag[i].ic = ics;\\n    ag[i].isgn = isgn;\\n    ag[i].a = a;\\n    ag[i].t = &t[nt * i];\\n    ag[i].ip = ip;\\n    ag[i].w = w;\\n    fft2d_thread_create(&th[i], ddxt2d_th, &ag[i]);\\n  }\\n  for (i = 0; i < nthread; i++) {\\n    fft2d_thread_wait(th[i]);\\n  }\\n}\\n\\nvoid* xdft2d0_th(void* p)\\n{\\n  void cdft(int n, int isgn, float* a, int* ip, float* w);\\n  void rdft(int n, int isgn, float* a, int* ip, float* w);\\n  int nthread, n0, n1, n2, icr, isgn, *ip, i;\\n  float **a, *w;\\n\\n  nthread = ((fft2d_arg_t*) p)->nthread;\\n  n0 = ((fft2d_arg_t*) p)->n0;\\n  n1 = ((fft2d_arg_t*) p)->n1;\\n  n2 = ((fft2d_arg_t*) p)->n2;\\n  icr = ((fft2d_arg_t*) p)->ic;\\n  isgn = ((fft2d_arg_t*) p)->isgn;\\n  a = ((fft2d_arg_t*) p)->a;\\n  ip = ((fft2d_arg_t*) p)->ip;\\n  w = ((fft2d_arg_t*) p)->w;\\n  if (icr == 0) {\\n    for (i = n0; i < n1; i += nthread) {\\n      cdft(n2, isgn, a[i], ip, w);\\n    }\\n  } else {\\n    for (i = n0; i < n1; i += nthread) {\\n      rdft(n2, isgn, a[i], ip, w);\\n    }\\n  }\\n  return (void*) 0;\\n}', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void* cdft2d_th(void* p)\\n{\\n  void cdft(int n, int isgn, float* a, int* ip, float* w);\\n  int nthread, n0, n1, n2, isgn, *ip, i, j;\\n  float **a, *t, *w;\\n\\n  nthread = ((fft2d_arg_t*) p)->nthread;\\n  n0 = ((fft2d_arg_t*) p)->n0;\\n  n1 = ((fft2d_arg_t*) p)->n1;\\n  n2 = ((fft2d_arg_t*) p)->n2;\\n  isgn = ((fft2d_arg_t*) p)->isgn;\\n  a = ((fft2d_arg_t*) p)->a;\\n  t = ((fft2d_arg_t*) p)->t;\\n  ip = ((fft2d_arg_t*) p)->ip;\\n  w = ((fft2d_arg_t*) p)->w;\\n  if (n2 > 4 * nthread) {\\n    for (j = 8 * n0; j < n2; j += 8 * nthread) {\\n      for (i = 0; i < n1; i++) {\\n        t[2 * i] = a[i][j];\\n        t[2 * i + 1] = a[i][j + 1];\\n        t[2 * n1 + 2 * i] = a[i][j + 2];\\n        t[2 * n1 + 2 * i + 1] = a[i][j + 3];\\n        t[4 * n1 + 2 * i] = a[i][j + 4];\\n        t[4 * n1 + 2 * i + 1] = a[i][j + 5];\\n        t[6 * n1 + 2 * i] = a[i][j + 6];\\n        t[6 * n1 + 2 * i + 1] = a[i][j + 7];\\n      }\\n      cdft(2 * n1, isgn, t, ip, w);\\n      cdft(2 * n1, isgn, &t[2 * n1], ip, w);\\n      cdft(2 * n1, isgn, &t[4 * n1], ip, w);\\n      cdft(2 * n1, isgn, &t[6 * n1], ip, w);\\n      for (i = 0; i < n1; i++) {\\n        a[i][j] = t[2 * i];\\n        a[i][j + 1] = t[2 * i + 1];\\n        a[i][j + 2] = t[2 * n1 + 2 * i];\\n        a[i][j + 3] = t[2 * n1 + 2 * i + 1];\\n        a[i][j + 4] = t[4 * n1 + 2 * i];\\n        a[i][j + 5] = t[4 * n1 + 2 * i + 1];\\n        a[i][j + 6] = t[6 * n1 + 2 * i];\\n        a[i][j + 7] = t[6 * n1 + 2 * i + 1];\\n      }\\n    }\\n  } else if (n2 == 4 * nthread) {\\n    for (i = 0; i < n1; i++) {\\n      t[2 * i] = a[i][4 * n0];\\n      t[2 * i + 1] = a[i][4 * n0 + 1];\\n      t[2 * n1 + 2 * i] = a[i][4 * n0 + 2];\\n      t[2 * n1 + 2 * i + 1] = a[i][4 * n0 + 3];\\n    }\\n    cdft(2 * n1, isgn, t, ip, w);\\n    cdft(2 * n1, isgn, &t[2 * n1], ip, w);\\n    for (i = 0; i < n1; i++) {\\n      a[i][4 * n0] = t[2 * i];\\n      a[i][4 * n0 + 1] = t[2 * i + 1];\\n      a[i][4 * n0 + 2] = t[2 * n1 + 2 * i];\\n      a[i][4 * n0 + 3] = t[2 * n1 + 2 * i + 1];\\n    }\\n  } else if (n2 == 2 * nthread) {\\n    for (i = 0; i < n1; i++) {\\n      t[2 * i] = a[i][2 * n0];\\n      t[2 * i + 1] = a[i][2 * n0 + 1];\\n    }\\n    cdft(2 * n1, isgn, t, ip, w);\\n    for (i = 0; i < n1; i++) {\\n      a[i][2 * n0] = t[2 * i];\\n      a[i][2 * n0 + 1] = t[2 * i + 1];\\n    }\\n  }\\n  return (void*) 0;\\n}\\n\\nvoid* ddxt2d0_th(void* p)\\n{\\n  void ddct(int n, int isgn, float* a, int* ip, float* w);\\n  void ddst(int n, int isgn, float* a, int* ip, float* w);\\n  int nthread, n0, n1, n2, ics, isgn, *ip, i;\\n  float **a, *w;\\n\\n  nthread = ((fft2d_arg_t*) p)->nthread;\\n  n0 = ((fft2d_arg_t*) p)->n0;\\n  n1 = ((fft2d_arg_t*) p)->n1;\\n  n2 = ((fft2d_arg_t*) p)->n2;\\n  ics = ((fft2d_arg_t*) p)->ic;\\n  isgn = ((fft2d_arg_t*) p)->isgn;\\n  a = ((fft2d_arg_t*) p)->a;\\n  ip = ((fft2d_arg_t*) p)->ip;\\n  w = ((fft2d_arg_t*) p)->w;\\n  if (ics == 0) {\\n    for (i = n0; i < n1; i += nthread) {\\n      ddct(n2, isgn, a[i], ip, w);\\n    }\\n  } else {\\n    for (i = n0; i < n1; i += nthread) {\\n      ddst(n2, isgn, a[i], ip, w);\\n    }\\n  }\\n  return (void*) 0;\\n}\\n\\nvoid* ddxt2d_th(void* p)\\n{\\n  void ddct(int n, int isgn, float* a, int* ip, float* w);\\n  void ddst(int n, int isgn, float* a, int* ip, float* w);\\n  int nthread, n0, n1, n2, ics, isgn, *ip, i, j;\\n  float **a, *t, *w;', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='nthread = ((fft2d_arg_t*) p)->nthread;\\n  n0 = ((fft2d_arg_t*) p)->n0;\\n  n1 = ((fft2d_arg_t*) p)->n1;\\n  n2 = ((fft2d_arg_t*) p)->n2;\\n  ics = ((fft2d_arg_t*) p)->ic;\\n  isgn = ((fft2d_arg_t*) p)->isgn;\\n  a = ((fft2d_arg_t*) p)->a;\\n  t = ((fft2d_arg_t*) p)->t;\\n  ip = ((fft2d_arg_t*) p)->ip;\\n  w = ((fft2d_arg_t*) p)->w;\\n  if (n2 > 2 * nthread) {\\n    for (j = 4 * n0; j < n2; j += 4 * nthread) {\\n      for (i = 0; i < n1; i++) {\\n        t[i] = a[i][j];\\n        t[n1 + i] = a[i][j + 1];\\n        t[2 * n1 + i] = a[i][j + 2];\\n        t[3 * n1 + i] = a[i][j + 3];\\n      }\\n      if (ics == 0) {\\n        ddct(n1, isgn, t, ip, w);\\n        ddct(n1, isgn, &t[n1], ip, w);\\n        ddct(n1, isgn, &t[2 * n1], ip, w);\\n        ddct(n1, isgn, &t[3 * n1], ip, w);\\n      } else {\\n        ddst(n1, isgn, t, ip, w);\\n        ddst(n1, isgn, &t[n1], ip, w);\\n        ddst(n1, isgn, &t[2 * n1], ip, w);\\n        ddst(n1, isgn, &t[3 * n1], ip, w);\\n      }\\n      for (i = 0; i < n1; i++) {\\n        a[i][j] = t[i];\\n        a[i][j + 1] = t[n1 + i];\\n        a[i][j + 2] = t[2 * n1 + i];\\n        a[i][j + 3] = t[3 * n1 + i];\\n      }\\n    }\\n  } else if (n2 == 2 * nthread) {\\n    for (i = 0; i < n1; i++) {\\n      t[i] = a[i][2 * n0];\\n      t[n1 + i] = a[i][2 * n0 + 1];\\n    }\\n    if (ics == 0) {\\n      ddct(n1, isgn, t, ip, w);\\n      ddct(n1, isgn, &t[n1], ip, w);\\n    } else {\\n      ddst(n1, isgn, t, ip, w);\\n      ddst(n1, isgn, &t[n1], ip, w);\\n    }\\n    for (i = 0; i < n1; i++) {\\n      a[i][2 * n0] = t[i];\\n      a[i][2 * n0 + 1] = t[n1 + i];\\n    }\\n  } else if (n2 == nthread) {\\n    for (i = 0; i < n1; i++) {\\n      t[i] = a[i][n0];\\n    }\\n    if (ics == 0) {\\n      ddct(n1, isgn, t, ip, w);\\n    } else {\\n      ddst(n1, isgn, t, ip, w);\\n    }\\n    for (i = 0; i < n1; i++) {\\n      a[i][n0] = t[i];\\n    }\\n  }\\n  return (void*) 0;\\n}\\n#endif /* USE_FFT2D_THREADS */\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/fftsg2d.cpp', 'file_path': 'src/gpl/src/fftsg2d.cpp', 'file_name': 'fftsg2d.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <cuda_runtime.h>\\n#include <thrust/copy.h>\\n#include <thrust/device_vector.h>\\n#include <thrust/fill.h>\\n#include <thrust/host_vector.h>\\n#include <thrust/sequence.h>\\n\\n#include <Eigen/SparseCore>\\n#include <memory>\\n#include <vector>\\n\\n#include \"cusolverSp.h\"\\n#include \"cusparse.h\"\\n#include \"device_launch_parameters.h\"\\n#include \"odb/db.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace gpl {\\n\\nusing namespace std;\\ntypedef Eigen::SparseMatrix<float, Eigen::RowMajor> SMatrix;\\nclass GpuSolver\\n{\\n public:\\n  GpuSolver(SMatrix& placeInstForceMatrix,\\n            Eigen::VectorXf& fixedInstForceVec,\\n            utl::Logger* logger);\\n  void cusolverCal(Eigen::VectorXf& instLocVec);\\n  float error();\\n  ~GpuSolver();\\n\\n private:\\n  int m_;    // Rows of the SP matrix\\n  int nnz_;  // non-zeros\\n  utl::Logger* log_;\\n  float error_;\\n\\n  // {d_cooRowIndex_, d_cooColIndex_, d_cooVal_} are the device vectors used to\\n  // store the COO formatted triplets.\\n  // https://en.wikipedia.org/wiki/Sparse_matrix#Coordinate_list_(COO)\\n  // d_instLocVec_ and d_fixedInstForceVec_ are the device lists corresponding\\n  // to instLocVec and fixedInstForceVec.\\n  thrust::device_vector<int> d_cooRowIndex_, d_cooColIndex_;\\n  thrust::device_vector<float> d_cooVal_, d_fixedInstForceVec_, d_instLocVec_;\\n\\n  // {r_cooRowIndex_, r_cooColIndex_, r_cooVal_} are the raw pointers to the\\n  // device vectors above.\\n  int *r_cooRowIndex_, *r_cooColIndex_;\\n  float *r_cooVal_, *r_instLocVec_, *r_fixedInstForceVec_;\\n\\n  void cudaerror(cudaError_t code);\\n  void cusparseerror(cusparseStatus_t code);\\n  void cusolvererror(cusolverStatus_t code);\\n};\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/gpuSolver.h', 'file_path': 'src/gpl/src/gpuSolver.h', 'file_name': 'gpuSolver.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"graphics.h\"\\n\\n#include <algorithm>\\n#include <cmath>\\n#include <cstdio>\\n#include <limits>\\n#include <utility>\\n\\n#include \"nesterovBase.h\"\\n#include \"nesterovPlace.h\"\\n#include \"placerBase.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace gpl {\\n\\nGraphics::Graphics(utl::Logger* logger,\\n                   std::shared_ptr<PlacerBaseCommon> pbc,\\n                   std::vector<std::shared_ptr<PlacerBase>>& pbVec)\\n    : HeatMapDataSource(logger, \"gpl\", \"gpl\"),\\n      pbc_(std::move(pbc)),\\n\\n      pbVec_(pbVec),\\n\\n      np_(nullptr),\\n      selected_(nullptr),\\n      draw_bins_(false),\\n      logger_(logger),\\n      heatmap_type_(Density)\\n{\\n  gui::Gui::get()->registerRenderer(this);\\n}\\n\\nGraphics::Graphics(utl::Logger* logger,\\n                   NesterovPlace* np,\\n                   std::shared_ptr<PlacerBaseCommon> pbc,\\n                   std::shared_ptr<NesterovBaseCommon> nbc,\\n                   std::vector<std::shared_ptr<PlacerBase>>& pbVec,\\n                   std::vector<std::shared_ptr<NesterovBase>>& nbVec,\\n                   bool draw_bins,\\n                   odb::dbInst* inst)\\n    : HeatMapDataSource(logger, \"gpl\", \"gpl\"),\\n      pbc_(std::move(pbc)),\\n      nbc_(std::move(nbc)),\\n      pbVec_(pbVec),\\n      nbVec_(nbVec),\\n      np_(np),\\n      selected_(nullptr),\\n      draw_bins_(draw_bins),\\n      logger_(logger),\\n      heatmap_type_(Density)\\n{\\n  gui::Gui::get()->registerRenderer(this);\\n  initHeatmap();\\n  if (inst) {\\n    for (GCell* cell : nbc_->gCells()) {\\n      Instance* cell_inst = cell->instance();\\n      if (cell_inst && cell_inst->dbInst() == inst) {\\n        selected_ = cell;\\n        break;\\n      }\\n    }\\n  }\\n}', metadata={'source': 'src/gpl/src/graphics.cpp', 'file_path': 'src/gpl/src/graphics.cpp', 'file_name': 'graphics.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Graphics::initHeatmap()\\n{\\n  addMultipleChoiceSetting(\\n      \"Type\",\\n      \"Type:\",\\n      []() {\\n        return std::vector<std::string>{\"Density\", \"Overflow\"};\\n      },\\n      [this]() -> std::string {\\n        switch (heatmap_type_) {\\n          case Density:\\n            return \"Density\";\\n          case Overflow:\\n            return \"Overflow\";\\n        }\\n        return \"Density\";\\n      },\\n      [this](const std::string& value) {\\n        if (value == \"Density\") {\\n          heatmap_type_ = Density;\\n        } else if (value == \"Overflow\") {\\n          heatmap_type_ = Overflow;\\n        } else {\\n          heatmap_type_ = Density;\\n        }\\n      });\\n\\n  setBlock(pbc_->db()->getChip()->getBlock());\\n  registerHeatMap();\\n}\\n\\nvoid Graphics::drawBounds(gui::Painter& painter)\\n{\\n  // draw core bounds\\n  auto& die = pbc_->die();\\n  painter.setPen(gui::Painter::yellow, /* cosmetic */ true);\\n  painter.drawLine(die.coreLx(), die.coreLy(), die.coreUx(), die.coreLy());\\n  painter.drawLine(die.coreUx(), die.coreLy(), die.coreUx(), die.coreUy());\\n  painter.drawLine(die.coreUx(), die.coreUy(), die.coreLx(), die.coreUy());\\n  painter.drawLine(die.coreLx(), die.coreUy(), die.coreLx(), die.coreLy());\\n}\\n\\nvoid Graphics::drawInitial(gui::Painter& painter)\\n{\\n  drawBounds(painter);\\n\\n  painter.setPen(gui::Painter::white, /* cosmetic */ true);\\n  for (auto& inst : pbc_->placeInsts()) {\\n    int lx = inst->lx();\\n    int ly = inst->ly();\\n    int ux = inst->ux();\\n    int uy = inst->uy();\\n\\n    gui::Painter::Color color = gui::Painter::dark_green;\\n    color.a = 180;\\n    painter.setBrush(color);\\n    painter.drawRect({lx, ly, ux, uy});\\n  }\\n}\\n\\nvoid Graphics::drawNesterov(gui::Painter& painter)\\n{\\n  // TODO: Support graphics for multiple Nesterov instances\\n  drawBounds(painter);\\n  if (draw_bins_) {\\n    // Draw the bins\\n    painter.setPen(gui::Painter::white, /* cosmetic */ true);\\n\\n    for (auto& bin : nbVec_[0]->bins()) {\\n      int color = bin.density() * 50 + 20;\\n\\n      color = (color > 255) ? 255 : (color < 20) ? 20 : color;\\n      color = 255 - color;\\n\\n      painter.setBrush({color, color, color, 180});\\n      painter.drawRect({bin.lx(), bin.ly(), bin.ux(), bin.uy()});\\n    }\\n  }\\n\\n  // Draw the placeable objects\\n  painter.setPen(gui::Painter::white);\\n  for (auto* gCell : nbc_->gCells()) {\\n    const int gcx = gCell->dCx();\\n    const int gcy = gCell->dCy();\\n\\n    int xl = gcx - gCell->dx() / 2;\\n    int yl = gcy - gCell->dy() / 2;\\n    int xh = gcx + gCell->dx() / 2;\\n    int yh = gcy + gCell->dy() / 2;\\n\\n    gui::Painter::Color color;\\n    if (gCell->isInstance()) {\\n      color = gCell->instance()->isLocked() ? gui::Painter::dark_cyan\\n                                            : gui::Painter::dark_green;\\n    } else if (gCell->isFiller()) {\\n      color = gui::Painter::dark_magenta;\\n    }\\n    if (gCell == selected_) {\\n      color = gui::Painter::yellow;\\n    }\\n\\n    color.a = 180;\\n    painter.setBrush(color);\\n    painter.drawRect({xl, yl, xh, yh});\\n  }\\n\\n  painter.setBrush(gui::Painter::Color(gui::Painter::light_gray, 50));\\n  for (auto& inst : pbVec_[0]->nonPlaceInsts()) {\\n    painter.drawRect({inst->lx(), inst->ly(), inst->ux(), inst->uy()});\\n  }\\n\\n  // Draw lines to neighbors\\n  if (selected_) {\\n    painter.setPen(gui::Painter::yellow, true);\\n    for (GPin* pin : selected_->gPins()) {\\n      GNet* net = pin->gNet();\\n      if (!net) {\\n        continue;\\n      }\\n      for (GPin* other_pin : net->gPins()) {\\n        GCell* neighbor = other_pin->gCell();\\n        if (neighbor == selected_) {\\n          continue;\\n        }\\n        painter.drawLine(\\n            pin->cx(), pin->cy(), other_pin->cx(), other_pin->cy());\\n      }\\n    }\\n  }\\n\\n  // Draw force direction lines\\n  if (draw_bins_) {\\n    float efMax = 0;\\n    int max_len = std::numeric_limits<int>::max();\\n    for (auto& bin : nbVec_[0]->bins()) {\\n      efMax = std::max(efMax,\\n                       std::hypot(bin.electroForceX(), bin.electroForceY()));\\n      max_len = std::min({max_len, bin.dx(), bin.dy()});\\n    }', metadata={'source': 'src/gpl/src/graphics.cpp', 'file_path': 'src/gpl/src/graphics.cpp', 'file_name': 'graphics.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (auto& bin : nbVec_[0]->bins()) {\\n      float fx = bin.electroForceX();\\n      float fy = bin.electroForceY();\\n      float f = hypot(fx, fy);\\n      float ratio = f / efMax;\\n      float dx = fx / f * max_len * ratio;\\n      float dy = fy / f * max_len * ratio;\\n\\n      int cx = bin.cx();\\n      int cy = bin.cy();\\n\\n      painter.setPen(gui::Painter::red, true);\\n      painter.drawLine(cx, cy, cx + dx, cy + dy);\\n    }\\n  }\\n}\\n\\nvoid Graphics::drawObjects(gui::Painter& painter)\\n{\\n  if (nbc_) {\\n    drawNesterov(painter);\\n  } else {\\n    drawInitial(painter);\\n  }\\n}\\n\\nvoid Graphics::reportSelected()\\n{  // TODO: PD_FIX\\n  if (!selected_) {\\n    return;\\n  }\\n  auto instance = selected_->instance();\\n  logger_->report(\"Inst: {}\", instance->dbInst()->getName());\\n\\n  if (np_) {\\n    auto wlCoeffX = np_->getWireLengthCoefX();\\n    auto wlCoeffY = np_->getWireLengthCoefY();\\n\\n    logger_->report(\"  Wire Length Gradient\");\\n    for (auto& gPin : selected_->gPins()) {\\n      FloatPoint wlGrad\\n          = nbc_->getWireLengthGradientPinWA(gPin, wlCoeffX, wlCoeffY);\\n      const float weight = gPin->gNet()->totalWeight();\\n      logger_->report(\"          ({:+.2e}, {:+.2e}) (weight = {}) pin {}\",\\n                      wlGrad.x,\\n                      wlGrad.y,\\n                      weight,\\n                      gPin->pin()->name());\\n    }\\n\\n    FloatPoint wlGrad\\n        = nbc_->getWireLengthGradientWA(selected_, wlCoeffX, wlCoeffY);\\n    logger_->report(\"  sum wl  ({: .2e}, {: .2e})\", wlGrad.x, wlGrad.y);\\n\\n    auto densityGrad = nbVec_[0]->getDensityGradient(selected_);\\n    float densityPenalty = nbVec_[0]->getDensityPenalty();\\n    logger_->report(\"  density ({: .2e}, {: .2e}) (penalty: {})\",\\n                    densityPenalty * densityGrad.x,\\n                    densityPenalty * densityGrad.y,\\n                    densityPenalty);\\n    logger_->report(\"  overall ({: .2e}, {: .2e})\",\\n                    wlGrad.x + densityPenalty * densityGrad.x,\\n                    wlGrad.y + densityPenalty * densityGrad.y);\\n  }\\n}\\n\\nvoid Graphics::cellPlot(bool pause)\\n{\\n  gui::Gui::get()->redraw();\\n  if (pause) {\\n    reportSelected();\\n    gui::Gui::get()->pause();\\n  }\\n}\\n\\ngui::SelectionSet Graphics::select(odb::dbTechLayer* layer,\\n                                   const odb::Rect& region)\\n{\\n  selected_ = nullptr;\\n\\n  if (layer || !nbc_) {\\n    return gui::SelectionSet();\\n  }\\n\\n  for (GCell* cell : nbc_->gCells()) {\\n    const int gcx = cell->dCx();\\n    const int gcy = cell->dCy();\\n\\n    int xl = gcx - cell->dx() / 2;\\n    int yl = gcy - cell->dy() / 2;\\n    int xh = gcx + cell->dx() / 2;\\n    int yh = gcy + cell->dy() / 2;\\n\\n    if (region.xMax() < xl || region.yMax() < yl || region.xMin() > xh\\n        || region.yMin() > yh) {\\n      continue;\\n    }\\n\\n    selected_ = cell;\\n    gui::Gui::get()->redraw();\\n    if (cell->isInstance()) {\\n      reportSelected();\\n      return {gui::Gui::get()->makeSelected(cell->instance()->dbInst())};\\n    }\\n  }\\n  return gui::SelectionSet();\\n}\\n\\nvoid Graphics::status(const std::string& message)\\n{\\n  gui::Gui::get()->status(message);\\n}\\n\\ndouble Graphics::getGridXSize() const\\n{\\n  const BinGrid& grid = nbVec_[0]->getBinGrid();\\n  return grid.binSizeX() / (double) getBlock()->getDbUnitsPerMicron();\\n}\\n\\ndouble Graphics::getGridYSize() const\\n{\\n  const BinGrid& grid = nbVec_[0]->getBinGrid();\\n  return grid.binSizeY() / (double) getBlock()->getDbUnitsPerMicron();\\n}\\n\\nodb::Rect Graphics::getBounds() const\\n{\\n  return getBlock()->getCoreArea();\\n}\\n\\nbool Graphics::populateMap()\\n{\\n  BinGrid& grid = nbVec_[0]->getBinGrid();\\n  for (const Bin& bin : grid.bins()) {\\n    odb::Rect box(bin.lx(), bin.ly(), bin.ux(), bin.uy());\\n    if (heatmap_type_ == Density) {\\n      const double value = bin.density() * 100.0;\\n      addToMap(box, value);\\n    } else {\\n      // Overflow isn\\'t stored per bin so we recompute it here\\n      // (see BinGrid::updateBinsGCellDensityArea).', metadata={'source': 'src/gpl/src/graphics.cpp', 'file_path': 'src/gpl/src/graphics.cpp', 'file_name': 'graphics.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int64_t binArea = bin.binArea();\\n      const float scaledBinArea\\n          = static_cast<float>(binArea * bin.targetDensity());\\n\\n      double value = std::max(\\n          0.0f,\\n          static_cast<float>(bin.instPlacedAreaUnscaled())\\n              + static_cast<float>(bin.nonPlaceAreaUnscaled()) - scaledBinArea);\\n      addToMap(box, value);\\n    }\\n  }\\n\\n  return true;\\n}\\n\\nvoid Graphics::combineMapData(bool base_has_value,\\n                              double& base,\\n                              const double new_data,\\n                              const double data_area,\\n                              const double intersection_area,\\n                              const double rect_area)\\n{\\n  base += new_data * intersection_area / rect_area;\\n}\\n\\n/* static */\\nbool Graphics::guiActive()\\n{\\n  return gui::Gui::enabled();\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/graphics.cpp', 'file_path': 'src/gpl/src/graphics.cpp', 'file_name': 'graphics.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <memory>\\n\\n#include \"gui/gui.h\"\\n#include \"gui/heatMap.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace gpl {\\n\\nclass InitialPlace;\\nclass NesterovBaseCommon;\\nclass NesterovBase;\\nclass NesterovPlace;\\nclass PlacerBaseCommon;\\nclass PlacerBase;\\nclass GCell;\\n\\n// This class draws debugging graphics on the layout\\nclass Graphics : public gui::Renderer, public gui::HeatMapDataSource\\n{\\n public:\\n  // Debug InitialPlace\\n  Graphics(utl::Logger* logger,\\n           std::shared_ptr<PlacerBaseCommon> pbc,\\n           std::vector<std::shared_ptr<PlacerBase>>& pbVec);\\n\\n  // Debug NesterovPlace\\n  Graphics(utl::Logger* logger,\\n           NesterovPlace* np,\\n           std::shared_ptr<PlacerBaseCommon> pbc,\\n           std::shared_ptr<NesterovBaseCommon> nbc,\\n           std::vector<std::shared_ptr<PlacerBase>>& pbVec,\\n           std::vector<std::shared_ptr<NesterovBase>>& nbVec,\\n           bool draw_bins,\\n           odb::dbInst* inst);\\n\\n  // Draw the graphics; optionally pausing afterwards\\n  void cellPlot(bool pause = false);\\n\\n  // Show a message in the status bar\\n  void status(const std::string& message);\\n\\n  // From Renderer API\\n  virtual void drawObjects(gui::Painter& painter) override;\\n  virtual gui::SelectionSet select(odb::dbTechLayer* layer,\\n                                   const odb::Rect& region) override;\\n\\n  // From HeatMapDataSource\\n  virtual bool canAdjustGrid() const override { return false; }\\n  virtual double getGridXSize() const override;\\n  virtual double getGridYSize() const override;\\n  virtual odb::Rect getBounds() const override;\\n  virtual bool populateMap() override;\\n  virtual void combineMapData(bool base_has_value,\\n                              double& base,\\n                              const double new_data,\\n                              const double data_area,\\n                              const double intersection_area,\\n                              const double rect_area) override;\\n\\n  // Is the GUI being displayed (true) or are we in batch mode (false)\\n  static bool guiActive();\\n\\n private:\\n  enum HeatMapType\\n  {\\n    Density,\\n    Overflow\\n  };', metadata={'source': 'src/gpl/src/graphics.h', 'file_path': 'src/gpl/src/graphics.h', 'file_name': 'graphics.h', 'file_type': '.h'}),\n",
       " Document(page_content='// Is the GUI being displayed (true) or are we in batch mode (false)\\n  static bool guiActive();\\n\\n private:\\n  enum HeatMapType\\n  {\\n    Density,\\n    Overflow\\n  };\\n\\n  std::shared_ptr<PlacerBaseCommon> pbc_;\\n  std::shared_ptr<NesterovBaseCommon> nbc_;\\n  std::vector<std::shared_ptr<PlacerBase>> pbVec_;\\n  std::vector<std::shared_ptr<NesterovBase>> nbVec_;\\n  NesterovPlace* np_;\\n  GCell* selected_;\\n  bool draw_bins_;\\n  utl::Logger* logger_;\\n  HeatMapType heatmap_type_;\\n\\n  void initHeatmap();\\n  void drawNesterov(gui::Painter& painter);\\n  void drawInitial(gui::Painter& painter);\\n  void drawBounds(gui::Painter& painter);\\n  void reportSelected();\\n};\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/graphics.h', 'file_path': 'src/gpl/src/graphics.h', 'file_name': 'graphics.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"initialPlace.h\"\\n\\n#include <utility>\\n\\n#include \"placerBase.h\"\\n#include \"solver.h\"\\n\\nnamespace gpl {\\nusing namespace std;\\n\\ntypedef Eigen::Triplet<float> T;\\n\\nInitialPlaceVars::InitialPlaceVars()\\n{\\n  reset();\\n}\\n\\nvoid InitialPlaceVars::reset()\\n{\\n  maxIter = 20;\\n  minDiffLength = 1500;\\n  maxSolverIter = 100;\\n  maxFanout = 200;\\n  netWeightScale = 800.0;\\n  debug = false;\\n  forceCPU = false;\\n}\\n\\nInitialPlace::InitialPlace() : pbc_(nullptr), log_(nullptr)\\n{\\n}\\n\\nInitialPlace::InitialPlace(InitialPlaceVars ipVars,\\n                           std::shared_ptr<PlacerBaseCommon> pbc,\\n                           std::vector<std::shared_ptr<PlacerBase>>& pbVec,\\n                           utl::Logger* log)\\n    : ipVars_(ipVars), pbc_(std::move(pbc)), pbVec_(pbVec), log_(log)\\n{\\n}\\n\\nInitialPlace::~InitialPlace()\\n{\\n  reset();\\n}\\n\\nvoid InitialPlace::reset()\\n{\\n  pbc_ = nullptr;\\n  ipVars_.reset();\\n}\\n\\nvoid InitialPlace::doBicgstabPlace()\\n{\\n  ResidualError error;\\n  bool run_cpu = true;\\n\\n  std::unique_ptr<Graphics> graphics;\\n  if (ipVars_.debug && Graphics::guiActive()) {\\n    graphics = make_unique<Graphics>(log_, pbc_, pbVec_);\\n  }\\n\\n  placeInstsCenter();\\n\\n  // set ExtId for idx reference // easy recovery\\n  setPlaceInstExtId();', metadata={'source': 'src/gpl/src/initialPlace.cpp', 'file_path': 'src/gpl/src/initialPlace.cpp', 'file_name': 'initialPlace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='placeInstsCenter();\\n\\n  // set ExtId for idx reference // easy recovery\\n  setPlaceInstExtId();\\n\\n  for (size_t iter = 1; iter <= ipVars_.maxIter; iter++) {\\n    updatePinInfo();\\n    createSparseMatrix();\\n#ifdef ENABLE_GPU\\n    if (!ipVars_.forceCPU) {\\n      int gpu_count = 0;\\n      cudaGetDeviceCount(&gpu_count);\\n      if (gpu_count != 0) {\\n        run_cpu = false;\\n        // CUSOLVER based on sparse matrix and QR decomposition for initial\\n        // place\\n        error = cudaSparseSolve(iter,\\n                                placeInstForceMatrixX_,\\n                                fixedInstForceVecX_,\\n                                instLocVecX_,\\n                                placeInstForceMatrixY_,\\n                                fixedInstForceVecY_,\\n                                instLocVecY_,\\n                                log_);\\n      } else\\n        log_->warn(GPL, 250, \"GPU is not available. CPU solve is being used.\");\\n    }\\n#endif\\n    if (run_cpu) {\\n      if (ipVars_.forceCPU)\\n        log_->warn(GPL, 251, \"CPU solver is forced to be used.\");\\n      error = cpuSparseSolve(ipVars_.maxSolverIter,\\n                             iter,\\n                             placeInstForceMatrixX_,\\n                             fixedInstForceVecX_,\\n                             instLocVecX_,\\n                             placeInstForceMatrixY_,\\n                             fixedInstForceVecY_,\\n                             instLocVecY_,\\n                             log_);\\n    }\\n    float error_max = max(error.x, error.y);\\n    log_->report(\"[InitialPlace]  Iter: {} CG residual: {:0.8f} HPWL: {}\",\\n                 iter,\\n                 error_max,\\n                 pbc_->hpwl());\\n    updateCoordi();\\n\\n    if (graphics) {\\n      graphics->cellPlot(true);\\n    }\\n\\n    if (error_max <= 1e-5 && iter >= 5) {\\n      break;\\n    }\\n  }\\n}\\n\\n// starting point of initial place is center.\\nvoid InitialPlace::placeInstsCenter()\\n{\\n  const int centerX = pbc_->die().coreCx();\\n  const int centerY = pbc_->die().coreCy();\\n\\n  for (auto& inst : pbc_->placeInsts()) {\\n    if (!inst->isLocked()) {\\n      auto group = inst->dbInst()->getGroup();\\n      if (group && group->getType() == odb::dbGroupType::POWER_DOMAIN) {\\n        auto domain_region = group->getRegion();\\n        int domain_xMin = std::numeric_limits<int>::max();\\n        int domain_yMin = std::numeric_limits<int>::max();\\n        int domain_xMax = std::numeric_limits<int>::min();\\n        int domain_yMax = std::numeric_limits<int>::min();\\n        for (auto boundary : domain_region->getBoundaries()) {\\n          domain_xMin = std::min(domain_xMin, boundary->xMin());\\n          domain_yMin = std::min(domain_yMin, boundary->yMin());\\n          domain_xMax = std::max(domain_xMax, boundary->xMax());\\n          domain_yMax = std::max(domain_yMax, boundary->yMax());\\n        }\\n        inst->setCenterLocation(domain_xMax - (domain_xMax - domain_xMin) / 2,\\n                                domain_yMax - (domain_yMax - domain_yMin) / 2);\\n      } else {\\n        inst->setCenterLocation(centerX, centerY);\\n      }\\n    }\\n  }\\n}\\n\\nvoid InitialPlace::setPlaceInstExtId()\\n{\\n  // reset ExtId for all instances\\n  for (auto& inst : pbc_->insts()) {\\n    inst->setExtId(INT_MAX);\\n  }\\n  // set index only with place-able instances\\n  for (auto& inst : pbc_->placeInsts()) {\\n    inst->setExtId(&inst - pbc_->placeInsts().data());\\n  }\\n}\\n\\nvoid InitialPlace::updatePinInfo()\\n{\\n  // reset all MinMax attributes\\n  for (auto& pin : pbc_->pins()) {\\n    pin->unsetMinPinX();\\n    pin->unsetMinPinY();\\n    pin->unsetMaxPinX();\\n    pin->unsetMaxPinY();\\n  }\\n\\n  for (auto& net : pbc_->nets()) {\\n    Pin *pinMinX = nullptr, *pinMinY = nullptr;\\n    Pin *pinMaxX = nullptr, *pinMaxY = nullptr;\\n    int lx = INT_MAX, ly = INT_MAX;\\n    int ux = INT_MIN, uy = INT_MIN;', metadata={'source': 'src/gpl/src/initialPlace.cpp', 'file_path': 'src/gpl/src/initialPlace.cpp', 'file_name': 'initialPlace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// Mark B2B info on Pin structures\\n    for (auto& pin : net->pins()) {\\n      if (lx > pin->cx()) {\\n        if (pinMinX) {\\n          pinMinX->unsetMinPinX();\\n        }\\n        lx = pin->cx();\\n        pinMinX = pin;\\n        pinMinX->setMinPinX();\\n      }\\n\\n      if (ux < pin->cx()) {\\n        if (pinMaxX) {\\n          pinMaxX->unsetMaxPinX();\\n        }\\n        ux = pin->cx();\\n        pinMaxX = pin;\\n        pinMaxX->setMaxPinX();\\n      }\\n\\n      if (ly > pin->cy()) {\\n        if (pinMinY) {\\n          pinMinY->unsetMinPinY();\\n        }\\n        ly = pin->cy();\\n        pinMinY = pin;\\n        pinMinY->setMinPinY();\\n      }\\n\\n      if (uy < pin->cy()) {\\n        if (pinMaxY) {\\n          pinMaxY->unsetMaxPinY();\\n        }\\n        uy = pin->cy();\\n        pinMaxY = pin;\\n        pinMaxY->setMaxPinY();\\n      }\\n    }\\n  }\\n}\\n\\n// solve placeInstForceMatrixX_ * xcg_x_ = xcg_b_ and placeInstForceMatrixY_ *\\n// ycg_x_ = ycg_b_ eq.\\nvoid InitialPlace::createSparseMatrix()\\n{\\n  const int placeCnt = pbc_->placeInsts().size();\\n  instLocVecX_.resize(placeCnt);\\n  fixedInstForceVecX_.resize(placeCnt);\\n  instLocVecY_.resize(placeCnt);\\n  fixedInstForceVecY_.resize(placeCnt);\\n\\n  placeInstForceMatrixX_.resize(placeCnt, placeCnt);\\n  placeInstForceMatrixY_.resize(placeCnt, placeCnt);\\n\\n  //\\n  // listX and listY is a temporary vector that have tuples, (idx1, idx2, val)\\n  //\\n  // listX finally becomes placeInstForceMatrixX_\\n  // listY finally becomes placeInstForceMatrixY_\\n  //\\n  // The triplet vector is recommended usages\\n  // to fill in SparseMatrix from Eigen docs.\\n  //\\n\\n  vector<T> listX, listY;\\n  listX.reserve(1000000);\\n  listY.reserve(1000000);\\n\\n  // initialize vector\\n  for (auto& inst : pbc_->placeInsts()) {\\n    int idx = inst->extId();\\n\\n    instLocVecX_(idx) = inst->cx();\\n    instLocVecY_(idx) = inst->cy();\\n\\n    fixedInstForceVecX_(idx) = fixedInstForceVecY_(idx) = 0;\\n  }\\n\\n  // for each net\\n  for (auto& net : pbc_->nets()) {\\n    // skip for small nets.\\n    if (net->pins().size() <= 1) {\\n      continue;\\n    }\\n\\n    // escape long time cals on huge fanout.\\n    //\\n    if (net->pins().size() >= ipVars_.maxFanout) {\\n      continue;\\n    }\\n\\n    float netWeight = ipVars_.netWeightScale / (net->pins().size() - 1);\\n    // cout << \"net: \" << net.net()->getConstName() << endl;\\n\\n    // foreach two pins in single nets.\\n    auto& pins = net->pins();\\n    for (int pinIdx1 = 1; pinIdx1 < pins.size(); ++pinIdx1) {\\n      Pin* pin1 = pins[pinIdx1];\\n      for (int pinIdx2 = 0; pinIdx2 < pinIdx1; ++pinIdx2) {\\n        Pin* pin2 = pins[pinIdx2];\\n\\n        // no need to fill in when instance is same\\n        if (pin1->instance() == pin2->instance()) {\\n          continue;\\n        }\\n\\n        // B2B modeling on min/maxX pins.\\n        if (pin1->isMinPinX() || pin1->isMaxPinX() || pin2->isMinPinX()\\n            || pin2->isMaxPinX()) {\\n          int diffX = abs(pin1->cx() - pin2->cx());\\n          float weightX = 0;\\n          if (diffX > ipVars_.minDiffLength) {\\n            weightX = netWeight / diffX;\\n          } else {\\n            weightX = netWeight / ipVars_.minDiffLength;\\n          }\\n\\n          // both pin cames from instance\\n          if (pin1->isPlaceInstConnected() && pin2->isPlaceInstConnected()) {\\n            const int inst1 = pin1->instance()->extId();\\n            const int inst2 = pin2->instance()->extId();\\n            // cout << \"inst: \" << inst1 << \" \" << inst2 << endl;\\n\\n            listX.push_back(T(inst1, inst1, weightX));\\n            listX.push_back(T(inst2, inst2, weightX));\\n\\n            listX.push_back(T(inst1, inst2, -weightX));\\n            listX.push_back(T(inst2, inst1, -weightX));\\n\\n            // cout << pin1->cx() << \" \"\\n            //  << pin1->instance()->cx() << endl;\\n            fixedInstForceVecX_(inst1)\\n                += -weightX\\n                   * ((pin1->cx() - pin1->instance()->cx())\\n                      - (pin2->cx() - pin2->instance()->cx()));', metadata={'source': 'src/gpl/src/initialPlace.cpp', 'file_path': 'src/gpl/src/initialPlace.cpp', 'file_name': 'initialPlace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='fixedInstForceVecX_(inst2)\\n                += -weightX\\n                   * ((pin2->cx() - pin2->instance()->cx())\\n                      - (pin1->cx() - pin1->instance()->cx()));\\n          }\\n          // pin1 from IO port / pin2 from Instance\\n          else if (!pin1->isPlaceInstConnected()\\n                   && pin2->isPlaceInstConnected()) {\\n            const int inst2 = pin2->instance()->extId();\\n            // cout << \"inst2: \" << inst2 << endl;\\n            listX.push_back(T(inst2, inst2, weightX));\\n\\n            fixedInstForceVecX_(inst2)\\n                += weightX\\n                   * (pin1->cx() - (pin2->cx() - pin2->instance()->cx()));\\n          }\\n          // pin1 from Instance / pin2 from IO port\\n          else if (pin1->isPlaceInstConnected()\\n                   && !pin2->isPlaceInstConnected()) {\\n            const int inst1 = pin1->instance()->extId();\\n            // cout << \"inst1: \" << inst1 << endl;\\n            listX.push_back(T(inst1, inst1, weightX));\\n\\n            fixedInstForceVecX_(inst1)\\n                += weightX\\n                   * (pin2->cx() - (pin1->cx() - pin1->instance()->cx()));\\n          }\\n        }\\n\\n        // B2B modeling on min/maxY pins.\\n        if (pin1->isMinPinY() || pin1->isMaxPinY() || pin2->isMinPinY()\\n            || pin2->isMaxPinY()) {\\n          int diffY = abs(pin1->cy() - pin2->cy());\\n          float weightY = 0;\\n          if (diffY > ipVars_.minDiffLength) {\\n            weightY = netWeight / diffY;\\n          } else {\\n            weightY = netWeight / ipVars_.minDiffLength;\\n          }\\n\\n          // both pin cames from instance\\n          if (pin1->isPlaceInstConnected() && pin2->isPlaceInstConnected()) {\\n            const int inst1 = pin1->instance()->extId();\\n            const int inst2 = pin2->instance()->extId();\\n\\n            listY.push_back(T(inst1, inst1, weightY));\\n            listY.push_back(T(inst2, inst2, weightY));\\n\\n            listY.push_back(T(inst1, inst2, -weightY));\\n            listY.push_back(T(inst2, inst1, -weightY));\\n\\n            fixedInstForceVecY_(inst1)\\n                += -weightY\\n                   * ((pin1->cy() - pin1->instance()->cy())\\n                      - (pin2->cy() - pin2->instance()->cy()));\\n\\n            fixedInstForceVecY_(inst2)\\n                += -weightY\\n                   * ((pin2->cy() - pin2->instance()->cy())\\n                      - (pin1->cy() - pin1->instance()->cy()));\\n          }\\n          // pin1 from IO port / pin2 from Instance\\n          else if (!pin1->isPlaceInstConnected()\\n                   && pin2->isPlaceInstConnected()) {\\n            const int inst2 = pin2->instance()->extId();\\n            listY.push_back(T(inst2, inst2, weightY));\\n\\n            fixedInstForceVecY_(inst2)\\n                += weightY\\n                   * (pin1->cy() - (pin2->cy() - pin2->instance()->cy()));\\n          }\\n          // pin1 from Instance / pin2 from IO port\\n          else if (pin1->isPlaceInstConnected()\\n                   && !pin2->isPlaceInstConnected()) {\\n            const int inst1 = pin1->instance()->extId();\\n            listY.push_back(T(inst1, inst1, weightY));\\n\\n            fixedInstForceVecY_(inst1)\\n                += weightY\\n                   * (pin2->cy() - (pin1->cy() - pin1->instance()->cy()));\\n          }\\n        }\\n      }\\n    }\\n  }\\n\\n  placeInstForceMatrixX_.setFromTriplets(listX.begin(), listX.end());\\n  placeInstForceMatrixY_.setFromTriplets(listY.begin(), listY.end());\\n}\\n\\nvoid InitialPlace::updateCoordi()\\n{\\n  for (auto& inst : pbc_->placeInsts()) {\\n    int idx = inst->extId();\\n    if (!inst->isLocked()) {\\n      inst->dbSetCenterLocation(instLocVecX_(idx), instLocVecY_(idx));\\n      inst->dbSetPlaced();\\n    }\\n  }\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/initialPlace.cpp', 'file_path': 'src/gpl/src/initialPlace.cpp', 'file_name': 'initialPlace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <Eigen/SparseCore>\\n#include <memory>\\n\\n#include \"nesterovPlace.h\"\\n#include \"odb/db.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace gpl {\\n\\nclass PlacerBaseCommon;\\nclass PlacerBase;\\nclass Graphics;\\n\\nclass InitialPlaceVars\\n{\\n public:\\n  int maxIter;\\n  int minDiffLength;\\n  int maxSolverIter;\\n  int maxFanout;\\n  float netWeightScale;\\n  bool debug;\\n  bool forceCPU;\\n\\n  InitialPlaceVars();\\n  void reset();\\n};\\n\\ntypedef Eigen::SparseMatrix<float, Eigen::RowMajor> SMatrix;\\n\\nclass InitialPlace\\n{\\n public:\\n  InitialPlace();\\n  InitialPlace(InitialPlaceVars ipVars,\\n               std::shared_ptr<PlacerBaseCommon> pbc,\\n               std::vector<std::shared_ptr<PlacerBase>>& pbVec,\\n               utl::Logger* logger);\\n  ~InitialPlace();\\n  void doBicgstabPlace();\\n\\n private:\\n  InitialPlaceVars ipVars_;\\n  std::shared_ptr<PlacerBaseCommon> pbc_;\\n  std::vector<std::shared_ptr<PlacerBase>> pbVec_;\\n  utl::Logger* log_;\\n\\n  // Solve two SparseMatrix equations here;\\n  //\\n  // find instLocVecX_\\n  // s.t. satisfies placeInstForceMatrixX_ * instLocVecX_ = fixedInstForceVecX_\\n  //\\n  // find instLocVecY_\\n  // s.t. satisfies placeInstForceMatrixY_ * instLocVecY_ = fixedInstForceVecY_\\n  //\\n  // instLocVecX_ : current/target instances\\' center X coordinates. 1-col\\n  // vector. instLocVecY_ : current/target instances\\' center Y coordinates.\\n  // 1-col vector.\\n  //\\n  // fixedInstForceVecX_ : contains fixed instances\\' forces toward X coordi.\\n  // 1-col vector. fixedInstForceVecY_ : contains fixed instances\\' forces toward\\n  // Y coordi. 1-col vector.\\n  //\\n  // placeInstForceMatrixX_ :\\n  //        SparseMatrix that contains connectivity forces on X // B2B model is\\n  //        used\\n  //\\n  // placeInstForceMatrixY_ :\\n  //        SparseMatrix that contains connectivity forces on Y // B2B model is\\n  //        used\\n  //\\n  // Used the interative BiCGSTAB solver to solve matrix eqs.\\n\\n  Eigen::VectorXf instLocVecX_, fixedInstForceVecX_;\\n  Eigen::VectorXf instLocVecY_, fixedInstForceVecY_;\\n  SMatrix placeInstForceMatrixX_, placeInstForceMatrixY_;\\n\\n  void placeInstsCenter();\\n  void setPlaceInstExtId();\\n  void updatePinInfo();\\n  void createSparseMatrix();\\n  void updateCoordi();\\n  void reset();\\n};', metadata={'source': 'src/gpl/src/initialPlace.h', 'file_path': 'src/gpl/src/initialPlace.h', 'file_name': 'initialPlace.h', 'file_type': '.h'}),\n",
       " Document(page_content='void placeInstsCenter();\\n  void setPlaceInstExtId();\\n  void updatePinInfo();\\n  void createSparseMatrix();\\n  void updateCoordi();\\n  void reset();\\n};\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/initialPlace.h', 'file_path': 'src/gpl/src/initialPlace.h', 'file_name': 'initialPlace.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2023, Precision Innovations Inc.\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"mbff.h\"\\n\\n#include <lemon/list_graph.h>\\n#include <lemon/network_simplex.h>\\n#include <omp.h>\\n#include <ortools/linear_solver/linear_solver.h>\\n#include <ortools/sat/cp_model.h>\\n\\n#include <algorithm>\\n#include <chrono>\\n#include <ctime>\\n#include <iostream>\\n#include <map>\\n#include <memory>\\n#include <random>\\n#include <set>\\n#include <vector>\\n\\n/*\\nheight and width of a flip-flop\\nratios are used for:\\n    (1) finding all slot locations in a tray\\n    (2) finding power consumption per slot\\n*/\\n\\nnamespace gpl {\\n\\nconstexpr int NUM_SIZES = 7;\\nconstexpr float WIDTH = 2.448, HEIGHT = 1.2;\\nconstexpr float RATIOS[NUM_SIZES]\\n    = {1, 0.95, 0.875, 0.854, 0.854, 0.844, 0.844};\\n\\nint MBFF::GetBitCnt(int bit_idx)\\n{\\n  if (bit_idx == 0) {\\n    return 1;\\n  }\\n  return (1 << (bit_idx + 1));\\n}\\n\\nint MBFF::GetRows(int slot_cnt)\\n{\\n  if (slot_cnt == 1 || slot_cnt == 2 || slot_cnt == 4) {\\n    return 1;\\n  }\\n  if (slot_cnt == 8) {\\n    return 2;\\n  }\\n  return 4;\\n}\\n\\nfloat MBFF::GetDist(const odb::Point& a, const odb::Point& b)\\n{\\n  return (abs(a.x() - b.x()) + abs(a.y() - b.y()));\\n}\\n\\n/*\\nThis LP finds new tray centers such that the sum of displacements from the new\\ntrays\\' slots to their matching flops is minimized\\n*/\\n\\nfloat MBFF::RunLP(const std::vector<Flop>& flops,\\n                  std::vector<Tray>& trays,\\n                  const std::vector<std::pair<int, int>>& clusters)\\n{\\n  int num_flops = static_cast<int>(flops.size());\\n  int num_trays = static_cast<int>(trays.size());\\n\\n  std::unique_ptr<operations_research::MPSolver> solver(\\n      operations_research::MPSolver::CreateSolver(\"GLOP\"));\\n  double inf = solver->infinity();\\n\\n  std::vector<operations_research::MPVariable*> tray_x(num_trays);\\n  std::vector<operations_research::MPVariable*> tray_y(num_trays);\\n\\n  for (int i = 0; i < num_trays; i++) {\\n    tray_x[i] = solver->MakeNumVar(0, inf, \"\");\\n    tray_y[i] = solver->MakeNumVar(0, inf, \"\");\\n  }\\n\\n  // displacement from flop to tray slot\\n  std::vector<operations_research::MPVariable*> disp_x(num_flops);\\n  std::vector<operations_research::MPVariable*> disp_y(num_flops);\\n\\n  for (int i = 0; i < num_flops; i++) {\\n    disp_x[i] = solver->MakeNumVar(0, inf, \"\");\\n    disp_y[i] = solver->MakeNumVar(0, inf, \"\");', metadata={'source': 'src/gpl/src/mbff.cpp', 'file_path': 'src/gpl/src/mbff.cpp', 'file_name': 'mbff.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (int i = 0; i < num_flops; i++) {\\n    disp_x[i] = solver->MakeNumVar(0, inf, \"\");\\n    disp_y[i] = solver->MakeNumVar(0, inf, \"\");\\n\\n    int tray_idx = clusters[i].first;\\n    int slot_idx = clusters[i].second;\\n\\n    const odb::Point& flop = flops[i].pt;\\n    const odb::Point& tray = trays[tray_idx].pt;\\n    const odb::Point& slot = trays[tray_idx].slots[slot_idx];\\n\\n    float shift_x = slot.x() - tray.x();\\n    float shift_y = slot.y() - tray.y();\\n\\n    operations_research::MPConstraint* c1\\n        = solver->MakeRowConstraint(shift_x - flop.x(), inf, \"\");\\n    c1->SetCoefficient(disp_x[i], 1);\\n    c1->SetCoefficient(tray_x[tray_idx], -1);\\n\\n    operations_research::MPConstraint* c2\\n        = solver->MakeRowConstraint(flop.x() - shift_x, inf, \"\");\\n    c2->SetCoefficient(disp_x[i], 1);\\n    c2->SetCoefficient(tray_x[tray_idx], 1);\\n\\n    operations_research::MPConstraint* c3\\n        = solver->MakeRowConstraint(shift_y - flop.y(), inf, \"\");\\n    c3->SetCoefficient(disp_y[i], 1);\\n    c3->SetCoefficient(tray_y[tray_idx], -1);\\n\\n    operations_research::MPConstraint* c4\\n        = solver->MakeRowConstraint(flop.y() - shift_y, inf, \"\");\\n    c4->SetCoefficient(disp_y[i], 1);\\n    c4->SetCoefficient(tray_y[tray_idx], 1);\\n  }\\n\\n  operations_research::MPObjective* objective = solver->MutableObjective();\\n  for (int i = 0; i < num_flops; i++) {\\n    objective->SetCoefficient(disp_x[i], 1);\\n    objective->SetCoefficient(disp_y[i], 1);\\n  }\\n  objective->SetMinimization();\\n  solver->Solve();\\n\\n  float tot_disp = 0;\\n  for (int i = 0; i < num_trays; i++) {\\n    float new_x = tray_x[i]->solution_value();\\n    float new_y = tray_y[i]->solution_value();\\n\\n    Tray new_tray;\\n    new_tray.pt = odb::Point(new_x, new_y);\\n\\n    tot_disp += GetDist(trays[i].pt, new_tray.pt);\\n    trays[i].pt = new_tray.pt;\\n  }\\n\\n  return tot_disp;\\n}\\n\\n/*\\n\\nthis ILP finds a set of trays (given all of the tray candidates from capacitated\\nk-means) such that\\n(1) each flop gets mapped to exactly one slot\\n(2) [(a) + (b)] is minimized, where\\n        (a) = sum of displacements from a flop to its slot\\n        (b) = alpha * (sum of the chosen tray costs)\\n\\nwe ignore timing-critical path constraints / objectives so that the algorithm is\\nscalable\\ninstead, we add a coefficient of 2 to (a) for each flop that is in a\\ntiming-critical path\\'s start/end point\\n*/\\n\\nfloat MBFF::RunILP(const std::vector<Flop>& flops,\\n                   const std::vector<std::vector<Tray>>& all_trays,\\n                   float alpha)\\n{\\n  std::vector<Tray> trays;\\n  for (int i = 0; i < NUM_SIZES; i++) {\\n    trays.insert(trays.end(), all_trays[i].begin(), all_trays[i].end());\\n  }\\n\\n  int num_flops = static_cast<int>(flops.size());\\n  int num_trays = static_cast<int>(trays.size());\\n\\n  /*\\n  NOTE: CP-SAT constraints only work with INTEGERS\\n  so, all coefficients (shift_x and shift_y) are multiplied by 100\\n  */\\n  operations_research::sat::CpModelBuilder cp_model;\\n  int inf = std::numeric_limits<int>::max();\\n\\n  // cand_tray[i] = tray indices that have a slot which contains flop i\\n  std::vector<int> cand_tray[num_flops];\\n\\n  // cand_slot[i] = slot indices that are mapped to flop i\\n  std::vector<int> cand_slot[num_flops];\\n\\n  for (int i = 0; i < num_trays; i++) {\\n    for (int j = 0; j < static_cast<int>(trays[i].slots.size()); j++) {\\n      if (trays[i].cand[j] >= 0) {\\n        cand_tray[trays[i].cand[j]].push_back(i);\\n        cand_slot[trays[i].cand[j]].push_back(j);\\n      }\\n    }\\n  }\\n\\n  // has a flop been mapped to a slot?\\n  std::vector<operations_research::sat::BoolVar> mapped[num_flops];\\n\\n  // displacement from flop to slot\\n  std::vector<operations_research::sat::IntVar> disp_x[num_flops];\\n  std::vector<operations_research::sat::IntVar> disp_y[num_flops];', metadata={'source': 'src/gpl/src/mbff.cpp', 'file_path': 'src/gpl/src/mbff.cpp', 'file_name': 'mbff.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// displacement from flop to slot\\n  std::vector<operations_research::sat::IntVar> disp_x[num_flops];\\n  std::vector<operations_research::sat::IntVar> disp_y[num_flops];\\n\\n  for (int i = 0; i < num_flops; i++) {\\n    for (int j = 0; j < static_cast<int>(cand_tray[i].size()); j++) {\\n      disp_x[i].push_back(\\n          cp_model.NewIntVar(operations_research::Domain(0, inf)));\\n      disp_y[i].push_back(\\n          cp_model.NewIntVar(operations_research::Domain(0, inf)));\\n      mapped[i].push_back(cp_model.NewBoolVar());\\n    }\\n  }\\n\\n  // add constraints for displacements\\n  float max_dist = 0;\\n  for (int i = 0; i < num_flops; i++) {\\n    for (int j = 0; j < static_cast<int>(cand_tray[i].size()); j++) {\\n      const int tray_idx = cand_tray[i][j];\\n      const int slot_idx = cand_slot[i][j];\\n\\n      const float shift_x\\n          = trays[tray_idx].slots[slot_idx].x() - flops[i].pt.x();\\n      const float shift_y\\n          = trays[tray_idx].slots[slot_idx].y() - flops[i].pt.y();\\n\\n      max_dist = std::max(\\n          max_dist, std::max(shift_x, -shift_x) + std::max(shift_y, -shift_y));\\n\\n      // absolute value constraints for x\\n      cp_model.AddLessOrEqual(\\n          0, disp_x[i][j] - int(1000 * shift_x) * mapped[i][j]);\\n      cp_model.AddLessOrEqual(\\n          0, disp_x[i][j] + int(1000 * shift_x) * mapped[i][j]);\\n\\n      // absolute value constraints for y\\n      cp_model.AddLessOrEqual(\\n          0, disp_y[i][j] - int(1000 * shift_y) * mapped[i][j]);\\n      cp_model.AddLessOrEqual(\\n          0, disp_y[i][j] + int(1000 * shift_y) * mapped[i][j]);\\n    }\\n  }\\n\\n  for (int i = 0; i < num_flops; i++) {\\n    for (int j = 0; j < static_cast<int>(cand_tray[i].size()); j++) {\\n      cp_model.AddLessOrEqual(disp_x[i][j] + disp_y[i][j],\\n                              int(1000 * max_dist));\\n    }\\n  }\\n\\n  /*\\n  remove timing-critical path constraints / objective.\\n  instead, replace it with a higher coefficient value when it comes to\\n  minimizing the displacement from flop to slot\\n  */\\n\\n  std::vector<int> coeff(num_flops, 1);\\n  for (int i = 0; i < num_flops; i++) {\\n    if (flops_in_path_.count(i)) {\\n      coeff[i] = 1;\\n    }\\n  }\\n\\n  // check that each flop is matched to a single slot\\n  for (int i = 0; i < num_flops; i++) {\\n    operations_research::sat::LinearExpr mapped_flop;\\n    for (int j = 0; j < static_cast<int>(cand_tray[i].size()); j++) {\\n      mapped_flop += mapped[i][j];\\n    }\\n    cp_model.AddLessOrEqual(1, mapped_flop);\\n    cp_model.AddLessOrEqual(mapped_flop, 1);\\n  }\\n\\n  std::vector<operations_research::sat::BoolVar> tray_used(num_trays);\\n  for (int i = 0; i < num_trays; i++) {\\n    tray_used[i] = cp_model.NewBoolVar();\\n  }\\n\\n  for (int i = 0; i < num_trays; i++) {\\n    operations_research::sat::LinearExpr slots_used;\\n\\n    std::vector<int> flop_ind;\\n    for (int j = 0; j < static_cast<int>(trays[i].slots.size()); j++) {\\n      if (trays[i].cand[j] >= 0) {\\n        flop_ind.push_back(trays[i].cand[j]);\\n      }\\n    }\\n\\n    for (int j = 0; j < static_cast<int>(flop_ind.size()); j++) {\\n      // TODO: SWITCH TO BINARY SEARCH\\n      int tray_idx = 0;\\n      for (int k = 0; k < static_cast<int>(cand_tray[flop_ind[j]].size());\\n           k++) {\\n        if (cand_tray[flop_ind[j]][k] == i) {\\n          tray_idx = k;\\n        }\\n      }\\n\\n      cp_model.AddLessOrEqual(mapped[flop_ind[j]][tray_idx], tray_used[i]);\\n      slots_used += mapped[flop_ind[j]][tray_idx];\\n    }\\n\\n    // check that tray_used <= slots_used\\n    cp_model.AddLessOrEqual(tray_used[i], slots_used);\\n  }\\n\\n  // calculate the cost of each tray\\n  std::vector<float> tray_cost(num_trays);\\n  for (int i = 0; i < num_trays; i++) {\\n    int bit_idx = 0;\\n    for (int j = 0; j < NUM_SIZES; j++) {\\n      if (GetBitCnt(j) == static_cast<int>(trays[i].slots.size())) {\\n        bit_idx = j;\\n      }\\n    }\\n    if (GetBitCnt(bit_idx) == 1) {\\n      tray_cost[i] = 1.00;\\n    } else {\\n      tray_cost[i] = ((float) GetBitCnt(bit_idx))\\n                     * (RATIOS[bit_idx] - GetBitCnt(bit_idx) * 0.0015);\\n    }\\n  }', metadata={'source': 'src/gpl/src/mbff.cpp', 'file_path': 'src/gpl/src/mbff.cpp', 'file_name': 'mbff.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/*\\n      - DoubleLinearExpr support double coefficients\\n      - can only be used for the objective function\\n  */\\n\\n  operations_research::sat::DoubleLinearExpr obj;\\n\\n  // add the sum of all distances\\n  for (int i = 0; i < num_flops; i++) {\\n    for (int j = 0; j < static_cast<int>(cand_tray[i].size()); j++) {\\n      obj.AddTerm(disp_x[i][j], coeff[i] * 0.001);\\n      obj.AddTerm(disp_y[i][j], coeff[i] * 0.001);\\n    }\\n  }\\n\\n  // add the tray usage constraints\\n  for (int i = 0; i < num_trays; i++) {\\n    obj.AddTerm(tray_used[i], alpha * tray_cost[i]);\\n  }\\n\\n  cp_model.Minimize(obj);\\n\\n  operations_research::sat::Model model;\\n  operations_research::sat::SatParameters parameters;\\n\\n  operations_research::sat::CpSolverResponse response\\n      = operations_research::sat::SolveCpModel(cp_model.Build(), &model);\\n\\n  if (response.status() == operations_research::sat::CpSolverStatus::FEASIBLE\\n      || response.status()\\n             == operations_research::sat::CpSolverStatus::OPTIMAL) {\\n    // update slot_disp_ vectors\\n    for (int i = 0; i < num_flops; i++) {\\n      for (int j = 0; j < static_cast<int>(cand_tray[i].size()); j++) {\\n        if (operations_research::sat::SolutionIntegerValue(response,\\n                                                           mapped[i][j])\\n            == 1) {\\n          slot_disp_x_[flops[i].idx]\\n              = trays[cand_tray[i][j]].slots[cand_slot[i][j]].x()\\n                - flops[i].pt.x();\\n          slot_disp_y_[flops[i].idx]\\n              = trays[cand_tray[i][j]].slots[cand_slot[i][j]].y()\\n                - flops[i].pt.y();\\n        }\\n      }\\n    }\\n\\n    return static_cast<float>(response.objective_value());\\n  }\\n\\n  return 0;\\n}\\n\\nvoid MBFF::GetSlots(const odb::Point& tray,\\n                    int rows,\\n                    int cols,\\n                    std::vector<odb::Point>& slots)\\n{\\n  int bit_idx = 0;\\n  for (int i = 1; i < NUM_SIZES; i++) {\\n    if (rows * cols == GetBitCnt(i)) {\\n      bit_idx = i;\\n    }\\n  }\\n\\n  float center_x = tray.x();\\n  float center_y = tray.y();\\n\\n  slots.clear();\\n  for (int i = 0; i < rows * cols; i++) {\\n    int new_col = i % cols;\\n    int new_row = i / cols;\\n\\n    float new_x\\n        = center_x + WIDTH * RATIOS[bit_idx] * ((new_col + 0.5) - (cols / 2.0));\\n    float new_y = center_y + HEIGHT * ((new_row + 0.5) - (rows / 2.0));\\n\\n    odb::Point new_slot(new_x, new_y);\\n\\n    slots.push_back(new_slot);\\n  }\\n}\\n\\nFlop MBFF::GetNewFlop(const std::vector<Flop>& prob_dist, float tot_dist)\\n{\\n  float rand_num = (float) (rand() % 101), cum_sum = 0;\\n  Flop new_flop;\\n  for (int i = 0; i < static_cast<int>(prob_dist.size()); i++) {\\n    cum_sum += prob_dist[i].prob;\\n    new_flop = prob_dist[i];\\n    if (cum_sum * 100.0 >= rand_num * tot_dist) {\\n      break;\\n    }\\n  }\\n  return new_flop;\\n}\\n\\nvoid MBFF::GetStartTrays(std::vector<Flop> flops,\\n                         int num_trays,\\n                         float AR,\\n                         std::vector<Tray>& trays)\\n{\\n  int num_flops = static_cast<int>(flops.size());\\n\\n  /* pick a random flop */\\n  int rand_idx = rand() % (num_flops);\\n  Tray tray_zero;\\n  tray_zero.pt = flops[rand_idx].pt;\\n\\n  std::set<int> used_flops;\\n  used_flops.insert(rand_idx);\\n  trays.push_back(tray_zero);\\n\\n  float tot_dist = 0;\\n  for (int i = 0; i < num_flops; i++) {\\n    float contr = GetDist(flops[i].pt, tray_zero.pt) / AR;\\n    flops[i].prob = contr, tot_dist += contr;\\n  }\\n\\n  while (static_cast<int>(trays.size()) < num_trays) {\\n    std::vector<Flop> prob_dist;\\n    for (int i = 0; i < num_flops; i++) {\\n      if (!used_flops.count(flops[i].idx)) {\\n        prob_dist.push_back(flops[i]);\\n      }\\n    }\\n\\n    std::sort(prob_dist.begin(), prob_dist.end());\\n\\n    Flop new_flop = GetNewFlop(prob_dist, tot_dist);\\n    used_flops.insert(new_flop.idx);\\n\\n    Tray new_tray;\\n    new_tray.pt = new_flop.pt;\\n    trays.push_back(new_tray);\\n\\n    for (int i = 0; i < num_flops; i++) {\\n      float new_contr = GetDist(flops[i].pt, new_tray.pt) / AR;\\n      flops[i].prob += new_contr, tot_dist += new_contr;\\n    }\\n  }\\n}', metadata={'source': 'src/gpl/src/mbff.cpp', 'file_path': 'src/gpl/src/mbff.cpp', 'file_name': 'mbff.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (int i = 0; i < num_flops; i++) {\\n      float new_contr = GetDist(flops[i].pt, new_tray.pt) / AR;\\n      flops[i].prob += new_contr, tot_dist += new_contr;\\n    }\\n  }\\n}\\n\\nTray MBFF::GetOneBit(const odb::Point& pt)\\n{\\n  float new_x = pt.x() - WIDTH / 2.0;\\n  float new_y = pt.y() - HEIGHT / 2.0;\\n\\n  Tray tray;\\n  tray.pt = odb::Point(new_x, new_y);\\n  tray.slots.push_back(pt);\\n\\n  return tray;\\n}\\n\\nvoid MBFF::MinCostFlow(const std::vector<Flop>& flops,\\n                       std::vector<Tray>& trays,\\n                       int sz,\\n                       std::vector<std::pair<int, int>>& clusters)\\n{\\n  int num_flops = static_cast<int>(flops.size());\\n  int num_trays = static_cast<int>(trays.size());\\n\\n  lemon::ListDigraph graph;\\n  std::vector<lemon::ListDigraph::Node> nodes;\\n  std::vector<lemon::ListDigraph::Arc> edges;\\n  std::vector<int> cur_costs, cur_caps;\\n\\n  // add edges from source to flop\\n  lemon::ListDigraph::Node src = graph.addNode(), sink = graph.addNode();\\n  for (int i = 0; i < num_flops; i++) {\\n    lemon::ListDigraph::Node flop_node = graph.addNode();\\n    nodes.push_back(flop_node);\\n\\n    lemon::ListDigraph::Arc src_to_flop = graph.addArc(src, flop_node);\\n    edges.push_back(src_to_flop);\\n    cur_costs.push_back(0), cur_caps.push_back(1);\\n  }\\n\\n  std::vector<std::pair<int, int>> slot_to_tray;\\n\\n  for (int i = 0; i < num_trays; i++) {\\n    std::vector<odb::Point> tray_slots = trays[i].slots;\\n\\n    for (int j = 0; j < static_cast<int>(tray_slots.size()); j++) {\\n      lemon::ListDigraph::Node slot_node = graph.addNode();\\n      nodes.push_back(slot_node);\\n\\n      // add edges from flop to slot\\n      for (int k = 0; k < num_flops; k++) {\\n        lemon::ListDigraph::Arc flop_to_slot\\n            = graph.addArc(nodes[k], slot_node);\\n        edges.push_back(flop_to_slot);\\n\\n        int edge_cost = (100 * GetDist(flops[k].pt, tray_slots[j]));\\n        cur_costs.push_back(edge_cost), cur_caps.push_back(1);\\n      }\\n\\n      // add edges from slot to sink\\n      lemon::ListDigraph::Arc slot_to_sink = graph.addArc(slot_node, sink);\\n      edges.push_back(slot_to_sink);\\n      cur_costs.push_back(0), cur_caps.push_back(1);\\n\\n      slot_to_tray.push_back(std::make_pair(i, j));\\n    }\\n  }\\n\\n  // run min-cost flow\\n  lemon::ListDigraph::ArcMap<int> costs(graph), caps(graph), flow(graph);\\n  lemon::ListDigraph::NodeMap<int> labels(graph);\\n  lemon::NetworkSimplex<lemon::ListDigraph, int, int> new_graph(graph);\\n\\n  for (int i = 0; i < static_cast<int>(edges.size()); i++) {\\n    costs[edges[i]] = cur_costs[i], caps[edges[i]] = cur_caps[i];\\n  }\\n\\n  labels[src] = -1;\\n  for (int i = 0; i < static_cast<int>(nodes.size()); i++) {\\n    labels[nodes[i]] = i;\\n  }\\n  labels[sink] = static_cast<int>(nodes.size());\\n\\n  new_graph.costMap(costs);\\n  new_graph.upperMap(caps);\\n  new_graph.stSupply(src, sink, num_flops);\\n  new_graph.run();\\n  new_graph.flowMap(flow);\\n\\n  // get, and save, the clustering solution\\n  clusters.clear();\\n  clusters.resize(num_flops);\\n  for (lemon::ListDigraph::ArcIt itr(graph); itr != lemon::INVALID; ++itr) {\\n    int u = labels[graph.source(itr)], v = labels[graph.target(itr)];\\n    if (flow[itr] != 0 && u < num_flops && v >= num_flops) {\\n      v -= num_flops;\\n      int tray_idx = slot_to_tray[v].first;\\n      int slot_idx = slot_to_tray[v].second;\\n      clusters[u] = std::make_pair(tray_idx, slot_idx),\\n      trays[tray_idx].cand[slot_idx] = u;\\n    }\\n  }\\n}\\n\\nfloat MBFF::GetSilh(const std::vector<Flop>& flops,\\n                    const std::vector<Tray>& trays,\\n                    const std::vector<std::pair<int, int>>& clusters)\\n{\\n  int num_flops = static_cast<int>(flops.size());\\n  int num_trays = static_cast<int>(trays.size());', metadata={'source': 'src/gpl/src/mbff.cpp', 'file_path': 'src/gpl/src/mbff.cpp', 'file_name': 'mbff.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='float tot = 0;\\n  for (int i = 0; i < num_flops; i++) {\\n    float min_num = std::numeric_limits<float>::max();\\n    float max_den = GetDist(flops[i].pt,\\n                            trays[clusters[i].first].slots[clusters[i].second]);\\n    for (int j = 0; j < num_trays; j++) {\\n      if (j != clusters[i].first) {\\n        max_den = std::max(\\n            max_den, GetDist(flops[i].pt, trays[j].slots[clusters[i].second]));\\n        for (int k = 0; k < static_cast<int>(trays[j].slots.size()); k++) {\\n          min_num = std::min(min_num, GetDist(flops[i].pt, trays[j].slots[k]));\\n        }\\n      }\\n    }\\n\\n    tot += (min_num / max_den);\\n  }\\n\\n  return tot;\\n}\\n\\nvoid MBFF::RunCapacitatedKMeans(const std::vector<Flop>& flops,\\n                                std::vector<Tray>& trays,\\n                                int sz,\\n                                int iter,\\n                                std::vector<std::pair<int, int>>& cluster)\\n{\\n  cluster.clear();\\n  int num_flops = static_cast<int>(flops.size());\\n  int rows = GetRows(sz);\\n  int cols = sz / rows;\\n  int num_trays = (num_flops + (sz - 1)) / sz;\\n\\n  float delta = 0;\\n  for (int i = 0; i < iter; i++) {\\n    MinCostFlow(flops, trays, sz, cluster);\\n    delta = RunLP(flops, trays, cluster);\\n\\n    for (int j = 0; j < num_trays; j++) {\\n      GetSlots(trays[j].pt, rows, cols, trays[j].slots);\\n      for (int k = 0; k < rows * cols; k++) {\\n        trays[j].cand[k] = -1;\\n      }\\n    }\\n\\n    if (delta < 0.5) {\\n      break;\\n    }\\n  }\\n\\n  MinCostFlow(flops, trays, sz, cluster);\\n}\\n\\nstd::vector<std::vector<Tray>>& MBFF::RunSilh(\\n    const std::vector<Flop>& flops,\\n    std::vector<std::vector<std::vector<Tray>>>& start_trays)\\n{\\n  int num_flops = static_cast<int>(flops.size());\\n\\n  std::vector<std::vector<Tray>>* trays\\n      = new std::vector<std::vector<Tray>>(NUM_SIZES);\\n\\n  for (int i = 0; i < NUM_SIZES; i++) {\\n    int num_trays = (num_flops + (GetBitCnt(i) - 1)) / GetBitCnt(i);\\n    (*trays)[i].resize(num_trays);\\n  }\\n\\n  // add 1-bit trays\\n  for (int i = 0; i < num_flops; i++) {\\n    Tray one_bit = GetOneBit(flops[i].pt);\\n    one_bit.cand.reserve(1);\\n    one_bit.cand.emplace_back(i);\\n    (*trays)[0][i] = one_bit;\\n  }\\n\\n  std::vector<float> res[NUM_SIZES];\\n  std::vector<std::pair<int, int>> ind;\\n\\n  for (int i = 1; i < NUM_SIZES; i++) {\\n    for (int j = 0; j < 5; j++) {\\n      ind.push_back(std::make_pair(i, j));\\n    }\\n    res[i].resize(5);\\n  }\\n\\n  for (int i = 1; i < NUM_SIZES; i++) {\\n    for (int j = 0; j < 5; j++) {\\n      int rows = GetRows(GetBitCnt(i));\\n      int cols = GetBitCnt(i) / rows;\\n      int num_trays = (num_flops + (GetBitCnt(i) - 1)) / GetBitCnt(i);\\n\\n      for (int k = 0; k < num_trays; k++) {\\n        GetSlots(\\n            start_trays[i][j][k].pt, rows, cols, start_trays[i][j][k].slots);\\n        start_trays[i][j][k].cand.reserve(rows * cols);\\n        for (int idx = 0; idx < rows * cols; idx++) {\\n          start_trays[i][j][k].cand.emplace_back(-1);\\n        }\\n      }\\n    }\\n  }\\n\\n  // run multistart_ in parallel\\n  for (int i = 0; i < static_cast<int>(ind.size()); i++) {\\n    int bit_idx = ind[i].first;\\n    int tray_idx = ind[i].second;\\n\\n    int rows = GetRows(GetBitCnt(bit_idx));\\n    int cols = GetBitCnt(bit_idx) / rows;\\n\\n    std::vector<std::pair<int, int>> tmp_cluster;\\n\\n    RunCapacitatedKMeans(\\n        flops, start_trays[bit_idx][tray_idx], rows * cols, 8, tmp_cluster);\\n\\n    res[bit_idx][tray_idx]\\n        = GetSilh(flops, start_trays[bit_idx][tray_idx], tmp_cluster);\\n  }\\n\\n  for (int i = 1; i < NUM_SIZES; i++) {\\n    int opt_idx = 0;\\n    float opt_val = -1;\\n    for (int j = 0; j < 5; j++) {\\n      if (res[i][j] > opt_val) {\\n        opt_val = res[i][j];\\n        opt_idx = j;\\n      }\\n    }\\n    (*trays)[i] = start_trays[i][opt_idx];\\n  }\\n\\n  return *trays;\\n}\\n\\n// standard K-means++ implementation\\nvoid MBFF::KMeans(const std::vector<Flop>& flops,\\n                  std::vector<std::vector<Flop>>& clusters)\\n{\\n  int num_flops = static_cast<int>(flops.size());', metadata={'source': 'src/gpl/src/mbff.cpp', 'file_path': 'src/gpl/src/mbff.cpp', 'file_name': 'mbff.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// standard K-means++ implementation\\nvoid MBFF::KMeans(const std::vector<Flop>& flops,\\n                  std::vector<std::vector<Flop>>& clusters)\\n{\\n  int num_flops = static_cast<int>(flops.size());\\n\\n  std::set<int> chosen;\\n  // choose initial center\\n  int seed = rand() % num_flops;\\n  chosen.insert(seed);\\n\\n  std::vector<Flop> centers;\\n  centers.push_back(flops[seed]);\\n\\n  std::vector<float> d(num_flops);\\n  for (int i = 0; i < num_flops; i++) {\\n    d[i] = GetDist(flops[i].pt, flops[seed].pt);\\n  }\\n\\n  // choose remaining K-1 centers\\n  while (static_cast<int>(chosen.size()) < knn_) {\\n    double tot_sum = 0;\\n\\n    for (int i = 0; i < num_flops; i++) {\\n      if (!chosen.count(i)) {\\n        for (int j : chosen) {\\n          d[i] = std::min(d[i], GetDist(flops[i].pt, flops[j].pt));\\n        }\\n        tot_sum += (double(d[i]) * double(d[i]));\\n      }\\n    }\\n\\n    int rnd = rand() % (int(tot_sum * 100));\\n    float prob = rnd / 100.0;\\n\\n    double cum_sum = 0;\\n    for (int i = 0; i < num_flops; i++) {\\n      if (!chosen.count(i)) {\\n        cum_sum += (double(d[i]) * double(d[i]));\\n        if (cum_sum >= prob) {\\n          chosen.insert(i);\\n          centers.push_back(flops[i]);\\n          break;\\n        }\\n      }\\n    }\\n  }\\n\\n  clusters.resize(knn_);\\n  float prev = -1;\\n  while (true) {\\n    for (int i = 0; i < knn_; i++) {\\n      clusters[i].clear();\\n    }\\n\\n    // remap flops to clusters\\n    for (int i = 0; i < num_flops; i++) {\\n      float min_cost = std::numeric_limits<float>::max();\\n      int idx = 0;\\n\\n      for (int j = 0; j < knn_; j++) {\\n        if (GetDist(flops[i].pt, centers[j].pt) < min_cost) {\\n          min_cost = GetDist(flops[i].pt, centers[j].pt);\\n          idx = j;\\n        }\\n      }\\n\\n      clusters[idx].push_back(flops[i]);\\n    }\\n\\n    // find new center locations\\n    for (int i = 0; i < knn_; i++) {\\n      int cur_sz = static_cast<int>(clusters[i].size());\\n      float cX = 0;\\n      float cY = 0;\\n\\n      for (int j = 0; j < static_cast<int>(clusters[i].size()); j++) {\\n        cX += clusters[i][j].pt.x();\\n        cY += clusters[i][j].pt.y();\\n      }\\n\\n      float new_x = cX / float(cur_sz);\\n      float new_y = cY / float(cur_sz);\\n      centers[i].pt = odb::Point(new_x, new_y);\\n    }\\n\\n    // get total displacement\\n    float tot_disp = 0;\\n    for (int i = 0; i < knn_; i++) {\\n      for (int j = 0; j < static_cast<int>(clusters[i].size()); j++) {\\n        tot_disp += GetDist(centers[i].pt, clusters[i][j].pt);\\n      }\\n    }\\n\\n    if (tot_disp == prev) {\\n      break;\\n    }\\n    prev = tot_disp;\\n  }\\n\\n  for (int i = 0; i < knn_; i++) {\\n    clusters[i].push_back(centers[i]);\\n  }\\n}\\n\\n/*\\n    shreyas (august 2023):\\n    method to decompose a pointset into multiple \"mini\"-pointsets of size <=\\n   MAX_SZ.\\n    basic implementation of K-means++ (with K = 4) is used.\\n*/\\n\\nvoid MBFF::KMeansDecomp(const std::vector<Flop>& flops,\\n                        int MAX_SZ,\\n                        std::vector<std::vector<Flop>>& pointsets)\\n{\\n  int num_flops = static_cast<int>(flops.size());\\n  if (num_flops <= MAX_SZ) {\\n    pointsets.push_back(flops);\\n    return;\\n  }\\n\\n  std::vector<std::vector<Flop>> tmp_clusters[multistart_];\\n  std::vector<float> tmp_costs(multistart_);\\n\\n  // multistart_ K-means++\\n  for (int i = 0; i < multistart_; i++) {\\n    KMeans(flops, tmp_clusters[i]);\\n\\n    /* cur_cost = sum of distances between flops and its\\n    matching cluster\\'s center */\\n    float cur_cost = 0;\\n    for (int j = 0; j < knn_; j++) {\\n      for (int k = 0; k + 1 < static_cast<int>(tmp_clusters[i][j].size());\\n           k++) {\\n        cur_cost\\n            += GetDist(tmp_clusters[i][j][k].pt, tmp_clusters[i][j].back().pt);\\n      }\\n    }\\n    tmp_costs[i] = cur_cost;\\n  }\\n\\n  float best_cost = std::numeric_limits<float>::max();\\n  std::vector<std::vector<Flop>> k_means_ret;\\n  for (int i = 0; i < multistart_; i++) {\\n    if (tmp_costs[i] < best_cost) {\\n      best_cost = tmp_costs[i];\\n      k_means_ret = tmp_clusters[i];\\n    }\\n  }', metadata={'source': 'src/gpl/src/mbff.cpp', 'file_path': 'src/gpl/src/mbff.cpp', 'file_name': 'mbff.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/*\\n  create edges between all std::pairs of cluster centers\\n  edge weight = distance between the two centers\\n  */\\n\\n  std::vector<std::pair<float, std::pair<int, int>>> cluster_pairs;\\n  for (int i = 0; i < knn_; i++) {\\n    for (int j = i + 1; j < knn_; j++) {\\n      cluster_pairs.push_back(std::make_pair(\\n          GetDist(k_means_ret[i].back().pt, k_means_ret[j].back().pt),\\n          std::make_pair(i, j)));\\n    }\\n  }\\n  std::sort(cluster_pairs.begin(), cluster_pairs.end());\\n\\n  for (int i = 0; i < knn_; i++) {\\n    k_means_ret[i].pop_back();\\n  }\\n\\n  /*\\n      lines 890-918: basic implementation of DSU\\n      keep uniting sets (== mini-pointsets with size <= MAX_SZ) while not\\n      exceeding MAX_SZ\\n  */\\n\\n  std::vector<int> id(knn_);\\n  std::vector<int> sz(knn_);\\n\\n  for (int i = 0; i < knn_; i++) {\\n    id[i] = i;\\n    sz[i] = static_cast<int>(k_means_ret[i].size());\\n  }\\n\\n  for (int i = 0; i < static_cast<int>(cluster_pairs.size()); i++) {\\n    int idx1 = cluster_pairs[i].second.first;\\n    int idx2 = cluster_pairs[i].second.second;\\n\\n    if (sz[id[idx1]] < sz[id[idx2]]) {\\n      std::swap(idx1, idx2);\\n    }\\n    if (sz[id[idx1]] + sz[id[idx2]] > MAX_SZ) {\\n      continue;\\n    }\\n\\n    sz[id[idx1]] += sz[id[idx2]];\\n\\n    // merge the two clusters\\n    int orig_id = id[idx2];\\n    for (int j = 0; j < knn_; j++) {\\n      if (id[j] == orig_id) {\\n        id[j] = id[idx1];\\n      }\\n    }\\n  }\\n\\n  std::vector<std::vector<Flop>> nxt_clusters(knn_);\\n  for (int i = 0; i < knn_; i++) {\\n    for (Flop f : k_means_ret[i]) {\\n      nxt_clusters[id[i]].push_back(f);\\n    }\\n  }\\n\\n  // recurse on each new cluster\\n  for (int i = 0; i < knn_; i++) {\\n    if (static_cast<int>(nxt_clusters[i].size())) {\\n      std::vector<std::vector<Flop>> R;\\n      KMeansDecomp(nxt_clusters[i], MAX_SZ, R);\\n      for (auto& x : R) {\\n        pointsets.push_back(x);\\n      }\\n    }\\n  }\\n}\\n\\ndouble MBFF::GetTCPDisplacement(float beta)\\n{\\n  double ret = 0;\\n  for (auto& path : paths_) {\\n    float diff_x\\n        = slot_disp_x_[path.start_point] - slot_disp_x_[path.end_point];\\n    float diff_y\\n        = slot_disp_y_[path.start_point] - slot_disp_y_[path.end_point];\\n    ret += (std::max(diff_x, -diff_x) + std::max(diff_y, -diff_y));\\n  }\\n  return (beta * ret);\\n}\\n\\nvoid MBFF::Run(int mx_sz, float alpha, float beta)\\n{\\n  srand(1);\\n  omp_set_num_threads(num_threads_);\\n\\n  // run k-means++ based decomposition\\n  std::vector<std::vector<Flop>> pointsets;\\n  KMeansDecomp(flops_, mx_sz, pointsets);\\n\\n  /*\\n  (1) DO NOT RUN IN PARALLEL -- MESSES WITH REPRODUCIBILITY\\n  (2) all_start_trays[t][i][j] = start trays of size 2^i for pointset[t]\\n  and iteration j of the multistart\\n  */\\n\\n  std::vector<std::vector<std::vector<Tray>>>\\n      all_start_trays[static_cast<int>(pointsets.size())];\\n  for (int t = 0; t < static_cast<int>(pointsets.size()); t++) {\\n    all_start_trays[t].resize(NUM_SIZES);\\n    for (int i = 1; i < NUM_SIZES; i++) {\\n      int rows = GetRows(GetBitCnt(i));\\n      int cols = GetBitCnt(i) / rows;\\n      float AR = (cols * WIDTH * RATIOS[i]) / (rows * HEIGHT);\\n      int num_trays\\n          = (static_cast<int>(pointsets[t].size()) + (GetBitCnt(i) - 1))\\n            / GetBitCnt(i);\\n      all_start_trays[t][i].resize(5);\\n      for (int j = 0; j < 5; j++) {\\n        GetStartTrays(pointsets[t], num_trays, AR, all_start_trays[t][i][j]);\\n      }\\n    }\\n  }\\n\\n  double ans = 0;\\n#pragma omp parallel for num_threads(num_threads_)\\n  for (int t = 0; t < static_cast<int>(pointsets.size()); t++) {\\n    std::vector<std::vector<Tray>>& cur_trays\\n        = RunSilh(pointsets[t], all_start_trays[t]);\\n\\n    // run capacitated k-means per tray size\\n    int num_flops = static_cast<int>(pointsets[t].size());\\n    for (int i = 1; i < NUM_SIZES; i++) {\\n      int rows = GetRows(GetBitCnt(i)), cols = GetBitCnt(i) / rows;\\n      int num_trays = (num_flops + (GetBitCnt(i) - 1)) / GetBitCnt(i);\\n\\n      for (int j = 0; j < num_trays; j++) {\\n        GetSlots(cur_trays[i][j].pt, rows, cols, cur_trays[i][j].slots);\\n      }', metadata={'source': 'src/gpl/src/mbff.cpp', 'file_path': 'src/gpl/src/mbff.cpp', 'file_name': 'mbff.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (int j = 0; j < num_trays; j++) {\\n        GetSlots(cur_trays[i][j].pt, rows, cols, cur_trays[i][j].slots);\\n      }\\n\\n      std::vector<std::pair<int, int>> cluster;\\n      RunCapacitatedKMeans(\\n          pointsets[t], cur_trays[i], GetBitCnt(i), 35, cluster);\\n\\n      MinCostFlow(pointsets[t], cur_trays[i], GetBitCnt(i), cluster);\\n\\n      for (int j = 0; j < num_trays; j++) {\\n        GetSlots(cur_trays[i][j].pt, rows, cols, cur_trays[i][j].slots);\\n      }\\n    }\\n    ans += RunILP(pointsets[t], cur_trays, alpha);\\n    delete &cur_trays;\\n  }\\n  ans += GetTCPDisplacement(beta);\\n  log_->info(utl::GPL, 22, \"Total = {}\", ans);\\n}\\n\\n// ctor\\nMBFF::MBFF(int num_flops,\\n           int num_paths,\\n           const std::vector<odb::Point>& points,\\n           const std::vector<Path>& paths,\\n           int threads,\\n           int knn,\\n           int multistart,\\n           utl::Logger* log)\\n{\\n  flops_.reserve(num_flops);\\n  for (int i = 0; i < num_flops; i++) {\\n    Flop new_flop{points[i], i, 0.0};\\n    flops_.emplace_back(new_flop);\\n  }\\n\\n  paths_.reserve(num_paths);\\n  for (int i = 0; i < num_paths; i++) {\\n    paths_.emplace_back(paths[i]);\\n    flops_in_path_.insert(paths[i].start_point);\\n    flops_in_path_.insert(paths[i].end_point);\\n  }\\n\\n  slot_disp_x_.reserve(num_flops);\\n  slot_disp_y_.reserve(num_flops);\\n  for (int i = 0; i < num_flops; i++) {\\n    slot_disp_x_.emplace_back(0);\\n    slot_disp_y_.emplace_back(0);\\n  }\\n\\n  log_ = log;\\n  num_threads_ = threads;\\n  knn_ = knn;\\n  multistart_ = multistart;\\n}\\n\\n// dtor\\nMBFF::~MBFF() = default;\\n\\n}  // end namespace gpl', metadata={'source': 'src/gpl/src/mbff.cpp', 'file_path': 'src/gpl/src/mbff.cpp', 'file_name': 'mbff.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2023, Precision Innovations Inc.\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n#pragma once\\n\\n#include <set>\\n#include <tuple>\\n#include <vector>\\n\\n#include \"odb/db.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace gpl {\\n\\nstruct Tray\\n{\\n  odb::Point pt;\\n  std::vector<odb::Point> slots;\\n  std::vector<int> cand;\\n};\\n\\nstruct Flop\\n{\\n  odb::Point pt;\\n  int idx;\\n  float prob;\\n\\n  bool operator<(const Flop& a) const\\n  {\\n    return std::tie(prob, idx) < std::tie(a.prob, a.idx);\\n  }\\n};\\n\\nstruct Path\\n{\\n  int start_point;\\n  int end_point;\\n};\\n\\nclass MBFF\\n{\\n public:\\n  MBFF(int num_flops,\\n       int num_paths,\\n       const std::vector<odb::Point>& points,\\n       const std::vector<Path>& paths,\\n       int threads,\\n       int knn,\\n       int multistart,\\n       utl::Logger* log);\\n  ~MBFF();\\n\\n  void Run(int mx_sz, float alpha, float beta);\\n\\n private:\\n  int GetRows(int slot_cnt);\\n  int GetBitCnt(int bit_idx);\\n  float GetDist(const odb::Point& a, const odb::Point& b);\\n\\n  void GetSlots(const odb::Point& tray,\\n                int rows,\\n                int cols,\\n                std::vector<odb::Point>& slots);\\n  Flop GetNewFlop(const std::vector<Flop>& prob_dist, float tot_dist);\\n  void GetStartTrays(std::vector<Flop> flops,\\n                     int num_trays,\\n                     float AR,\\n                     std::vector<Tray>& trays);\\n  Tray GetOneBit(const odb::Point& pt);\\n\\n  void MinCostFlow(const std::vector<Flop>& flops,\\n                   std::vector<Tray>& trays,\\n                   int sz,\\n                   std::vector<std::pair<int, int>>& clusters);\\n\\n  float GetSilh(const std::vector<Flop>& flops,\\n                const std::vector<Tray>& trays,\\n                const std::vector<std::pair<int, int>>& clusters);\\n\\n  void KMeans(const std::vector<Flop>& flops,\\n              std::vector<std::vector<Flop>>& clusters);\\n  void KMeansDecomp(const std::vector<Flop>& flops,\\n                    int MAX_SZ,\\n                    std::vector<std::vector<Flop>>& pointsets);\\n\\n  void RunCapacitatedKMeans(const std::vector<Flop>& flops,\\n                            std::vector<Tray>& trays,\\n                            int sz,\\n                            int iter,\\n                            std::vector<std::pair<int, int>>& cluster);', metadata={'source': 'src/gpl/src/mbff.h', 'file_path': 'src/gpl/src/mbff.h', 'file_name': 'mbff.h', 'file_type': '.h'}),\n",
       " Document(page_content='std::vector<std::vector<Tray>>& RunSilh(\\n      const std::vector<Flop>& pointset,\\n      std::vector<std::vector<std::vector<Tray>>>& start_trays);\\n\\n  float RunLP(const std::vector<Flop>& flops,\\n              std::vector<Tray>& trays,\\n              const std::vector<std::pair<int, int>>& clusters);\\n  float RunILP(const std::vector<Flop>& flops,\\n               const std::vector<std::vector<Tray>>& all_trays,\\n               float alpha);\\n\\n  double GetTCPDisplacement(float beta);\\n\\n  std::vector<Flop> flops_;\\n  std::vector<Path> paths_;\\n  std::set<int> flops_in_path_;\\n  std::vector<int> slot_disp_x_;\\n  std::vector<int> slot_disp_y_;\\n  int num_threads_;\\n  int knn_;\\n  int multistart_;\\n  utl::Logger* log_;\\n};\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/mbff.h', 'file_path': 'src/gpl/src/mbff.h', 'file_name': 'mbff.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"nesterovBase.h\"\\n\\n#include <algorithm>\\n#include <iostream>\\n#include <random>\\n#include <utility>\\n\\n#include \"fft.h\"\\n#include \"nesterovPlace.h\"\\n#include \"odb/db.h\"\\n#include \"placerBase.h\"\\n#include \"utl/Logger.h\"\\n\\n#define REPLACE_SQRT2 1.414213562373095048801L\\n\\nnamespace gpl {\\n\\nusing utl::GPL;\\n\\nusing namespace std;\\nusing namespace odb;\\n\\nstatic int fastModulo(const int input, const int ceil);\\n\\nstatic float calculateBiVariateNormalCDF(biNormalParameters i);\\n\\nstatic int64_t getOverlapArea(const Bin* bin,\\n                              const Instance* inst,\\n                              int dbu_per_micron);\\n\\nstatic int64_t getOverlapAreaUnscaled(const Bin* bin, const Instance* inst);\\n\\nstatic float getDistance(const vector<FloatPoint>& a,\\n                         const vector<FloatPoint>& b);\\n\\nstatic float getSecondNorm(const vector<FloatPoint>& a);\\n\\n// Note that\\n// int64_t is ideal in the following function, but\\n// runtime is doubled compared with float.\\n//\\n// Choose to use \"float\" only in the following functions\\nstatic float getOverlapDensityArea(const Bin& bin, const GCell* cell);\\n\\nstatic float fastExp(float exp);\\n\\n////////////////////////////////////////////////\\n// GCell\\n\\nGCell::GCell()\\n    : lx_(0),\\n      ly_(0),\\n      ux_(0),\\n      uy_(0),\\n      dLx_(0),\\n      dLy_(0),\\n      dUx_(0),\\n      dUy_(0),\\n      densityScale_(0),\\n      gradientX_(0),\\n      gradientY_(0)\\n{\\n}\\n\\nGCell::GCell(Instance* inst) : GCell()\\n{\\n  setInstance(inst);\\n}\\n\\nGCell::GCell(const std::vector<Instance*>& insts) : GCell()\\n{\\n  setClusteredInstance(insts);\\n}\\n\\nGCell::GCell(int cx, int cy, int dx, int dy) : GCell()\\n{\\n  dLx_ = lx_ = cx - dx / 2;\\n  dLy_ = ly_ = cy - dy / 2;\\n  dUx_ = ux_ = cx + dx / 2;\\n  dUy_ = uy_ = cy + dy / 2;\\n  setFiller();\\n}\\n\\nGCell::~GCell()\\n{\\n  insts_.clear();\\n}\\n\\nvoid GCell::clearInstances()\\n{\\n  insts_.clear();\\n}\\n\\nvoid GCell::setInstance(Instance* inst)\\n{\\n  insts_.push_back(inst);\\n  // density coordi has the same center points.\\n  dLx_ = lx_ = inst->lx();\\n  dLy_ = ly_ = inst->ly();\\n  dUx_ = ux_ = inst->ux();\\n  dUy_ = uy_ = inst->uy();\\n}\\n\\nInstance* GCell::instance() const\\n{\\n  return insts_.empty() ? nullptr : *insts_.begin();\\n}', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='Instance* GCell::instance() const\\n{\\n  return insts_.empty() ? nullptr : *insts_.begin();\\n}\\n\\nvoid GCell::addGPin(GPin* gPin)\\n{\\n  gPins_.push_back(gPin);\\n}\\n\\n// do nothing\\nvoid GCell::setFiller()\\n{\\n}\\n\\nvoid GCell::setClusteredInstance(const std::vector<Instance*>& insts)\\n{\\n  insts_ = insts;\\n}\\n\\nvoid GCell::setLocation(int lx, int ly)\\n{\\n  ux_ = lx + (ux_ - lx_);\\n  uy_ = ly + (uy_ - ly_);\\n  lx = lx_;\\n  ly = ly_;\\n\\n  for (auto& gPin : gPins_) {\\n    gPin->updateLocation(this);\\n  }\\n}\\n\\nvoid GCell::setCenterLocation(int cx, int cy)\\n{\\n  const int halfDx = dx() / 2;\\n  const int halfDy = dy() / 2;\\n\\n  lx_ = cx - halfDx;\\n  ly_ = cy - halfDy;\\n  ux_ = cx + halfDx;\\n  uy_ = cy + halfDy;\\n\\n  for (auto& gPin : gPins_) {\\n    gPin->updateLocation(this);\\n  }\\n}\\n\\n// changing size and preserve center coordinates\\nvoid GCell::setSize(int dx, int dy)\\n{\\n  const int centerX = cx();\\n  const int centerY = cy();\\n\\n  lx_ = centerX - dx / 2;\\n  ly_ = centerY - dy / 2;\\n  ux_ = centerX + dx / 2;\\n  uy_ = centerY + dy / 2;\\n}\\n\\nvoid GCell::setDensityLocation(int dLx, int dLy)\\n{\\n  dUx_ = dLx + (dUx_ - dLx_);\\n  dUy_ = dLy + (dUy_ - dLy_);\\n  dLx_ = dLx;\\n  dLy_ = dLy;\\n\\n  // assume that density Center change the gPin coordi\\n  for (auto& gPin : gPins_) {\\n    gPin->updateDensityLocation(this);\\n  }\\n}\\n\\nvoid GCell::setDensityCenterLocation(int dCx, int dCy)\\n{\\n  const int halfDDx = dDx() / 2;\\n  const int halfDDy = dDy() / 2;\\n\\n  dLx_ = dCx - halfDDx;\\n  dLy_ = dCy - halfDDy;\\n  dUx_ = dCx + halfDDx;\\n  dUy_ = dCy + halfDDy;\\n\\n  // assume that density Center change the gPin coordi\\n  for (auto& gPin : gPins_) {\\n    gPin->updateDensityLocation(this);\\n  }\\n}\\n\\n// changing size and preserve center coordinates\\nvoid GCell::setDensitySize(int dDx, int dDy)\\n{\\n  const int dCenterX = dCx();\\n  const int dCenterY = dCy();\\n\\n  dLx_ = dCenterX - dDx / 2;\\n  dLy_ = dCenterY - dDy / 2;\\n  dUx_ = dCenterX + dDx / 2;\\n  dUy_ = dCenterY + dDy / 2;\\n}\\n\\nvoid GCell::setDensityScale(float densityScale)\\n{\\n  densityScale_ = densityScale;\\n}\\n\\nvoid GCell::setGradientX(float gradientX)\\n{\\n  gradientX_ = gradientX;\\n}\\n\\nvoid GCell::setGradientY(float gradientY)\\n{\\n  gradientY_ = gradientY;\\n}\\n\\nbool GCell::isInstance() const\\n{\\n  return (insts_.size() == 1);\\n}\\n\\nbool GCell::isClusteredInstance() const\\n{\\n  return (insts_.size() > 0);\\n}\\n\\nbool GCell::isFiller() const\\n{\\n  return (insts_.size() == 0);\\n}\\n\\nbool GCell::isMacroInstance() const\\n{\\n  if (!isInstance()) {\\n    return false;\\n  }\\n  return instance()->isMacro();\\n}\\n\\nbool GCell::isStdInstance() const\\n{\\n  if (!isInstance()) {\\n    return false;\\n  }\\n  return !instance()->isMacro();\\n}\\n\\n////////////////////////////////////////////////\\n// GNet\\n\\nGNet::GNet()\\n    : lx_(0),\\n      ly_(0),\\n      ux_(0),\\n      uy_(0),\\n      timingWeight_(1),\\n      customWeight_(1),\\n      waExpMinSumX_(0),\\n      waXExpMinSumX_(0),\\n      waExpMaxSumX_(0),\\n      waXExpMaxSumX_(0),\\n      waExpMinSumY_(0),\\n      waYExpMinSumY_(0),\\n      waExpMaxSumY_(0),\\n      waYExpMaxSumY_(0),\\n      isDontCare_(0)\\n{\\n}\\n\\nGNet::GNet(Net* net) : GNet()\\n{\\n  nets_.push_back(net);\\n}\\n\\nGNet::GNet(const std::vector<Net*>& nets) : GNet()\\n{\\n  nets_ = nets;\\n}\\n\\nGNet::~GNet()\\n{\\n  gPins_.clear();\\n  nets_.clear();\\n}\\n\\nNet* GNet::net() const\\n{\\n  return *nets_.begin();\\n}\\n\\nvoid GNet::setTimingWeight(float timingWeight)\\n{\\n  timingWeight_ = timingWeight;\\n}\\n\\nvoid GNet::setCustomWeight(float customWeight)\\n{\\n  customWeight_ = customWeight;\\n}\\n\\nvoid GNet::addGPin(GPin* gPin)\\n{\\n  gPins_.push_back(gPin);\\n}\\n\\nvoid GNet::updateBox()\\n{\\n  lx_ = ly_ = INT_MAX;\\n  ux_ = uy_ = INT_MIN;\\n\\n  for (auto& gPin : gPins_) {\\n    lx_ = std::min(gPin->cx(), lx_);\\n    ly_ = std::min(gPin->cy(), ly_);\\n    ux_ = std::max(gPin->cx(), ux_);\\n    uy_ = std::max(gPin->cy(), uy_);\\n  }\\n}\\n\\nint64_t GNet::hpwl() const\\n{\\n  if (ux_ < lx_) {  // dangling net\\n    return 0;\\n  }\\n  int64_t lx = lx_;\\n  int64_t ly = ly_;\\n  int64_t ux = ux_;\\n  int64_t uy = uy_;\\n  return (ux - lx) + (uy - ly);\\n}\\n\\nvoid GNet::clearWaVars()\\n{\\n  waExpMinSumX_ = 0;\\n  waXExpMinSumX_ = 0;', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void GNet::clearWaVars()\\n{\\n  waExpMinSumX_ = 0;\\n  waXExpMinSumX_ = 0;\\n\\n  waExpMaxSumX_ = 0;\\n  waXExpMaxSumX_ = 0;\\n\\n  waExpMinSumY_ = 0;\\n  waYExpMinSumY_ = 0;\\n\\n  waExpMaxSumY_ = 0;\\n  waYExpMaxSumY_ = 0;\\n}\\n\\nvoid GNet::setDontCare()\\n{\\n  isDontCare_ = 1;\\n}\\n\\nbool GNet::isDontCare() const\\n{\\n  return (gPins_.size() == 0) || (isDontCare_ == 1);\\n}\\n\\n////////////////////////////////////////////////\\n// GPin\\n\\nGPin::GPin()\\n    : gCell_(nullptr),\\n      gNet_(nullptr),\\n      offsetCx_(0),\\n      offsetCy_(0),\\n      cx_(0),\\n      cy_(0),\\n      maxExpSumX_(0),\\n      maxExpSumY_(0),\\n      minExpSumX_(0),\\n      minExpSumY_(0),\\n      hasMaxExpSumX_(0),\\n      hasMaxExpSumY_(0),\\n      hasMinExpSumX_(0),\\n      hasMinExpSumY_(0)\\n{\\n}\\n\\nGPin::GPin(Pin* pin) : GPin()\\n{\\n  pins_.push_back(pin);\\n  cx_ = pin->cx();\\n  cy_ = pin->cy();\\n  offsetCx_ = pin->offsetCx();\\n  offsetCy_ = pin->offsetCy();\\n}\\n\\nGPin::GPin(const std::vector<Pin*>& pins) : GPin()\\n{\\n  pins_ = pins;\\n}\\n\\nGPin::~GPin()\\n{\\n  gCell_ = nullptr;\\n  gNet_ = nullptr;\\n  pins_.clear();\\n}\\n\\nPin* GPin::pin() const\\n{\\n  return *pins_.begin();\\n}\\n\\nvoid GPin::setGCell(GCell* gCell)\\n{\\n  gCell_ = gCell;\\n}\\n\\nvoid GPin::setGNet(GNet* gNet)\\n{\\n  gNet_ = gNet;\\n}\\n\\nvoid GPin::setCenterLocation(int cx, int cy)\\n{\\n  cx_ = cx;\\n  cy_ = cy;\\n}\\n\\nvoid GPin::clearWaVars()\\n{\\n  hasMaxExpSumX_ = 0;\\n  hasMaxExpSumY_ = 0;\\n  hasMinExpSumX_ = 0;\\n  hasMinExpSumY_ = 0;\\n\\n  maxExpSumX_ = maxExpSumY_ = 0;\\n  minExpSumX_ = minExpSumY_ = 0;\\n}\\n\\nvoid GPin::setMaxExpSumX(float maxExpSumX)\\n{\\n  hasMaxExpSumX_ = 1;\\n  maxExpSumX_ = maxExpSumX;\\n}\\n\\nvoid GPin::setMaxExpSumY(float maxExpSumY)\\n{\\n  hasMaxExpSumY_ = 1;\\n  maxExpSumY_ = maxExpSumY;\\n}\\n\\nvoid GPin::setMinExpSumX(float minExpSumX)\\n{\\n  hasMinExpSumX_ = 1;\\n  minExpSumX_ = minExpSumX;\\n}\\n\\nvoid GPin::setMinExpSumY(float minExpSumY)\\n{\\n  hasMinExpSumY_ = 1;\\n  minExpSumY_ = minExpSumY;\\n}\\n\\nvoid GPin::updateLocation(const GCell* gCell)\\n{\\n  cx_ = gCell->cx() + offsetCx_;\\n  cy_ = gCell->cy() + offsetCy_;\\n}\\n\\nvoid GPin::updateDensityLocation(const GCell* gCell)\\n{\\n  cx_ = gCell->dCx() + offsetCx_;\\n  cy_ = gCell->dCy() + offsetCy_;\\n}\\n\\n////////////////////////////////////////////////////////\\n// Bin\\n\\nBin::Bin()\\n    : x_(0),\\n      y_(0),\\n      lx_(0),\\n      ly_(0),\\n      ux_(0),\\n      uy_(0),\\n      nonPlaceArea_(0),\\n      instPlacedArea_(0),\\n      instPlacedAreaUnscaled_(0),\\n      nonPlaceAreaUnscaled_(0),\\n      fillerArea_(0),\\n      density_(0),\\n      targetDensity_(0),\\n      electroPhi_(0),\\n      electroForceX_(0),\\n      electroForceY_(0)\\n{\\n}\\n\\nBin::Bin(int x, int y, int lx, int ly, int ux, int uy, float targetDensity)\\n    : Bin()\\n{\\n  x_ = x;\\n  y_ = y;\\n  lx_ = lx;\\n  ly_ = ly;\\n  ux_ = ux;\\n  uy_ = uy;\\n  targetDensity_ = targetDensity;\\n}\\n\\nBin::~Bin()\\n{\\n  x_ = y_ = 0;\\n  lx_ = ly_ = ux_ = uy_ = 0;\\n  nonPlaceArea_ = instPlacedArea_ = fillerArea_ = nonPlaceAreaUnscaled_\\n      = instPlacedAreaUnscaled_ = 0;\\n  electroPhi_ = electroForceX_ = electroForceY_ = 0;\\n  density_ = targetDensity_ = 0;\\n}\\n\\nconst int64_t Bin::binArea() const\\n{\\n  return static_cast<int64_t>(dx()) * static_cast<int64_t>(dy());\\n}\\n\\nfloat Bin::density() const\\n{\\n  return density_;\\n}\\n\\nfloat Bin::targetDensity() const\\n{\\n  return targetDensity_;\\n}\\n\\nfloat Bin::electroForceX() const\\n{\\n  return electroForceX_;\\n}\\n\\nfloat Bin::electroForceY() const\\n{\\n  return electroForceY_;\\n}\\n\\nfloat Bin::electroPhi() const\\n{\\n  return electroPhi_;\\n}\\n\\nvoid Bin::setDensity(float density)\\n{\\n  density_ = density;\\n}\\n\\nvoid Bin::setTargetDensity(float density)\\n{\\n  targetDensity_ = density;\\n}\\n\\nvoid Bin::setElectroForce(float electroForceX, float electroForceY)\\n{\\n  electroForceX_ = electroForceX;\\n  electroForceY_ = electroForceY;\\n}\\n\\nvoid Bin::setElectroPhi(float phi)\\n{\\n  electroPhi_ = phi;\\n}\\n\\n////////////////////////////////////////////////\\n// BinGrid', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Bin::setElectroPhi(float phi)\\n{\\n  electroPhi_ = phi;\\n}\\n\\n////////////////////////////////////////////////\\n// BinGrid\\n\\nBinGrid::BinGrid()\\n    : log_(nullptr),\\n      lx_(0),\\n      ly_(0),\\n      ux_(0),\\n      uy_(0),\\n      binCntX_(0),\\n      binCntY_(0),\\n      binSizeX_(0),\\n      binSizeY_(0),\\n      targetDensity_(0),\\n      overflowArea_(0),\\n      overflowAreaUnscaled_(0),\\n      isSetBinCnt_(0)\\n{\\n}\\n\\nBinGrid::BinGrid(Die* die) : BinGrid()\\n{\\n  setCorePoints(die);\\n}\\n\\nBinGrid::~BinGrid()\\n{\\n  bins_.clear();\\n  binCntX_ = binCntY_ = 0;\\n  binSizeX_ = binSizeY_ = 0;\\n  isSetBinCnt_ = 0;\\n  overflowArea_ = 0;\\n  overflowAreaUnscaled_ = 0;\\n}\\n\\nvoid BinGrid::setCorePoints(const Die* die)\\n{\\n  lx_ = die->coreLx();\\n  ly_ = die->coreLy();\\n  ux_ = die->coreUx();\\n  uy_ = die->coreUy();\\n}\\n\\nvoid BinGrid::setPlacerBase(const std::shared_ptr<PlacerBase> pb)\\n{\\n  pb_ = pb;\\n}\\n\\nvoid BinGrid::setLogger(utl::Logger* log)\\n{\\n  log_ = log;\\n}\\n\\nvoid BinGrid::setTargetDensity(float density)\\n{\\n  targetDensity_ = density;\\n}\\n\\nvoid BinGrid::setBinCnt(int binCntX, int binCntY)\\n{\\n  isSetBinCnt_ = 1;\\n  binCntX_ = binCntX;\\n  binCntY_ = binCntY;\\n}\\n\\nint BinGrid::lx() const\\n{\\n  return lx_;\\n}\\nint BinGrid::ly() const\\n{\\n  return ly_;\\n}\\n\\nint BinGrid::ux() const\\n{\\n  return ux_;\\n}\\n\\nint BinGrid::uy() const\\n{\\n  return uy_;\\n}\\n\\nint BinGrid::cx() const\\n{\\n  return (ux_ + lx_) / 2;\\n}\\n\\nint BinGrid::cy() const\\n{\\n  return (uy_ + ly_) / 2;\\n}\\n\\nint BinGrid::dx() const\\n{\\n  return (ux_ - lx_);\\n}\\nint BinGrid::dy() const\\n{\\n  return (uy_ - ly_);\\n}\\nint BinGrid::binCntX() const\\n{\\n  return binCntX_;\\n}\\n\\nint BinGrid::binCntY() const\\n{\\n  return binCntY_;\\n}\\n\\nint BinGrid::binSizeX() const\\n{\\n  return binSizeX_;\\n}\\n\\nint BinGrid::binSizeY() const\\n{\\n  return binSizeY_;\\n}\\n\\nint64_t BinGrid::overflowArea() const\\n{\\n  return overflowArea_;\\n}\\n\\nint64_t BinGrid::overflowAreaUnscaled() const\\n{\\n  return overflowAreaUnscaled_;\\n}\\n\\nstatic unsigned int roundDownToPowerOfTwo(unsigned int x)\\n{\\n  x |= (x >> 1);\\n  x |= (x >> 2);\\n  x |= (x >> 4);\\n  x |= (x >> 8);\\n  x |= (x >> 16);\\n  return x ^ (x >> 1);\\n}\\n\\nvoid BinGrid::initBins()\\n{\\n  int64_t totalBinArea\\n      = static_cast<int64_t>(ux_ - lx_) * static_cast<int64_t>(uy_ - ly_);\\n\\n  int64_t averagePlaceInstArea\\n      = pb_->placeInstsArea() / pb_->placeInsts().size();\\n\\n  int64_t idealBinArea\\n      = std::round(static_cast<float>(averagePlaceInstArea) / targetDensity_);\\n  int idealBinCnt = totalBinArea / idealBinArea;\\n  if (idealBinCnt < 4) {  // the smallest we allow is 2x2 bins\\n    idealBinCnt = 4;\\n  }\\n\\n  log_->info(GPL, 23, \"TargetDensity: {:.2f}\", targetDensity_);\\n  log_->info(GPL, 24, \"AveragePlaceInstArea: {}\", averagePlaceInstArea);\\n  log_->info(GPL, 25, \"IdealBinArea: {}\", idealBinArea);\\n  log_->info(GPL, 26, \"IdealBinCnt: {}\", idealBinCnt);\\n  log_->info(GPL, 27, \"TotalBinArea: {}\", totalBinArea);\\n\\n  if (!isSetBinCnt_) {\\n    // Consider the apect ratio of the block when computing the number\\n    // of bins so that the bins remain relatively square.\\n    const int width = ux_ - lx_;\\n    const int height = uy_ - ly_;\\n    const int ratio = roundDownToPowerOfTwo(std::max(width, height)\\n                                            / std::min(width, height));\\n\\n    int foundBinCnt = 2;\\n    // find binCnt: 2, 4, 8, 16, 32, 64, ...\\n    // s.t. #bins(binCnt) <= idealBinCnt <= #bins(binCnt*2).\\n    for (foundBinCnt = 2; foundBinCnt <= 1024; foundBinCnt *= 2) {\\n      if ((foundBinCnt == 2\\n           || foundBinCnt * (foundBinCnt * ratio) <= idealBinCnt)\\n          && 4 * foundBinCnt * (foundBinCnt * ratio) > idealBinCnt) {\\n        break;\\n      }\\n    }\\n\\n    if (width > height) {\\n      binCntX_ = foundBinCnt * ratio;\\n      binCntY_ = foundBinCnt;\\n    } else {\\n      binCntX_ = foundBinCnt;\\n      binCntY_ = foundBinCnt * ratio;\\n    }\\n  }\\n\\n  log_->info(GPL, 28, \"BinCnt: {} {}\", binCntX_, binCntY_);\\n\\n  binSizeX_ = ceil(static_cast<float>((ux_ - lx_)) / binCntX_);\\n  binSizeY_ = ceil(static_cast<float>((uy_ - ly_)) / binCntY_);\\n\\n  log_->info(GPL, 29, \"BinSize: {} {}\", binSizeX_, binSizeY_);', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='binSizeX_ = ceil(static_cast<float>((ux_ - lx_)) / binCntX_);\\n  binSizeY_ = ceil(static_cast<float>((uy_ - ly_)) / binCntY_);\\n\\n  log_->info(GPL, 29, \"BinSize: {} {}\", binSizeX_, binSizeY_);\\n\\n  // initialize bins_ vector\\n  bins_.reserve(binCntX_ * (size_t) binCntY_);\\n  for (int idxY = 0; idxY < binCntY_; ++idxY) {\\n    for (int idxX = 0; idxX < binCntX_; ++idxX) {\\n      const int x = lx_ + idxX * binSizeX_;\\n      const int y = ly_ + idxY * binSizeY_;\\n      const int sizeX = std::min(ux_ - x, binSizeX_);\\n      const int sizeY = std::min(uy_ - y, binSizeY_);\\n\\n      bins_.emplace_back(\\n          idxX, idxY, x, y, x + sizeX, y + sizeY, targetDensity_);\\n    }\\n  }\\n\\n  log_->info(GPL, 30, \"NumBins: {}\", bins_.size());\\n\\n  // only initialized once\\n  updateBinsNonPlaceArea();\\n}\\n\\nvoid BinGrid::updateBinsNonPlaceArea()\\n{\\n  for (auto& bin : bins_) {\\n    bin.setNonPlaceArea(0);\\n    bin.setNonPlaceAreaUnscaled(0);\\n  }\\n\\n  for (auto& inst : pb_->nonPlaceInsts()) {\\n    std::pair<int, int> pairX = getMinMaxIdxX(inst);\\n    std::pair<int, int> pairY = getMinMaxIdxY(inst);\\n    for (int i = pairX.first; i < pairX.second; i++) {\\n      for (int j = pairY.first; j < pairY.second; j++) {\\n        Bin& bin = bins_[j * binCntX_ + i];\\n\\n        // Note that nonPlaceArea should have scale-down with\\n        // target density.\\n        // See MS-replace paper\\n        //\\n        bin.addNonPlaceArea(\\n            getOverlapArea(\\n                &bin,\\n                inst,\\n                pb_->db()->getChip()->getBlock()->getDbUnitsPerMicron())\\n            * bin.targetDensity());\\n        bin.addNonPlaceAreaUnscaled(getOverlapAreaUnscaled(&bin, inst)\\n                                    * bin.targetDensity());\\n      }\\n    }\\n  }\\n}\\n\\n// Core Part\\nvoid BinGrid::updateBinsGCellDensityArea(const std::vector<GCell*>& cells)\\n{\\n  // clear the Bin-area info\\n  for (Bin& bin : bins_) {\\n    bin.setInstPlacedArea(0);\\n    bin.setInstPlacedAreaUnscaled(0);\\n    bin.setFillerArea(0);\\n  }\\n\\n  for (auto& cell : cells) {\\n    std::pair<int, int> pairX = getDensityMinMaxIdxX(cell);\\n    std::pair<int, int> pairY = getDensityMinMaxIdxY(cell);\\n\\n    // The following function is critical runtime hotspot\\n    // for global placer.\\n    //\\n    if (cell->isInstance()) {\\n      // macro should have\\n      // scale-down with target-density\\n      if (cell->isMacroInstance()) {\\n        for (int i = pairX.first; i < pairX.second; i++) {\\n          for (int j = pairY.first; j < pairY.second; j++) {\\n            Bin& bin = bins_[j * binCntX_ + i];\\n\\n            const float scaledAvea = getOverlapDensityArea(bin, cell)\\n                                     * cell->densityScale()\\n                                     * bin.targetDensity();\\n            bin.addInstPlacedArea(scaledAvea);\\n            bin.addInstPlacedAreaUnscaled(scaledAvea);\\n          }\\n        }\\n      }\\n      // normal cells\\n      else if (cell->isStdInstance()) {\\n        for (int i = pairX.first; i < pairX.second; i++) {\\n          for (int j = pairY.first; j < pairY.second; j++) {\\n            Bin& bin = bins_[j * binCntX_ + i];\\n            const float scaledArea\\n                = getOverlapDensityArea(bin, cell) * cell->densityScale();\\n            bin.addInstPlacedArea(scaledArea);\\n            bin.addInstPlacedAreaUnscaled(scaledArea);\\n          }\\n        }\\n      }\\n    } else if (cell->isFiller()) {\\n      for (int i = pairX.first; i < pairX.second; i++) {\\n        for (int j = pairY.first; j < pairY.second; j++) {\\n          Bin& bin = bins_[j * binCntX_ + i];\\n          bin.addFillerArea(getOverlapDensityArea(bin, cell)\\n                            * cell->densityScale());\\n        }\\n      }\\n    }\\n  }', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='overflowArea_ = 0;\\n  overflowAreaUnscaled_ = 0;\\n  // update density and overflowArea\\n  // for nesterov use and FFT library\\n  for (Bin& bin : bins_) {\\n    int64_t binArea = bin.binArea();\\n    const float scaledBinArea\\n        = static_cast<float>(binArea * bin.targetDensity());\\n    bin.setDensity((static_cast<float>(bin.instPlacedArea())\\n                    + static_cast<float>(bin.fillerArea())\\n                    + static_cast<float>(bin.nonPlaceArea()))\\n                   / scaledBinArea);\\n\\n    overflowArea_ += std::max(0.0f,\\n                              static_cast<float>(bin.instPlacedArea())\\n                                  + static_cast<float>(bin.nonPlaceArea())\\n                                  - scaledBinArea);\\n\\n    overflowAreaUnscaled_ += std::max(\\n        0.0f,\\n        static_cast<float>(bin.instPlacedAreaUnscaled())\\n            + static_cast<float>(bin.nonPlaceAreaUnscaled()) - scaledBinArea);\\n  }\\n}\\n\\nstd::pair<int, int> BinGrid::getDensityMinMaxIdxX(const GCell* gcell) const\\n{\\n  int lowerIdx = (gcell->dLx() - lx()) / binSizeX_;\\n  int upperIdx = (fastModulo((gcell->dUx() - lx()), binSizeX_) == 0)\\n                     ? (gcell->dUx() - lx()) / binSizeX_\\n                     : (gcell->dUx() - lx()) / binSizeX_ + 1;\\n\\n  upperIdx = std::min(upperIdx, binCntX_);\\n  return std::make_pair(lowerIdx, upperIdx);\\n}\\n\\nstd::pair<int, int> BinGrid::getDensityMinMaxIdxY(const GCell* gcell) const\\n{\\n  int lowerIdx = (gcell->dLy() - ly()) / binSizeY_;\\n  int upperIdx = (fastModulo((gcell->dUy() - ly()), binSizeY_) == 0)\\n                     ? (gcell->dUy() - ly()) / binSizeY_\\n                     : (gcell->dUy() - ly()) / binSizeY_ + 1;\\n\\n  upperIdx = std::min(upperIdx, binCntY_);\\n  return std::make_pair(lowerIdx, upperIdx);\\n}\\n\\nstd::pair<int, int> BinGrid::getMinMaxIdxX(const Instance* inst) const\\n{\\n  int lowerIdx = (inst->lx() - lx()) / binSizeX_;\\n  int upperIdx = (fastModulo((inst->ux() - lx()), binSizeX_) == 0)\\n                     ? (inst->ux() - lx()) / binSizeX_\\n                     : (inst->ux() - lx()) / binSizeX_ + 1;\\n\\n  return std::make_pair(std::max(lowerIdx, 0), std::min(upperIdx, binCntX_));\\n}\\n\\nstd::pair<int, int> BinGrid::getMinMaxIdxY(const Instance* inst) const\\n{\\n  int lowerIdx = (inst->ly() - ly()) / binSizeY_;\\n  int upperIdx = (fastModulo((inst->uy() - ly()), binSizeY_) == 0)\\n                     ? (inst->uy() - ly()) / binSizeY_\\n                     : (inst->uy() - ly()) / binSizeY_ + 1;\\n\\n  return std::make_pair(std::max(lowerIdx, 0), std::min(upperIdx, binCntY_));\\n}\\n\\n////////////////////////////////////////////////\\n// NesterovBaseVars\\nNesterovBaseVars::NesterovBaseVars()\\n{\\n  reset();\\n}\\n\\nvoid NesterovBaseVars::reset()\\n{\\n  targetDensity = 1.0;\\n  binCntX = binCntY = 0;\\n  minWireLengthForceBar = -300;\\n  isSetBinCnt = 0;\\n  useUniformTargetDensity = 0;\\n}\\n\\n////////////////////////////////////////////////\\n// NesterovPlaceVars\\nNesterovPlaceVars::NesterovPlaceVars()\\n{\\n  reset();\\n}\\n\\nvoid NesterovPlaceVars::reset()\\n{\\n  maxNesterovIter = 5000;\\n  maxBackTrack = 10;\\n  initDensityPenalty = 0.00008;\\n  initWireLengthCoef = 0.25;\\n  targetOverflow = 0.1;\\n  minPhiCoef = 0.95;\\n  maxPhiCoef = 1.05;\\n  minPreconditioner = 1.0;\\n  initialPrevCoordiUpdateCoef = 100;\\n  referenceHpwl = 446000000;\\n  routabilityCheckOverflow = 0.20;\\n  forceCPU = false;\\n  timingDrivenMode = true;\\n  routabilityDrivenMode = true;\\n  debug = false;\\n  debug_pause_iterations = 10;\\n  debug_update_iterations = 10;\\n  debug_draw_bins = true;\\n  debug_inst = nullptr;\\n}\\n\\n////////////////////////////////////////////////\\n// NesterovBaseCommon\\n///////////////////////////////////////////////\\n\\nNesterovBaseCommon::NesterovBaseCommon() : pbc_(nullptr), log_(nullptr)\\n{\\n}\\n\\nNesterovBaseCommon::NesterovBaseCommon(NesterovBaseVars nbVars,\\n                                       std::shared_ptr<PlacerBaseCommon> pbc,\\n                                       utl::Logger* log)\\n    : NesterovBaseCommon()\\n{\\n  nbVars_ = nbVars;\\n  pbc_ = std::move(pbc);\\n  log_ = log;\\n  init();\\n}', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content=\"NesterovBaseCommon::~NesterovBaseCommon()\\n{\\n  reset();\\n}\\n\\nvoid NesterovBaseCommon::reset()\\n{\\n  nbVars_.reset();\\n  pbc_ = nullptr;\\n  log_ = nullptr;\\n\\n  gCellStor_.clear();\\n  gNetStor_.clear();\\n  gPinStor_.clear();\\n\\n  gCells_.clear();\\n  gNets_.clear();\\n  gPins_.clear();\\n\\n  gCellMap_.clear();\\n  gPinMap_.clear();\\n  gNetMap_.clear();\\n\\n  gCellStor_.shrink_to_fit();\\n  gNetStor_.shrink_to_fit();\\n  gPinStor_.shrink_to_fit();\\n\\n  gCells_.shrink_to_fit();\\n\\n  gNets_.shrink_to_fit();\\n  gPins_.shrink_to_fit();\\n}\\n\\nvoid NesterovBaseCommon::init()\\n{\\n  // gCellStor init\\n  gCellStor_.reserve(pbc_->placeInsts().size());\\n\\n  for (auto& inst : pbc_->placeInsts()) {\\n    gCellStor_.push_back(GCell(inst));\\n  }\\n\\n  // TODO:\\n  // at this moment, GNet and GPin is equal to\\n  // Net and Pin\\n\\n  // gPinStor init\\n  gPinStor_.reserve(pbc_->pins().size());\\n  for (auto& pin : pbc_->pins()) {\\n    GPin myGPin(pin);\\n    gPinStor_.push_back(myGPin);\\n  }\\n\\n  // gNetStor init\\n  gNetStor_.reserve(pbc_->nets().size());\\n  for (auto& net : pbc_->nets()) {\\n    GNet myGNet(net);\\n    gNetStor_.push_back(myGNet);\\n  }\\n\\n  // gCell ptr init\\n  gCells_.reserve(gCellStor_.size());\\n  for (auto& gCell : gCellStor_) {\\n    if (!gCell.isInstance()) {\\n      continue;\\n    }\\n    gCells_.push_back(&gCell);\\n    gCellMap_[gCell.instance()] = &gCell;\\n  }\\n\\n  // gPin ptr init\\n  gPins_.reserve(gPinStor_.size());\\n  for (auto& gPin : gPinStor_) {\\n    gPins_.push_back(&gPin);\\n    gPinMap_[gPin.pin()] = &gPin;\\n  }\\n\\n  // gNet ptr init\\n  gNets_.reserve(gNetStor_.size());\\n  for (auto& gNet : gNetStor_) {\\n    gNets_.push_back(&gNet);\\n    gNetMap_[gNet.net()] = &gNet;\\n  }\\n\\n  // gCellStor_'s pins_ fill\\n  for (auto& gCell : gCellStor_) {\\n    if (gCell.isFiller()) {\\n      continue;\\n    }\\n\\n    for (auto& pin : gCell.instance()->pins()) {\\n      gCell.addGPin(pbToNb(pin));\\n    }\\n  }\\n\\n  // gPinStor_' GNet and GCell fill\\n  for (auto& gPin : gPinStor_) {\\n    gPin.setGCell(pbToNb(gPin.pin()->instance()));\\n    gPin.setGNet(pbToNb(gPin.pin()->net()));\\n  }\\n\\n  // gNetStor_'s GPin fill\\n  for (auto& gNet : gNetStor_) {\\n    for (auto& pin : gNet.net()->pins()) {\\n      gNet.addGPin(pbToNb(pin));\\n    }\\n  }\\n}\\n\\nGCell* NesterovBaseCommon::pbToNb(Instance* inst) const\\n{\\n  auto gcPtr = gCellMap_.find(inst);\\n  return (gcPtr == gCellMap_.end()) ? nullptr : gcPtr->second;\\n}\\n\\nGPin* NesterovBaseCommon::pbToNb(Pin* pin) const\\n{\\n  auto gpPtr = gPinMap_.find(pin);\\n  return (gpPtr == gPinMap_.end()) ? nullptr : gpPtr->second;\\n}\\n\\nGNet* NesterovBaseCommon::pbToNb(Net* net) const\\n{\\n  auto gnPtr = gNetMap_.find(net);\\n  return (gnPtr == gNetMap_.end()) ? nullptr : gnPtr->second;\\n}\\n\\nGCell* NesterovBaseCommon::dbToNb(odb::dbInst* inst) const\\n{\\n  Instance* pbInst = pbc_->dbToPb(inst);\\n  return pbToNb(pbInst);\\n}\\n\\nGPin* NesterovBaseCommon::dbToNb(odb::dbITerm* pin) const\\n{\\n  Pin* pbPin = pbc_->dbToPb(pin);\\n  return pbToNb(pbPin);\\n}\\n\\nGPin* NesterovBaseCommon::dbToNb(odb::dbBTerm* pin) const\\n{\\n  Pin* pbPin = pbc_->dbToPb(pin);\\n  return pbToNb(pbPin);\\n}\\n\\nGNet* NesterovBaseCommon::dbToNb(odb::dbNet* net) const\\n{\\n  Net* pbNet = pbc_->dbToPb(net);\\n  return pbToNb(pbNet);\\n}\\n\\n//\\n// WA force cals - wlCoeffX / wlCoeffY\\n//\\n// * Note that wlCoeffX and wlCoeffY is 1/gamma\\n// in ePlace paper.\\nvoid NesterovBaseCommon::updateWireLengthForceWA(float wlCoeffX, float wlCoeffY)\\n{\\n  // clear all WA variables.\\n  for (auto& gNet : gNets_) {\\n    gNet->clearWaVars();\\n  }\\n  for (auto& gPin : gPins_) {\\n    gPin->clearWaVars();\\n  }\\n\\n  for (auto& gNet : gNets_) {\\n    gNet->updateBox();\", metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (auto& gNet : gNets_) {\\n    gNet->updateBox();\\n\\n    for (auto& gPin : gNet->gPins()) {\\n      // The WA terms are shift invariant:\\n      //\\n      //   Sum(x_i * exp(x_i))    Sum(x_i * exp(x_i - C))\\n      //   -----------------    = -----------------\\n      //   Sum(exp(x_i))          Sum(exp(x_i - C))\\n      //\\n      // So we shift to keep the exponential from overflowing\\n      float expMinX = (gNet->lx() - gPin->cx()) * wlCoeffX;\\n      float expMaxX = (gPin->cx() - gNet->ux()) * wlCoeffX;\\n      float expMinY = (gNet->ly() - gPin->cy()) * wlCoeffY;\\n      float expMaxY = (gPin->cy() - gNet->uy()) * wlCoeffY;\\n\\n      // min x\\n      if (expMinX > nbVars_.minWireLengthForceBar) {\\n        gPin->setMinExpSumX(fastExp(expMinX));\\n        gNet->addWaExpMinSumX(gPin->minExpSumX());\\n        gNet->addWaXExpMinSumX(gPin->cx() * gPin->minExpSumX());\\n        if (gPin->gCell() && gPin->gCell()->isInstance()) {\\n          debugPrint(log_,\\n                     GPL,\\n                     \"wlUpdateWA\",\\n                     1,\\n                     \"MinX updated: {} {:g}\",\\n                     gPin->gCell()->instance()->dbInst()->getConstName(),\\n                     gPin->minExpSumX());\\n        }\\n      }\\n\\n      // max x\\n      if (expMaxX > nbVars_.minWireLengthForceBar) {\\n        gPin->setMaxExpSumX(fastExp(expMaxX));\\n        gNet->addWaExpMaxSumX(gPin->maxExpSumX());\\n        gNet->addWaXExpMaxSumX(gPin->cx() * gPin->maxExpSumX());\\n        if (gPin->gCell() && gPin->gCell()->isInstance()) {\\n          debugPrint(log_,\\n                     GPL,\\n                     \"wlUpdateWA\",\\n                     1,\\n                     \"MaxX updated: {} {:g}\",\\n                     gPin->gCell()->instance()->dbInst()->getConstName(),\\n                     gPin->maxExpSumX());\\n        }\\n      }\\n\\n      // min y\\n      if (expMinY > nbVars_.minWireLengthForceBar) {\\n        gPin->setMinExpSumY(fastExp(expMinY));\\n        gNet->addWaExpMinSumY(gPin->minExpSumY());\\n        gNet->addWaYExpMinSumY(gPin->cy() * gPin->minExpSumY());\\n        if (gPin->gCell() && gPin->gCell()->isInstance()) {\\n          debugPrint(log_,\\n                     GPL,\\n                     \"wlUpdateWA\",\\n                     1,\\n                     \"MinY updated: {} {:g}\",\\n                     gPin->gCell()->instance()->dbInst()->getConstName(),\\n                     gPin->minExpSumY());\\n        }\\n      }\\n\\n      // max y\\n      if (expMaxY > nbVars_.minWireLengthForceBar) {\\n        gPin->setMaxExpSumY(fastExp(expMaxY));\\n        gNet->addWaExpMaxSumY(gPin->maxExpSumY());\\n        gNet->addWaYExpMaxSumY(gPin->cy() * gPin->maxExpSumY());\\n        if (gPin->gCell() && gPin->gCell()->isInstance()) {\\n          debugPrint(log_,\\n                     GPL,\\n                     \"wlUpdateWA\",\\n                     1,\\n                     \"MaxY updated: {} {:g}\",\\n                     gPin->gCell()->instance()->dbInst()->getConstName(),\\n                     gPin->maxExpSumY());\\n        }\\n      }\\n    }\\n  }\\n}\\n\\n// get x,y WA Gradient values with given GCell\\nFloatPoint NesterovBaseCommon::getWireLengthGradientWA(const GCell* gCell,\\n                                                       float wlCoeffX,\\n                                                       float wlCoeffY) const\\n{\\n  FloatPoint gradientPair;\\n\\n  for (auto& gPin : gCell->gPins()) {\\n    auto tmpPair = getWireLengthGradientPinWA(gPin, wlCoeffX, wlCoeffY);\\n\\n    debugPrint(log_,\\n               GPL,\\n               \"getGradientWA\",\\n               1,\\n               \"wlPair: {:g} {:g}\",\\n               tmpPair.x,\\n               tmpPair.y);\\n\\n    // apply timing/custom net weight\\n    tmpPair.x *= gPin->gNet()->totalWeight();\\n    tmpPair.y *= gPin->gNet()->totalWeight();\\n\\n    gradientPair.x += tmpPair.x;\\n    gradientPair.y += tmpPair.y;\\n  }\\n\\n  if (gCell->isInstance()) {\\n    debugPrint(log_,\\n               GPL,\\n               \"getGradientWA\",\\n               1,\\n               \"gradient: {:g} {:g}\",\\n               gradientPair.x,\\n               gradientPair.y);\\n  }', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// return sum\\n  return gradientPair;\\n}\\n\\n// get x,y WA Gradient values from GPin\\n// Please check the JingWei\\'s Ph.D. thesis full paper,\\n// Equation (4.13)\\n//\\n// You can\\'t understand the following function\\n// unless you read the (4.13) formula\\nFloatPoint NesterovBaseCommon::getWireLengthGradientPinWA(const GPin* gPin,\\n                                                          float wlCoeffX,\\n                                                          float wlCoeffY) const\\n{\\n  float gradientMinX = 0, gradientMinY = 0;\\n  float gradientMaxX = 0, gradientMaxY = 0;\\n\\n  // min x\\n  if (gPin->hasMinExpSumX()) {\\n    // from Net.\\n    float waExpMinSumX = gPin->gNet()->waExpMinSumX();\\n    float waXExpMinSumX = gPin->gNet()->waXExpMinSumX();\\n\\n    gradientMinX\\n        = (waExpMinSumX * (gPin->minExpSumX() * (1.0 - wlCoeffX * gPin->cx()))\\n           + wlCoeffX * gPin->minExpSumX() * waXExpMinSumX)\\n          / (waExpMinSumX * waExpMinSumX);\\n  }\\n\\n  // max x\\n  if (gPin->hasMaxExpSumX()) {\\n    float waExpMaxSumX = gPin->gNet()->waExpMaxSumX();\\n    float waXExpMaxSumX = gPin->gNet()->waXExpMaxSumX();\\n\\n    gradientMaxX\\n        = (waExpMaxSumX * (gPin->maxExpSumX() * (1.0 + wlCoeffX * gPin->cx()))\\n           - wlCoeffX * gPin->maxExpSumX() * waXExpMaxSumX)\\n          / (waExpMaxSumX * waExpMaxSumX);\\n  }\\n\\n  // min y\\n  if (gPin->hasMinExpSumY()) {\\n    float waExpMinSumY = gPin->gNet()->waExpMinSumY();\\n    float waYExpMinSumY = gPin->gNet()->waYExpMinSumY();\\n\\n    gradientMinY\\n        = (waExpMinSumY * (gPin->minExpSumY() * (1.0 - wlCoeffY * gPin->cy()))\\n           + wlCoeffY * gPin->minExpSumY() * waYExpMinSumY)\\n          / (waExpMinSumY * waExpMinSumY);\\n  }\\n\\n  // max y\\n  if (gPin->hasMaxExpSumY()) {\\n    float waExpMaxSumY = gPin->gNet()->waExpMaxSumY();\\n    float waYExpMaxSumY = gPin->gNet()->waYExpMaxSumY();\\n\\n    gradientMaxY\\n        = (waExpMaxSumY * (gPin->maxExpSumY() * (1.0 + wlCoeffY * gPin->cy()))\\n           - wlCoeffY * gPin->maxExpSumY() * waYExpMaxSumY)\\n          / (waExpMaxSumY * waExpMaxSumY);\\n  }\\n\\n  debugPrint(log_,\\n             GPL,\\n             \"getGradientWAPin\",\\n             1,\\n             \"gradient:  X[{:g} {:g}]  Y[{:g} {:g}]\",\\n             gradientMinX,\\n             gradientMaxX,\\n             gradientMinY,\\n             gradientMaxY);\\n\\n  return FloatPoint(gradientMinX - gradientMaxX, gradientMinY - gradientMaxY);\\n}\\n\\nFloatPoint NesterovBaseCommon::getWireLengthPreconditioner(\\n    const GCell* gCell) const\\n{\\n  return FloatPoint(gCell->gPins().size(), gCell->gPins().size());\\n}\\n\\nvoid NesterovBaseCommon::updateDbGCells()\\n{\\n  for (auto& gCell : gCells()) {\\n    if (gCell->isInstance()) {\\n      odb::dbInst* inst = gCell->instance()->dbInst();\\n      inst->setPlacementStatus(odb::dbPlacementStatus::PLACED);\\n\\n      Instance* replInst = gCell->instance();\\n      // pad awareness on X coordinates\\n      inst->setLocation(gCell->dCx() - replInst->dx() / 2\\n                            + pbc_->siteSizeX() * pbc_->padLeft(),\\n                        gCell->dCy() - replInst->dy() / 2);\\n    }\\n  }\\n}\\n\\nint64_t NesterovBaseCommon::getHpwl()\\n{\\n  int64_t hpwl = 0;\\n  for (auto& gNet : gNets_) {\\n    gNet->updateBox();\\n    hpwl += gNet->hpwl();\\n  }\\n  return hpwl;\\n}\\n\\n////////////////////////////////////////////////\\n// NesterovBase\\n\\nNesterovBase::NesterovBase()\\n    : pb_(nullptr),\\n      nbc_(nullptr),\\n      log_(nullptr),\\n      fillerDx_(0),\\n      fillerDy_(0),\\n      whiteSpaceArea_(0),\\n      movableArea_(0),\\n      totalFillerArea_(0),\\n      stdInstsArea_(0),\\n      macroInstsArea_(0),\\n      sumPhi_(0),\\n      targetDensity_(0),\\n      uniformTargetDensity_(0),\\n      stepLength_(0),\\n      densityPenalty_(0),\\n\\n      isDiverged_(false),\\n      isMaxPhiCoefChanged_(false),\\n      minSumOverflow(1e30),\\n      hpwlWithMinSumOverflow(1e30),\\n      iter_(0),\\n      isConverged_(false),\\n      isSnapshotSaved(false),\\n      snapshotA(0),\\n      snapshotDensityPenalty(0),\\n      snapshotStepLength(0),\\n      snapshotWlCoefX(0),\\n      snapshotWlCoefY(0)\\n\\n{\\n}', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='{\\n}\\n\\nNesterovBase::NesterovBase(NesterovBaseVars nbVars,\\n                           std::shared_ptr<PlacerBase> pb,\\n                           std::shared_ptr<NesterovBaseCommon> nbc,\\n                           utl::Logger* log)\\n    : NesterovBase()\\n{\\n  nbVars_ = nbVars;\\n  pb_ = std::move(pb);\\n  nbc_ = std::move(nbc);\\n  log_ = log;\\n  init();\\n}\\n\\nNesterovBase::~NesterovBase()\\n{\\n  reset();\\n}\\n\\nvoid NesterovBase::reset()\\n{\\n  nbVars_.reset();\\n  pb_ = nullptr;\\n  log_ = nullptr;\\n\\n  fillerDx_ = fillerDy_ = 0;\\n  whiteSpaceArea_ = movableArea_ = 0;\\n  totalFillerArea_ = 0;\\n\\n  stdInstsArea_ = macroInstsArea_ = 0;\\n\\n  gCellStor_.clear();\\n  gCells_.clear();\\n  gCellInsts_.clear();\\n  gCellFillers_.clear();\\n\\n  gCellStor_.shrink_to_fit();\\n  gCells_.shrink_to_fit();\\n  gCellInsts_.shrink_to_fit();\\n  gCellFillers_.shrink_to_fit();\\n\\n  isMaxPhiCoefChanged_ = false;\\n  sumPhi_ = 0;\\n  targetDensity_ = 0;\\n  uniformTargetDensity_ = 0;\\n\\n  iter_ = 0;\\n  minSumOverflow = 1e30;\\n  hpwlWithMinSumOverflow = 1e30;\\n  isConverged_ = false;\\n  isDiverged_ = false;\\n\\n  // snapshot info\\n  isSnapshotSaved = false;\\n  snapshotCoordi.clear();\\n  snapshotSLPCoordi.clear();\\n  snapshotSLPSumGrads.clear();\\n  snapshotA = 0;\\n  snapshotDensityPenalty = 0;\\n  snapshotStepLength = 0;\\n  snapshotWlCoefX = 0;\\n  snapshotWlCoefY = 0;\\n}\\n\\nvoid NesterovBase::init()\\n{\\n  // Set a fixed seed\\n  srand(42);\\n  // area update from pb\\n  stdInstsArea_ = pb_->stdInstsArea();\\n  macroInstsArea_ = pb_->macroInstsArea();\\n\\n  int dbu_per_micron = pb_->db()->getChip()->getBlock()->getDbUnitsPerMicron();\\n\\n  // update gFillerCells\\n  initFillerGCells();\\n\\n  gCells_.reserve(pb_->insts().size() + gCellStor_.size());\\n\\n  // add place instances\\n  for (auto& inst : pb_->placeInsts()) {\\n    int x_offset = rand() % (2 * dbu_per_micron) - dbu_per_micron;\\n    int y_offset = rand() % (2 * dbu_per_micron) - dbu_per_micron;\\n\\n    GCell* gCell = nbc_->pbToNb(inst);\\n\\n    inst->setLocation(inst->lx() + x_offset, inst->ly() + y_offset);\\n\\n    gCell->clearInstances();\\n    gCell->setInstance(inst);\\n    gCells_.push_back(gCell);\\n  }\\n\\n  // add filler cells to gCells_\\n  for (auto& gCell : gCellStor_) {\\n    gCells_.push_back(&gCell);\\n  }\\n\\n  for (auto& gCell : gCells_) {\\n    if (gCell->isInstance()) {\\n      gCellInsts_.push_back(gCell);\\n    } else if (gCell->isFiller()) {\\n      gCellFillers_.push_back(gCell);\\n    }\\n  }\\n\\n  log_->info(GPL, 31, \"FillerInit: NumGCells: {}\", gCells_.size());\\n  log_->info(GPL, 32, \"FillerInit: NumGNets: {}\", nbc_->gNets().size());\\n  log_->info(GPL, 33, \"FillerInit: NumGPins: {}\", nbc_->gPins().size());\\n\\n  // initialize bin grid structure\\n  // send param into binGrid structure\\n  if (nbVars_.isSetBinCnt) {\\n    bg_.setBinCnt(nbVars_.binCntX, nbVars_.binCntY);\\n  }\\n\\n  bg_.setPlacerBase(pb_);\\n  bg_.setLogger(log_);\\n  bg_.setCorePoints(&(pb_->die()));\\n  bg_.setTargetDensity(targetDensity_);\\n\\n  // update binGrid info\\n  bg_.initBins();\\n\\n  // initialize fft structrue based on bins\\n  std::unique_ptr<FFT> fft(\\n      new FFT(bg_.binCntX(), bg_.binCntY(), bg_.binSizeX(), bg_.binSizeY()));\\n\\n  fft_ = std::move(fft);\\n\\n  // update densitySize and densityScale in each gCell\\n  updateDensitySize();\\n}\\n\\n// virtual filler GCells\\nvoid NesterovBase::initFillerGCells()\\n{\\n  // extract average dx/dy in range (10%, 90%)\\n  vector<int> dxStor;\\n  vector<int> dyStor;\\n\\n  dxStor.reserve(pb_->placeInsts().size());\\n  dyStor.reserve(pb_->placeInsts().size());\\n  for (auto& placeInst : pb_->placeInsts()) {\\n    dxStor.push_back(placeInst->dx());\\n    dyStor.push_back(placeInst->dy());\\n  }\\n\\n  // sort\\n  std::sort(dxStor.begin(), dxStor.end());\\n  std::sort(dyStor.begin(), dyStor.end());\\n\\n  // average from (10 - 90%) .\\n  int64_t dxSum = 0, dySum = 0;\\n\\n  int minIdx = dxStor.size() * 0.05;\\n  int maxIdx = dxStor.size() * 0.95;\\n\\n  // when #instances are too small,\\n  // extracts average values in whole ranges.\\n  if (minIdx == maxIdx) {\\n    minIdx = 0;\\n    maxIdx = dxStor.size();\\n  }', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// when #instances are too small,\\n  // extracts average values in whole ranges.\\n  if (minIdx == maxIdx) {\\n    minIdx = 0;\\n    maxIdx = dxStor.size();\\n  }\\n\\n  for (int i = minIdx; i < maxIdx; i++) {\\n    dxSum += dxStor[i];\\n    dySum += dyStor[i];\\n  }\\n\\n  // the avgDx and avgDy will be used as filler cells\\'\\n  // width and height\\n  fillerDx_ = static_cast<int>(dxSum / (maxIdx - minIdx));\\n  fillerDy_ = static_cast<int>(dySum / (maxIdx - minIdx));\\n\\n  int64_t coreArea = pb_->die().coreArea();\\n  whiteSpaceArea_ = coreArea - static_cast<int64_t>(pb_->nonPlaceInstsArea());\\n\\n  // if(pb_->group() == NULL) {\\n  //   // nonPlaceInstsArea should not have density downscaling!!!\\n  //   whiteSpaceArea_ = coreArea - pb_->nonPlaceInstsArea();\\n  // } else {\\n  //   int64_t domainArea = 0;\\n  //   for(auto boundary: pb_->group()->getRegion()->getBoundaries()) {\\n  //     domainArea += boundary->getBox().area();\\n  //   }\\n  //   whiteSpaceArea_ = domainArea - pb_->nonPlaceInstsArea();\\n  // }\\n\\n  float tmp_targetDensity\\n      = static_cast<float>(stdInstsArea_)\\n            / static_cast<float>(whiteSpaceArea_ - macroInstsArea_)\\n        + 0.01;\\n  // targetDensity initialize\\n  if (nbVars_.useUniformTargetDensity) {\\n    targetDensity_ = tmp_targetDensity;\\n  } else {\\n    targetDensity_ = nbVars_.targetDensity;\\n  }\\n\\n  // TODO density screening\\n  movableArea_ = whiteSpaceArea_ * targetDensity_;\\n\\n  totalFillerArea_ = movableArea_ - nesterovInstsArea();\\n  uniformTargetDensity_ = static_cast<float>(nesterovInstsArea())\\n                          / static_cast<float>(whiteSpaceArea_);\\n\\n  if (totalFillerArea_ < 0) {\\n    uniformTargetDensity_ = ceilf(uniformTargetDensity_ * 100) / 100;\\n    log_->error(GPL,\\n                302,\\n                \"Use a higher -density or \"\\n                \"re-floorplan with a larger core area.\\\\n\"\\n                \"Given target density: {:.2f}\\\\n\"\\n                \"Suggested target density: {:.2f}\",\\n                targetDensity_,\\n                uniformTargetDensity_);\\n  }\\n\\n  int fillerCnt = static_cast<int>(\\n      totalFillerArea_ / static_cast<int64_t>(fillerDx_ * fillerDy_));\\n\\n  debugPrint(log_, GPL, \"FillerInit\", 1, \"CoreArea {}\", coreArea);\\n  debugPrint(log_, GPL, \"FillerInit\", 1, \"WhiteSpaceArea {}\", whiteSpaceArea_);\\n  debugPrint(log_, GPL, \"FillerInit\", 1, \"MovableArea {}\", movableArea_);\\n  debugPrint(\\n      log_, GPL, \"FillerInit\", 1, \"TotalFillerArea {}\", totalFillerArea_);\\n  debugPrint(log_, GPL, \"FillerInit\", 1, \"NumFillerCells {}\", fillerCnt);\\n  debugPrint(log_, GPL, \"FillerInit\", 1, \"FillerCellArea {}\", fillerCellArea());\\n  debugPrint(\\n      log_, GPL, \"FillerInit\", 1, \"FillerCellSize {} {}\", fillerDx_, fillerDy_);\\n\\n  //\\n  // mt19937 supports huge range of random values.\\n  // rand()\\'s RAND_MAX is only 32767.\\n  //\\n  mt19937 randVal(0);\\n  for (int i = 0; i < fillerCnt; i++) {\\n    // instability problem between g++ and clang++!\\n    auto randX = randVal();\\n    auto randY = randVal();\\n\\n    // place filler cells on random coordi and\\n    // set size as avgDx and avgDy\\n    GCell myGCell(randX % pb_->die().coreDx() + pb_->die().coreLx(),\\n                  randY % pb_->die().coreDy() + pb_->die().coreLy(),\\n                  fillerDx_,\\n                  fillerDy_);\\n\\n    gCellStor_.push_back(myGCell);\\n  }\\n}\\n// gcell update\\nvoid NesterovBase::updateGCellLocation(const std::vector<FloatPoint>& coordis)\\n{\\n  for (auto& coordi : coordis) {\\n    int idx = &coordi - &coordis[0];\\n    gCells_[idx]->setLocation(coordi.x, coordi.y);\\n  }\\n}\\n\\n// gcell update\\nvoid NesterovBase::updateGCellCenterLocation(\\n    const std::vector<FloatPoint>& coordis)\\n{\\n  for (auto& coordi : coordis) {\\n    int idx = &coordi - &coordis[0];\\n    gCells_[idx]->setCenterLocation(coordi.x, coordi.y);\\n  }\\n}', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content=\"void NesterovBase::updateGCellDensityCenterLocation(\\n    const std::vector<FloatPoint>& coordis)\\n{\\n  for (auto& coordi : coordis) {\\n    int idx = &coordi - &coordis[0];\\n    gCells_[idx]->setDensityCenterLocation(coordi.x, coordi.y);\\n  }\\n  bg_.updateBinsGCellDensityArea(gCells_);\\n}\\n\\nvoid NesterovBase::setTargetDensity(float density)\\n{\\n  targetDensity_ = density;\\n  bg_.setTargetDensity(density);\\n  for (auto& bin : bins()) {\\n    bin.setTargetDensity(density);\\n  }\\n  // update nonPlaceArea's target denstiy\\n  bg_.updateBinsNonPlaceArea();\\n}\\n\\nint NesterovBase::binCntX() const\\n{\\n  return bg_.binCntX();\\n}\\n\\nint NesterovBase::binCntY() const\\n{\\n  return bg_.binCntY();\\n}\\n\\nint NesterovBase::binSizeX() const\\n{\\n  return bg_.binSizeX();\\n}\\n\\nint NesterovBase::binSizeY() const\\n{\\n  return bg_.binSizeY();\\n}\\n\\nint64_t NesterovBase::overflowArea() const\\n{\\n  return bg_.overflowArea();\\n}\\n\\nint64_t NesterovBase::overflowAreaUnscaled() const\\n{\\n  return bg_.overflowAreaUnscaled();\\n}\\n\\nint NesterovBase::fillerDx() const\\n{\\n  return fillerDx_;\\n}\\n\\nint NesterovBase::fillerDy() const\\n{\\n  return fillerDy_;\\n}\\n\\nint NesterovBase::fillerCnt() const\\n{\\n  return static_cast<int>(gCellFillers_.size());\\n}\\n\\nint64_t NesterovBase::fillerCellArea() const\\n{\\n  return static_cast<int64_t>(fillerDx_) * static_cast<int64_t>(fillerDy_);\\n}\\n\\nint64_t NesterovBase::whiteSpaceArea() const\\n{\\n  return whiteSpaceArea_;\\n}\\n\\nint64_t NesterovBase::movableArea() const\\n{\\n  return movableArea_;\\n}\\n\\nint64_t NesterovBase::totalFillerArea() const\\n{\\n  return totalFillerArea_;\\n}\\n\\nint64_t NesterovBase::nesterovInstsArea() const\\n{\\n  return stdInstsArea_\\n         + static_cast<int64_t>(round(pb_->macroInstsArea() * targetDensity_));\\n}\\n\\nfloat NesterovBase::sumPhi() const\\n{\\n  return sumPhi_;\\n}\\n\\nfloat NesterovBase::uniformTargetDensity() const\\n{\\n  return uniformTargetDensity_;\\n}\\n\\nfloat NesterovBase::initTargetDensity() const\\n{\\n  return nbVars_.targetDensity;\\n}\\n\\nfloat NesterovBase::targetDensity() const\\n{\\n  return targetDensity_;\\n}\\n\\n// update densitySize and densityScale in each gCell\\nvoid NesterovBase::updateDensitySize()\\n{\\n  for (auto& gCell : gCells_) {\\n    float scaleX = 0, scaleY = 0;\\n    float densitySizeX = 0, densitySizeY = 0;\\n    if (gCell->dx() < REPLACE_SQRT2 * bg_.binSizeX()) {\\n      scaleX = static_cast<float>(gCell->dx())\\n               / static_cast<float>(REPLACE_SQRT2 * bg_.binSizeX());\\n      densitySizeX = REPLACE_SQRT2 * static_cast<float>(bg_.binSizeX());\\n    } else {\\n      scaleX = 1.0;\\n      densitySizeX = gCell->dx();\\n    }\\n\\n    if (gCell->dy() < REPLACE_SQRT2 * bg_.binSizeY()) {\\n      scaleY = static_cast<float>(gCell->dy())\\n               / static_cast<float>(REPLACE_SQRT2 * bg_.binSizeY());\\n      densitySizeY = REPLACE_SQRT2 * static_cast<float>(bg_.binSizeY());\\n    } else {\\n      scaleY = 1.0;\\n      densitySizeY = gCell->dy();\\n    }\\n\\n    gCell->setDensitySize(densitySizeX, densitySizeY);\\n    gCell->setDensityScale(scaleX * scaleY);\\n  }\\n}\\n\\nvoid NesterovBase::updateAreas()\\n{\\n  // bloating can change the following :\\n  // stdInstsArea and macroInstsArea\\n  stdInstsArea_ = macroInstsArea_ = 0;\\n  for (auto* gCell : gCells_) {\\n    if (gCell->isMacroInstance()) {\\n      macroInstsArea_ += static_cast<int64_t>(gCell->dx())\\n                         * static_cast<int64_t>(gCell->dy());\\n    } else if (gCell->isStdInstance()) {\\n      stdInstsArea_ += static_cast<int64_t>(gCell->dx())\\n                       * static_cast<int64_t>(gCell->dy());\\n    }\\n  }\\n\\n  int64_t coreArea = pb_->die().coreArea();\\n  whiteSpaceArea_ = coreArea - static_cast<int64_t>(pb_->nonPlaceInstsArea());\\n\\n  movableArea_ = whiteSpaceArea_ * targetDensity_;\\n  totalFillerArea_ = movableArea_ - nesterovInstsArea();\\n  uniformTargetDensity_ = static_cast<float>(nesterovInstsArea())\\n                          / static_cast<float>(whiteSpaceArea_);\", metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (totalFillerArea_ < 0) {\\n    log_->error(GPL,\\n                303,\\n                \"Use a higher -density or \"\\n                \"re-floorplan with a larger core area.\\\\n\"\\n                \"Given target density: {:.2f}\\\\n\"\\n                \"Suggested target density: {:.2f}\",\\n                targetDensity_,\\n                uniformTargetDensity_);\\n  }\\n}\\n\\n// cut the filler cells\\nvoid NesterovBase::cutFillerCells(int64_t targetFillerArea)\\n{\\n  std::vector<GCell*> newGCells = gCellInsts_;\\n  std::vector<GCell*> newGCellFillers;\\n\\n  int64_t curFillerArea = 0;\\n  log_->info(GPL, 34, \"gCellFiller: {}\", gCellFillers_.size());\\n\\n  for (auto& gCellFiller : gCellFillers_) {\\n    curFillerArea += static_cast<int64_t>(gCellFiller->dx())\\n                     * static_cast<int64_t>(gCellFiller->dy());\\n\\n    if (curFillerArea >= targetFillerArea) {\\n      curFillerArea -= static_cast<int64_t>(gCellFiller->dx())\\n                       * static_cast<int64_t>(gCellFiller->dy());\\n      break;\\n    }\\n\\n    newGCells.push_back(gCellFiller);\\n    newGCellFillers.push_back(gCellFiller);\\n  }\\n\\n  // update totalFillerArea_\\n  totalFillerArea_ = curFillerArea;\\n  log_->info(GPL, 35, \"NewTotalFillerArea: {}\", totalFillerArea_);\\n\\n  gCells_.swap(newGCells);\\n  gCellFillers_.swap(newGCellFillers);\\n}\\n\\nvoid NesterovBase::updateDensityCoordiLayoutInside(GCell* gCell)\\n{\\n  float targetLx = gCell->dLx();\\n  float targetLy = gCell->dLy();\\n\\n  if (targetLx < bg_.lx()) {\\n    targetLx = bg_.lx();\\n  }\\n\\n  if (targetLy < bg_.ly()) {\\n    targetLy = bg_.ly();\\n  }\\n\\n  if (targetLx + gCell->dDx() > bg_.ux()) {\\n    targetLx = bg_.ux() - gCell->dDx();\\n  }\\n\\n  if (targetLy + gCell->dDy() > bg_.uy()) {\\n    targetLy = bg_.uy() - gCell->dDy();\\n  }\\n  gCell->setDensityLocation(targetLx, targetLy);\\n}\\n\\nfloat NesterovBase::getDensityCoordiLayoutInsideX(const GCell* gCell,\\n                                                  float cx) const\\n{\\n  float adjVal = cx;\\n  // TODO will change base on each assigned binGrids.\\n  //\\n  if (cx - gCell->dDx() / 2 < bg_.lx()) {\\n    adjVal = bg_.lx() + gCell->dDx() / 2;\\n  }\\n  if (cx + gCell->dDx() / 2 > bg_.ux()) {\\n    adjVal = bg_.ux() - gCell->dDx() / 2;\\n  }\\n  return adjVal;\\n}\\n\\nfloat NesterovBase::getDensityCoordiLayoutInsideY(const GCell* gCell,\\n                                                  float cy) const\\n{\\n  float adjVal = cy;\\n  // TODO will change base on each assigned binGrids.\\n  //\\n  if (cy - gCell->dDy() / 2 < bg_.ly()) {\\n    adjVal = bg_.ly() + gCell->dDy() / 2;\\n  }\\n  if (cy + gCell->dDy() / 2 > bg_.uy()) {\\n    adjVal = bg_.uy() - gCell->dDy() / 2;\\n  }\\n\\n  return adjVal;\\n}\\n\\nFloatPoint NesterovBase::getDensityPreconditioner(const GCell* gCell) const\\n{\\n  float areaVal\\n      = static_cast<float>(gCell->dx()) * static_cast<float>(gCell->dy());\\n\\n  return FloatPoint(areaVal, areaVal);\\n}\\n\\n// get GCells\\' electroForcePair\\n// i.e. get DensityGradient with given GCell\\nFloatPoint NesterovBase::getDensityGradient(const GCell* gCell) const\\n{\\n  std::pair<int, int> pairX = bg_.getDensityMinMaxIdxX(gCell);\\n  std::pair<int, int> pairY = bg_.getDensityMinMaxIdxY(gCell);\\n\\n  FloatPoint electroForce;\\n\\n  for (int i = pairX.first; i < pairX.second; i++) {\\n    for (int j = pairY.first; j < pairY.second; j++) {\\n      const Bin& bin = bg_.binsConst()[j * binCntX() + i];\\n      float overlapArea\\n          = getOverlapDensityArea(bin, gCell) * gCell->densityScale();\\n\\n      electroForce.x += overlapArea * bin.electroForceX();\\n      electroForce.y += overlapArea * bin.electroForceY();\\n    }\\n  }\\n\\n  return electroForce;\\n}\\n\\n// Density force cals\\nvoid NesterovBase::updateDensityForceBin()\\n{\\n  // copy density to utilize FFT\\n  for (Bin& bin : bg_.bins()) {\\n    fft_->updateDensity(bin.x(), bin.y(), bin.density());\\n  }\\n\\n  // do FFT\\n  fft_->doFFT();\\n\\n  // update electroPhi and electroForce\\n  // update sumPhi_ for nesterov loop\\n  sumPhi_ = 0;\\n  for (Bin& bin : bg_.bins()) {\\n    auto eForcePair = fft_->getElectroForce(bin.x(), bin.y());\\n    bin.setElectroForce(eForcePair.first, eForcePair.second);', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='float electroPhi = fft_->getElectroPhi(bin.x(), bin.y());\\n    bin.setElectroPhi(electroPhi);\\n\\n    sumPhi_ += electroPhi\\n               * static_cast<float>(bin.nonPlaceArea() + bin.instPlacedArea()\\n                                    + bin.fillerArea());\\n  }\\n}\\n\\nvoid NesterovBase::initDensity1()\\n{\\n  const int gCellSize = gCells_.size();\\n  curSLPCoordi_.resize(gCellSize, FloatPoint());\\n  curSLPWireLengthGrads_.resize(gCellSize, FloatPoint());\\n  curSLPDensityGrads_.resize(gCellSize, FloatPoint());\\n  curSLPSumGrads_.resize(gCellSize, FloatPoint());\\n\\n  nextSLPCoordi_.resize(gCellSize, FloatPoint());\\n  nextSLPWireLengthGrads_.resize(gCellSize, FloatPoint());\\n  nextSLPDensityGrads_.resize(gCellSize, FloatPoint());\\n  nextSLPSumGrads_.resize(gCellSize, FloatPoint());\\n\\n  prevSLPCoordi_.resize(gCellSize, FloatPoint());\\n  prevSLPWireLengthGrads_.resize(gCellSize, FloatPoint());\\n  prevSLPDensityGrads_.resize(gCellSize, FloatPoint());\\n  prevSLPSumGrads_.resize(gCellSize, FloatPoint());\\n\\n  curCoordi_.resize(gCellSize, FloatPoint());\\n  nextCoordi_.resize(gCellSize, FloatPoint());\\n\\n  initCoordi_.resize(gCellSize, FloatPoint());\\n\\n  for (auto& gCell : gCells_) {\\n    updateDensityCoordiLayoutInside(gCell);\\n    int idx = &gCell - &gCells_[0];\\n    curSLPCoordi_[idx] = prevSLPCoordi_[idx] = curCoordi_[idx]\\n        = initCoordi_[idx] = FloatPoint(gCell->dCx(), gCell->dCy());\\n\\n    std::string type = \"Uknown\";\\n    if (gCell->isInstance()) {\\n      type = \"StdCell\";\\n    } else if (gCell->isMacroInstance()) {\\n      type = \"Macro\";\\n    } else if (gCell->isFiller()) {\\n      type = \"Filler\";\\n    }\\n  }\\n\\n  // bin\\n  updateGCellDensityCenterLocation(curSLPCoordi_);\\n\\n  prevHpwl_ = nbc_->getHpwl();\\n\\n  // FFT update\\n  updateDensityForceBin();\\n\\n  baseWireLengthCoef_ = npVars_->initWireLengthCoef\\n                        / (static_cast<float>(binSizeX() + binSizeY()) * 0.5);\\n\\n  sumOverflow_ = static_cast<float>(overflowArea())\\n                 / static_cast<float>(nesterovInstsArea());\\n\\n  sumOverflowUnscaled_ = static_cast<float>(overflowAreaUnscaled())\\n                         / static_cast<float>(nesterovInstsArea());\\n}\\n\\nfloat NesterovBase::initDensity2(float wlCoeffX, float wlCoeffY)\\n{\\n  if (wireLengthGradSum_ == 0) {\\n    densityPenalty_ = npVars_->initDensityPenalty;\\n    updatePrevGradient(wlCoeffX, wlCoeffY);\\n  }\\n\\n  if (wireLengthGradSum_ != 0) {\\n    densityPenalty_\\n        = (wireLengthGradSum_ / densityGradSum_) * npVars_->initDensityPenalty;\\n  }\\n\\n  sumOverflow_ = static_cast<float>(overflowArea())\\n                 / static_cast<float>(nesterovInstsArea());\\n\\n  sumOverflowUnscaled_ = static_cast<float>(overflowAreaUnscaled())\\n                         / static_cast<float>(nesterovInstsArea());\\n\\n  stepLength_ = getStepLength(\\n      prevSLPCoordi_, prevSLPSumGrads_, curSLPCoordi_, curSLPSumGrads_);\\n\\n  return stepLength_;\\n}\\n\\nfloat NesterovBase::getStepLength(\\n    const std::vector<FloatPoint>& prevSLPCoordi_,\\n    const std::vector<FloatPoint>& prevSLPSumGrads_,\\n    const std::vector<FloatPoint>& curSLPCoordi_,\\n    const std::vector<FloatPoint>& curSLPSumGrads_)\\n{\\n  float coordiDistance = getDistance(prevSLPCoordi_, curSLPCoordi_);\\n  float gradDistance = getDistance(prevSLPSumGrads_, curSLPSumGrads_);\\n\\n  debugPrint(log_,\\n             GPL,\\n             \"getStepLength\",\\n             1,\\n             \"CoordinateDistance: {:g}\",\\n             coordiDistance);\\n  debugPrint(\\n      log_, GPL, \"getStepLength\", 1, \"GradientDistance: {:g}\", gradDistance);\\n\\n  return coordiDistance / gradDistance;\\n}', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='return coordiDistance / gradDistance;\\n}\\n\\n// to execute following function,\\n//\\n// nb_->updateGCellDensityCenterLocation(coordi); // bin update\\n// nb_->updateDensityForceBin(); // bin Force update\\n//\\n// nb_->updateWireLengthForceWA(wireLengthCoefX_, wireLengthCoefY_); // WL\\n// update\\n//\\nvoid NesterovBase::updateGradients(std::vector<FloatPoint>& sumGrads,\\n                                   std::vector<FloatPoint>& wireLengthGrads,\\n                                   std::vector<FloatPoint>& densityGrads,\\n                                   float wlCoeffX,\\n                                   float wlCoeffY)\\n{\\n  if (isConverged_) {\\n    return;\\n  }\\n\\n  wireLengthGradSum_ = 0;\\n  densityGradSum_ = 0;\\n\\n  float gradSum = 0;\\n\\n  debugPrint(\\n      log_, GPL, \"updateGrad\", 1, \"DensityPenalty: {:g}\", densityPenalty_);\\n\\n  for (size_t i = 0; i < gCells_.size(); i++) {\\n    GCell* gCell = gCells_.at(i);\\n    wireLengthGrads[i]\\n        = nbc_->getWireLengthGradientWA(gCell, wlCoeffX, wlCoeffY);\\n    densityGrads[i] = getDensityGradient(gCell);\\n\\n    // Different compiler has different results on the following formula.\\n    // e.g. wireLengthGradSum_ += fabs(~~.x) + fabs(~~.y);\\n    //\\n    // To prevent instability problem,\\n    // I partitioned the fabs(~~.x) + fabs(~~.y) as two terms.\\n    //\\n    wireLengthGradSum_ += fabs(wireLengthGrads[i].x);\\n    wireLengthGradSum_ += fabs(wireLengthGrads[i].y);\\n\\n    densityGradSum_ += fabs(densityGrads[i].x);\\n    densityGradSum_ += fabs(densityGrads[i].y);\\n\\n    sumGrads[i].x = wireLengthGrads[i].x + densityPenalty_ * densityGrads[i].x;\\n    sumGrads[i].y = wireLengthGrads[i].y + densityPenalty_ * densityGrads[i].y;\\n\\n    FloatPoint wireLengthPreCondi = nbc_->getWireLengthPreconditioner(gCell);\\n    FloatPoint densityPrecondi = getDensityPreconditioner(gCell);\\n\\n    FloatPoint sumPrecondi(\\n        wireLengthPreCondi.x + densityPenalty_ * densityPrecondi.x,\\n        wireLengthPreCondi.y + densityPenalty_ * densityPrecondi.y);\\n\\n    if (sumPrecondi.x <= npVars_->minPreconditioner) {\\n      sumPrecondi.x = npVars_->minPreconditioner;\\n    }\\n\\n    if (sumPrecondi.y <= npVars_->minPreconditioner) {\\n      sumPrecondi.y = npVars_->minPreconditioner;\\n    }\\n\\n    sumGrads[i].x /= sumPrecondi.x;\\n    sumGrads[i].y /= sumPrecondi.y;\\n\\n    gradSum += fabs(sumGrads[i].x) + fabs(sumGrads[i].y);\\n  }\\n\\n  debugPrint(log_,\\n             GPL,\\n             \"updateGrad\",\\n             1,\\n             \"WireLengthGradSum: {:g}\",\\n             wireLengthGradSum_);\\n  debugPrint(\\n      log_, GPL, \"updateGrad\", 1, \"DensityGradSum: {:g}\", densityGradSum_);\\n  debugPrint(log_, GPL, \"updateGrad\", 1, \"GradSum: {:g}\", gradSum);\\n}\\n\\nvoid NesterovBase::updatePrevGradient(float wlCoeffX, float wlCoeffY)\\n{\\n  updateGradients(prevSLPSumGrads_,\\n                  prevSLPWireLengthGrads_,\\n                  prevSLPDensityGrads_,\\n                  wlCoeffX,\\n                  wlCoeffY);\\n}\\n\\nvoid NesterovBase::updateCurGradient(float wlCoeffX, float wlCoeffY)\\n{\\n  updateGradients(curSLPSumGrads_,\\n                  curSLPWireLengthGrads_,\\n                  curSLPDensityGrads_,\\n                  wlCoeffX,\\n                  wlCoeffY);\\n}\\n\\nvoid NesterovBase::updateNextGradient(float wlCoeffX, float wlCoeffY)\\n{\\n  updateGradients(nextSLPSumGrads_,\\n                  nextSLPWireLengthGrads_,\\n                  nextSLPDensityGrads_,\\n                  wlCoeffX,\\n                  wlCoeffY);\\n}\\n\\nvoid NesterovBase::updateInitialPrevSLPCoordi()\\n{\\n  for (size_t i = 0; i < gCells_.size(); i++) {\\n    GCell* curGCell = gCells_[i];\\n\\n    float prevCoordiX\\n        = curSLPCoordi_[i].x\\n          - npVars_->initialPrevCoordiUpdateCoef * curSLPSumGrads_[i].x;\\n\\n    float prevCoordiY\\n        = curSLPCoordi_[i].y\\n          - npVars_->initialPrevCoordiUpdateCoef * curSLPSumGrads_[i].y;\\n\\n    FloatPoint newCoordi(getDensityCoordiLayoutInsideX(curGCell, prevCoordiX),\\n                         getDensityCoordiLayoutInsideY(curGCell, prevCoordiY));\\n\\n    prevSLPCoordi_[i] = newCoordi;\\n  }\\n}', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='prevSLPCoordi_[i] = newCoordi;\\n  }\\n}\\n\\nvoid NesterovBase::updateDensityCenterCur()\\n{\\n  updateGCellDensityCenterLocation(curCoordi_);\\n}\\nvoid NesterovBase::updateDensityCenterCurSLP()\\n{\\n  updateGCellDensityCenterLocation(curSLPCoordi_);\\n}\\nvoid NesterovBase::updateDensityCenterPrevSLP()\\n{\\n  updateGCellDensityCenterLocation(prevSLPCoordi_);\\n}\\nvoid NesterovBase::updateDensityCenterNextSLP()\\n{\\n  updateGCellDensityCenterLocation(nextSLPCoordi_);\\n}\\n\\nvoid NesterovBase::resetMinSumOverflow()\\n{\\n  // reset the divergence detect conditions\\n  minSumOverflow = 1e30;\\n  hpwlWithMinSumOverflow = 1e30;\\n}\\n\\nfloat NesterovBase::getPhiCoef(float scaledDiffHpwl) const\\n{\\n  debugPrint(\\n      log_, GPL, \"getPhiCoef\", 1, \"InputScaleDiffHPWL: {:g}\", scaledDiffHpwl);\\n\\n  float retCoef = (scaledDiffHpwl < 0)\\n                      ? npVars_->maxPhiCoef\\n                      : npVars_->maxPhiCoef\\n                            * pow(npVars_->maxPhiCoef, scaledDiffHpwl * -1.0);\\n  retCoef = std::max(npVars_->minPhiCoef, retCoef);\\n  return retCoef;\\n}\\n\\nvoid NesterovBase::updateNextIter(const int iter)\\n{\\n  if (isConverged_) {\\n    return;\\n  }\\n\\n  // swap vector pointers\\n  std::swap(prevSLPCoordi_, curSLPCoordi_);\\n  std::swap(prevSLPWireLengthGrads_, curSLPWireLengthGrads_);\\n  std::swap(prevSLPDensityGrads_, curSLPDensityGrads_);\\n  std::swap(prevSLPSumGrads_, curSLPSumGrads_);\\n\\n  // Prevent locked instances from moving\\n  for (size_t k = 0; k < gCells_.size(); ++k) {\\n    if (gCells_[k]->isInstance() && gCells_[k]->instance()->isLocked()) {\\n      nextSLPCoordi_[k] = curSLPCoordi_[k];\\n      nextSLPWireLengthGrads_[k] = curSLPWireLengthGrads_[k];\\n      nextSLPDensityGrads_[k] = curSLPDensityGrads_[k];\\n      nextSLPSumGrads_[k] = curSLPSumGrads_[k];\\n      nextCoordi_[k] = curCoordi_[k];\\n    }\\n  }\\n\\n  std::swap(curSLPCoordi_, nextSLPCoordi_);\\n  std::swap(curSLPWireLengthGrads_, nextSLPWireLengthGrads_);\\n  std::swap(curSLPDensityGrads_, nextSLPDensityGrads_);\\n  std::swap(curSLPSumGrads_, nextSLPSumGrads_);\\n\\n  std::swap(curCoordi_, nextCoordi_);\\n\\n  // In a macro dominated design like mock-array you may be placing\\n  // very few std cells in a sea of fixed macros.  The overflow denominator\\n  // may be quite small and prevent convergence.  This is mostly due\\n  // to our limited ability to move instances off macros cleanly.  As that\\n  // improves this should no longer be needed.\\n  const float fractionOfMaxIters\\n      = static_cast<float>(iter) / npVars_->maxNesterovIter;\\n  const float overflowDenominator\\n      = std::max(static_cast<float>(nesterovInstsArea()),\\n                 fractionOfMaxIters * pb_->nonPlaceInstsArea() * 0.05f);\\n\\n  sumOverflow_ = overflowArea() / overflowDenominator;\\n\\n  sumOverflowUnscaled_ = overflowAreaUnscaled() / overflowDenominator;\\n\\n  debugPrint(log_,\\n             GPL,\\n             \"updateNextIter\",\\n             1,\\n             \"Gradient: {:g}\",\\n             getSecondNorm(curSLPSumGrads_));\\n  debugPrint(log_, GPL, \"updateNextIter\", 1, \"Phi: {:g}\", sumPhi());\\n  debugPrint(\\n      log_, GPL, \"updateNextIter\", 1, \"Overflow: {:g}\", sumOverflowUnscaled_);\\n\\n  int64_t hpwl = nbc_->getHpwl();\\n\\n  debugPrint(log_, GPL, \"updateNextIter\", 1, \"PreviousHPWL: {}\", prevHpwl_);\\n  debugPrint(log_, GPL, \"updateNextIter\", 1, \"NewHPWL: {}\", hpwl);\\n\\n  float phiCoef = getPhiCoef(static_cast<float>(hpwl - prevHpwl_)\\n                             / npVars_->referenceHpwl);\\n\\n  prevHpwl_ = hpwl;\\n  densityPenalty_ *= phiCoef;\\n\\n  debugPrint(log_, GPL, \"updateNextIter\", 1, \"PhiCoef: {:g}\", phiCoef);\\n\\n  if (iter == 0 || (iter + 1) % 10 == 0) {\\n    log_->report(\"[NesterovSolve] Iter: {} overflow: {:g} HPWL: {}\",\\n                 iter + 1,\\n                 sumOverflowUnscaled_,\\n                 prevHpwl_);\\n  }\\n\\n  if (iter > 50 && minSumOverflow > sumOverflowUnscaled_) {\\n    minSumOverflow = sumOverflowUnscaled_;\\n    hpwlWithMinSumOverflow = prevHpwl_;\\n  }\\n}\\n\\nbool NesterovBase::nesterovUpdateStepLength()\\n{\\n  if (isConverged_) {\\n    return true;\\n  }', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='bool NesterovBase::nesterovUpdateStepLength()\\n{\\n  if (isConverged_) {\\n    return true;\\n  }\\n\\n  float newStepLength = getStepLength(\\n      curSLPCoordi_, curSLPSumGrads_, nextSLPCoordi_, nextSLPSumGrads_);\\n\\n  debugPrint(log_, GPL, \"np\", 1, \"NewStepLength: {:g}\", newStepLength);\\n\\n  if (isnan(newStepLength) || isinf(newStepLength)) {\\n    isDiverged_ = true;\\n    divergeMsg_ = \"RePlAce diverged at newStepLength.\";\\n    divergeCode_ = 305;\\n    return false;\\n  }\\n\\n  if (newStepLength > stepLength_ * 0.95) {\\n    stepLength_ = newStepLength;\\n    return false;\\n  }\\n  if (newStepLength < 0.01) {\\n    stepLength_ = 0.01;\\n    return false;\\n  }\\n\\n  stepLength_ = newStepLength;\\n\\n  return true;\\n}\\n\\nvoid NesterovBase::nesterovUpdateCoordinates(float coeff)\\n{\\n  if (isConverged_) {\\n    return;\\n  }\\n\\n  // fill in nextCoordinates with given stepLength_\\n  for (size_t k = 0; k < gCells_.size(); k++) {\\n    FloatPoint nextCoordi(\\n        curSLPCoordi_[k].x + stepLength_ * curSLPSumGrads_[k].x,\\n        curSLPCoordi_[k].y + stepLength_ * curSLPSumGrads_[k].y);\\n\\n    FloatPoint nextSLPCoordi(\\n        nextCoordi.x + coeff * (nextCoordi.x - curCoordi_[k].x),\\n        nextCoordi.y + coeff * (nextCoordi.y - curCoordi_[k].y));\\n\\n    GCell* curGCell = gCells_[k];\\n\\n    nextCoordi_[k]\\n        = FloatPoint(getDensityCoordiLayoutInsideX(curGCell, nextCoordi.x),\\n                     getDensityCoordiLayoutInsideY(curGCell, nextCoordi.y));\\n\\n    nextSLPCoordi_[k]\\n        = FloatPoint(getDensityCoordiLayoutInsideX(curGCell, nextSLPCoordi.x),\\n                     getDensityCoordiLayoutInsideY(curGCell, nextSLPCoordi.y));\\n  }\\n\\n  // Update Density\\n  updateGCellDensityCenterLocation(nextSLPCoordi_);\\n  updateDensityForceBin();\\n}\\n\\nvoid NesterovBase::nesterovAdjustPhi()\\n{\\n  if (isConverged_) {\\n    return;\\n  }\\n\\n  // dynamic adjustment for\\n  // better convergence with\\n  // large designs\\n  if (!isMaxPhiCoefChanged_ && sumOverflowUnscaled_ < 0.35f) {\\n    isMaxPhiCoefChanged_ = true;\\n    npVars_->maxPhiCoef *= 0.99;\\n  }\\n}\\n\\nvoid NesterovBase::cutFillerCoordinates()\\n{\\n  curSLPCoordi_.resize(fillerCnt());\\n  curSLPWireLengthGrads_.resize(fillerCnt());\\n  curSLPDensityGrads_.resize(fillerCnt());\\n  curSLPSumGrads_.resize(fillerCnt());\\n\\n  nextSLPCoordi_.resize(fillerCnt());\\n  nextSLPWireLengthGrads_.resize(fillerCnt());\\n  nextSLPDensityGrads_.resize(fillerCnt());\\n  nextSLPSumGrads_.resize(fillerCnt());\\n\\n  prevSLPCoordi_.resize(fillerCnt());\\n  prevSLPWireLengthGrads_.resize(fillerCnt());\\n  prevSLPDensityGrads_.resize(fillerCnt());\\n  prevSLPSumGrads_.resize(fillerCnt());\\n\\n  curCoordi_.resize(fillerCnt());\\n  nextCoordi_.resize(fillerCnt());\\n}\\n\\nvoid NesterovBase::snapshot()\\n{\\n  if (isConverged_) {\\n    return;\\n  }\\n  // save snapshots for routability-driven\\n  snapshotCoordi = curCoordi_;\\n  snapshotSLPCoordi = curSLPCoordi_;\\n  snapshotSLPSumGrads = curSLPSumGrads_;\\n  snapshotDensityPenalty = densityPenalty_;\\n  snapshotStepLength = stepLength_;\\n  isSnapshotSaved = true;\\n}\\n\\nbool NesterovBase::checkConvergence()\\n{\\n  if (isConverged_) {\\n    return true;\\n  }\\n  if (sumOverflowUnscaled_ <= npVars_->targetOverflow) {\\n    if (pb_->group()) {\\n      log_->report(\\n          \"[NesterovSolve] PowerDomain {} finished with Overflow: {:.6f}\",\\n          pb_->group()->getName(),\\n          sumOverflowUnscaled_);\\n    } else {\\n      log_->report(\"[NesterovSolve] Finished with Overflow: {:.6f}\",\\n                   sumOverflowUnscaled_);\\n    }\\n\\n    for (auto& gCell : gCells_) {\\n      if (!gCell->isInstance()) {\\n        continue;\\n      }\\n      gCell->instance()->lock();\\n    }\\n\\n    isConverged_ = true;\\n    return true;\\n  }\\n\\n  return false;\\n}\\n\\nbool NesterovBase::checkDivergence()\\n{\\n  if (sumOverflowUnscaled_ < 0.3f\\n      && sumOverflowUnscaled_ - minSumOverflow >= 0.02f\\n      && hpwlWithMinSumOverflow * 1.2f < prevHpwl_) {\\n    divergeMsg_ = \"RePlAce divergence detected. \";\\n    divergeMsg_ += \"Re-run with a smaller max_phi_cof value.\";\\n    divergeCode_ = 307;\\n    isDiverged_ = true;\\n  }\\n\\n  return isDiverged_;\\n}', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='return isDiverged_;\\n}\\n\\nbool NesterovBase::revertDivergence()\\n{\\n  if (isConverged_) {\\n    return true;\\n  }\\n  // revert back the current density penality\\n  curCoordi_ = snapshotCoordi;\\n  curSLPCoordi_ = snapshotSLPCoordi;\\n  curSLPSumGrads_ = snapshotSLPSumGrads;\\n  densityPenalty_ = snapshotDensityPenalty;\\n  stepLength_ = snapshotStepLength;\\n\\n  updateGCellDensityCenterLocation(curCoordi_);\\n  updateDensityForceBin();\\n\\n  isDiverged_ = false;\\n  divergeCode_ = 0;\\n  divergeMsg_ = \"\";\\n\\n  return true;\\n}\\n\\n// https://stackoverflow.com/questions/33333363/built-in-mod-vs-custom-mod-function-improve-the-performance-of-modulus-op\\nstatic int fastModulo(const int input, const int ceil)\\n{\\n  return input >= ceil ? input % ceil : input;\\n}\\n\\nstatic float getOverlapDensityArea(const Bin& bin, const GCell* cell)\\n{\\n  int rectLx = max(bin.lx(), cell->dLx()), rectLy = max(bin.ly(), cell->dLy()),\\n      rectUx = min(bin.ux(), cell->dUx()), rectUy = min(bin.uy(), cell->dUy());\\n\\n  if (rectLx >= rectUx || rectLy >= rectUy) {\\n    return 0;\\n  } else {\\n    return static_cast<float>(rectUx - rectLx)\\n           * static_cast<float>(rectUy - rectLy);\\n  }\\n}\\n\\nstatic int64_t getOverlapArea(const Bin* bin,\\n                              const Instance* inst,\\n                              int dbu_per_micron)\\n{\\n  int rectLx = max(bin->lx(), inst->lx()), rectLy = max(bin->ly(), inst->ly()),\\n      rectUx = min(bin->ux(), inst->ux()), rectUy = min(bin->uy(), inst->uy());\\n\\n  if (rectLx >= rectUx || rectLy >= rectUy) {\\n    return 0;\\n  }\\n\\n  if (inst->isMacro()) {\\n    const float meanX = (inst->cx() - inst->lx()) / (float) dbu_per_micron;\\n    const float meanY = (inst->cy() - inst->ly()) / (float) dbu_per_micron;\\n\\n    // For the bivariate normal distribution, we are using\\n    // the shifted means of X and Y.\\n    // Sigma is used as the mean/4 for both dimensions\\n    const biNormalParameters i\\n        = {meanX,\\n           meanY,\\n           meanX / 4,\\n           meanY / 4,\\n           (rectLx - inst->lx()) / (float) dbu_per_micron,\\n           (rectLy - inst->ly()) / (float) dbu_per_micron,\\n           (rectUx - inst->lx()) / (float) dbu_per_micron,\\n           (rectUy - inst->ly()) / (float) dbu_per_micron};\\n\\n    const float original = static_cast<float>(rectUx - rectLx)\\n                           * static_cast<float>(rectUy - rectLy);\\n    const float scaled = calculateBiVariateNormalCDF(i)\\n                         * static_cast<float>(inst->ux() - inst->lx())\\n                         * static_cast<float>(inst->uy() - inst->ly());\\n\\n    // For heavily dense regions towards the center of the macro,\\n    // we are using an upper limit of 1.15*(overlap) between the macro\\n    // and the bin.\\n    if (scaled >= original) {\\n      return min<float>(scaled, original * 1.15);\\n    }\\n    // If the scaled value is smaller than the actual overlap\\n    // then use the original overlap value instead.\\n    // This is implemented to prevent cells from being placed\\n    // at the outer sides of the macro.\\n    else {\\n      return original;\\n    }\\n  } else {\\n    return static_cast<float>(rectUx - rectLx)\\n           * static_cast<float>(rectUy - rectLy);\\n  }\\n}\\n\\nstatic int64_t getOverlapAreaUnscaled(const Bin* bin, const Instance* inst)\\n{\\n  int rectLx = max(bin->lx(), inst->lx()), rectLy = max(bin->ly(), inst->ly()),\\n      rectUx = min(bin->ux(), inst->ux()), rectUy = min(bin->uy(), inst->uy());\\n\\n  if (rectLx >= rectUx || rectLy >= rectUy) {\\n    return 0;\\n  } else {\\n    return static_cast<int64_t>(rectUx - rectLx)\\n           * static_cast<int64_t>(rectUy - rectLy);\\n  }\\n}', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (rectLx >= rectUx || rectLy >= rectUy) {\\n    return 0;\\n  } else {\\n    return static_cast<int64_t>(rectUx - rectLx)\\n           * static_cast<int64_t>(rectUy - rectLy);\\n  }\\n}\\n\\n// A function that does 2D integration to the density function of a\\n// bivariate normal distribution with 0 correlation.\\n// Essentially, the function being integrated is the product\\n// of 2 1D probability density functions (for x and y). The means and standard\\n// deviation of the probablity density functions are parametarized. In this\\n// function, I am using the closed-form solution of the integration. The limits\\n// of integration are lx->ux and ly->uy For reference: the equation that is\\n// being integrated is:\\n//      (1/(2*pi*sigmaX*sigmaY))*e^(-(y-meanY)^2/(2*sigmaY*sigmaY))*e^(-(x-meanX)^2/(2*sigmaX*sigmaX))\\nstatic float calculateBiVariateNormalCDF(biNormalParameters i)\\n{\\n  const float x1 = (i.meanX - i.lx) / (sqrt(2) * i.sigmaX);\\n  const float x2 = (i.meanX - i.ux) / (sqrt(2) * i.sigmaX);\\n\\n  const float y1 = (i.meanY - i.ly) / (sqrt(2) * i.sigmaY);\\n  const float y2 = (i.meanY - i.uy) / (sqrt(2) * i.sigmaY);\\n\\n  return 0.25\\n         * (erf(x1) * erf(y1) + erf(x2) * erf(y2) - erf(x1) * erf(y2)\\n            - erf(x2) * erf(y1));\\n}\\n//\\n// https://codingforspeed.com/using-faster-exponential-approximation/\\nstatic float fastExp(float a)\\n{\\n  a = 1.0f + a / 1024.0f;\\n  a *= a;\\n  a *= a;\\n  a *= a;\\n  a *= a;\\n  a *= a;\\n  a *= a;\\n  a *= a;\\n  a *= a;\\n  a *= a;\\n  a *= a;\\n  return a;\\n}\\n\\nstatic float getDistance(const vector<FloatPoint>& a,\\n                         const vector<FloatPoint>& b)\\n{\\n  float sumDistance = 0.0f;\\n  for (size_t i = 0; i < a.size(); i++) {\\n    sumDistance += (a[i].x - b[i].x) * (a[i].x - b[i].x);\\n    sumDistance += (a[i].y - b[i].y) * (a[i].y - b[i].y);\\n  }\\n\\n  return sqrt(sumDistance / (2.0 * a.size()));\\n}\\n\\nstatic float getSecondNorm(const vector<FloatPoint>& a)\\n{\\n  float norm = 0;\\n  for (auto& coordi : a) {\\n    norm += coordi.x * coordi.x + coordi.y * coordi.y;\\n  }\\n  return sqrt(norm / (2.0 * a.size()));\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/nesterovBase.cpp', 'file_path': 'src/gpl/src/nesterovBase.cpp', 'file_name': 'nesterovBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <memory>\\n#include <string>\\n#include <unordered_map>\\n#include <vector>\\n\\n#include \"point.h\"\\n\\nnamespace odb {\\nclass dbInst;\\nclass dbITerm;\\nclass dbBTerm;\\nclass dbNet;\\n}  // namespace odb\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace gpl {\\n\\nclass Instance;\\nclass Die;\\nclass PlacerBaseCommon;\\nclass PlacerBase;\\n\\nclass Instance;\\nclass Pin;\\nclass Net;\\n\\nclass GPin;\\nclass FFT;\\n\\nclass GCell\\n{\\n public:\\n  GCell();\\n\\n  // instance cells\\n  GCell(Instance* inst);\\n  GCell(const std::vector<Instance*>& insts);\\n\\n  // filler cells\\n  GCell(int cx, int cy, int dx, int dy);\\n  ~GCell();\\n\\n  Instance* instance() const;\\n  const std::vector<Instance*>& insts() const { return insts_; }\\n  const std::vector<GPin*>& gPins() const { return gPins_; }\\n\\n  void addGPin(GPin* gPin);\\n\\n  void setClusteredInstance(const std::vector<Instance*>& insts);\\n  void setInstance(Instance* inst);\\n  void clearInstances();\\n  void setFiller();\\n\\n  // normal coordinates\\n  int lx() const;\\n  int ly() const;\\n  int ux() const;\\n  int uy() const;\\n  int cx() const;\\n  int cy() const;\\n  int dx() const;\\n  int dy() const;\\n\\n  // virtual density coordinates\\n  int dLx() const;\\n  int dLy() const;\\n  int dUx() const;\\n  int dUy() const;\\n  int dCx() const;\\n  int dCy() const;\\n  int dDx() const;\\n  int dDy() const;\\n\\n  void setLocation(int lx, int ly);\\n  void setCenterLocation(int cx, int cy);\\n  void setSize(int dx, int dy);\\n\\n  void setDensityLocation(int dLx, int dLy);\\n  void setDensityCenterLocation(int dCx, int dCy);\\n  void setDensitySize(int dDx, int dDy);\\n\\n  void setDensityScale(float densityScale);\\n  void setGradientX(float gradX);\\n  void setGradientY(float gradY);\\n\\n  float gradientX() const { return gradientX_; }\\n  float gradientY() const { return gradientY_; }\\n  float densityScale() const { return densityScale_; }\\n\\n  bool isInstance() const;\\n  bool isClusteredInstance() const;\\n  bool isFiller() const;\\n  bool isMacroInstance() const;\\n  bool isStdInstance() const;\\n\\n private:\\n  std::vector<Instance*> insts_;\\n  std::vector<GPin*> gPins_;\\n  int lx_;\\n  int ly_;\\n  int ux_;\\n  int uy_;\\n\\n  int dLx_;\\n  int dLy_;\\n  int dUx_;\\n  int dUy_;\\n\\n  float densityScale_;\\n  float gradientX_;\\n  float gradientY_;\\n};', metadata={'source': 'src/gpl/src/nesterovBase.h', 'file_path': 'src/gpl/src/nesterovBase.h', 'file_name': 'nesterovBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='int dLx_;\\n  int dLy_;\\n  int dUx_;\\n  int dUy_;\\n\\n  float densityScale_;\\n  float gradientX_;\\n  float gradientY_;\\n};\\n\\ninline int GCell::lx() const\\n{\\n  return lx_;\\n}\\ninline int GCell::ly() const\\n{\\n  return ly_;\\n}\\n\\ninline int GCell::ux() const\\n{\\n  return ux_;\\n}\\n\\ninline int GCell::uy() const\\n{\\n  return uy_;\\n}\\n\\ninline int GCell::cx() const\\n{\\n  return (lx_ + ux_) / 2;\\n}\\n\\ninline int GCell::cy() const\\n{\\n  return (ly_ + uy_) / 2;\\n}\\n\\ninline int GCell::dx() const\\n{\\n  return ux_ - lx_;\\n}\\n\\ninline int GCell::dy() const\\n{\\n  return uy_ - ly_;\\n}\\n\\ninline int GCell::dLx() const\\n{\\n  return dLx_;\\n}\\n\\ninline int GCell::dLy() const\\n{\\n  return dLy_;\\n}\\n\\ninline int GCell::dUx() const\\n{\\n  return dUx_;\\n}\\n\\ninline int GCell::dUy() const\\n{\\n  return dUy_;\\n}\\n\\ninline int GCell::dCx() const\\n{\\n  return (dUx_ + dLx_) / 2;\\n}\\n\\ninline int GCell::dCy() const\\n{\\n  return (dUy_ + dLy_) / 2;\\n}\\n\\ninline int GCell::dDx() const\\n{\\n  return dUx_ - dLx_;\\n}\\n\\ninline int GCell::dDy() const\\n{\\n  return dUy_ - dLy_;\\n}\\n\\nclass GNet\\n{\\n public:\\n  GNet();\\n  GNet(Net* net);\\n  GNet(const std::vector<Net*>& nets);\\n  ~GNet();\\n\\n  Net* net() const;\\n  const std::vector<Net*>& nets() const { return nets_; }\\n  const std::vector<GPin*>& gPins() const { return gPins_; }\\n\\n  int lx() const;\\n  int ly() const;\\n  int ux() const;\\n  int uy() const;\\n\\n  void setTimingWeight(float timingWeight);\\n  void setCustomWeight(float customWeight);\\n\\n  float totalWeight() const { return timingWeight_ * customWeight_; }\\n  float timingWeight() const { return timingWeight_; }\\n  float customWeight() const { return customWeight_; }\\n\\n  void addGPin(GPin* gPin);\\n  void updateBox();\\n  int64_t hpwl() const;\\n\\n  void setDontCare();\\n  bool isDontCare() const;\\n\\n  // clear WA(Weighted Average) variables.\\n  void clearWaVars();\\n\\n  void addWaExpMinSumX(float waExpMinSumX);\\n  void addWaXExpMinSumX(float waExpXMinSumX);\\n\\n  void addWaExpMinSumY(float waExpMinSumY);\\n  void addWaYExpMinSumY(float waExpXMinSumY);\\n\\n  void addWaExpMaxSumX(float waExpMaxSumX);\\n  void addWaXExpMaxSumX(float waExpXMaxSumX);\\n\\n  void addWaExpMaxSumY(float waExpMaxSumY);\\n  void addWaYExpMaxSumY(float waExpXMaxSumY);\\n\\n  float waExpMinSumX() const;\\n  float waXExpMinSumX() const;\\n\\n  float waExpMinSumY() const;\\n  float waYExpMinSumY() const;\\n\\n  float waExpMaxSumX() const;\\n  float waXExpMaxSumX() const;\\n\\n  float waExpMaxSumY() const;\\n  float waYExpMaxSumY() const;\\n\\n private:\\n  std::vector<GPin*> gPins_;\\n  std::vector<Net*> nets_;\\n  int lx_;\\n  int ly_;\\n  int ux_;\\n  int uy_;\\n\\n  float timingWeight_;\\n  float customWeight_;\\n\\n  //\\n  // weighted average WL model stor for better indexing\\n  // Please check the equation (4) in the ePlace-MS paper.\\n  //\\n  // WA: weighted Average\\n  // saving four variable will be helpful for\\n  // calculating the WA gradients/wirelengths.\\n  //\\n  // gamma: modeling accuracy.\\n  //\\n  // X forces.\\n  //\\n  // waExpMinSumX_: store sigma {exp(x_i/gamma)}\\n  // waXExpMinSumX_: store signa {x_i*exp(e_i/gamma)}\\n  // waExpMaxSumX_ : store sigma {exp(-x_i/gamma)}\\n  // waXExpMaxSumX_: store sigma {x_i*exp(-x_i/gamma)}\\n  //\\n  float waExpMinSumX_;\\n  float waXExpMinSumX_;\\n\\n  float waExpMaxSumX_;\\n  float waXExpMaxSumX_;\\n\\n  //\\n  // Y forces.\\n  //\\n  // waExpMinSumY_: store sigma {exp(y_i/gamma)}\\n  // waYExpMinSumY_: store signa {y_i*exp(e_i/gamma)}\\n  // waExpMaxSumY_ : store sigma {exp(-y_i/gamma)}\\n  // waYExpMaxSumY_: store sigma {y_i*exp(-y_i/gamma)}\\n  //\\n  float waExpMinSumY_;\\n  float waYExpMinSumY_;\\n\\n  float waExpMaxSumY_;\\n  float waYExpMaxSumY_;\\n\\n  unsigned char isDontCare_ : 1;\\n};\\n\\ninline int GNet::lx() const\\n{\\n  return lx_;\\n}\\n\\ninline int GNet::ly() const\\n{\\n  return ly_;\\n}\\n\\ninline int GNet::ux() const\\n{\\n  return ux_;\\n}\\n\\ninline int GNet::uy() const\\n{\\n  return uy_;\\n}\\n\\n// eight add functions\\ninline void GNet::addWaExpMinSumX(float waExpMinSumX)\\n{\\n  waExpMinSumX_ += waExpMinSumX;\\n}\\n\\ninline void GNet::addWaXExpMinSumX(float waXExpMinSumX)\\n{\\n  waXExpMinSumX_ += waXExpMinSumX;\\n}\\n\\ninline void GNet::addWaExpMinSumY(float waExpMinSumY)\\n{\\n  waExpMinSumY_ += waExpMinSumY;\\n}', metadata={'source': 'src/gpl/src/nesterovBase.h', 'file_path': 'src/gpl/src/nesterovBase.h', 'file_name': 'nesterovBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='inline void GNet::addWaXExpMinSumX(float waXExpMinSumX)\\n{\\n  waXExpMinSumX_ += waXExpMinSumX;\\n}\\n\\ninline void GNet::addWaExpMinSumY(float waExpMinSumY)\\n{\\n  waExpMinSumY_ += waExpMinSumY;\\n}\\n\\ninline void GNet::addWaYExpMinSumY(float waYExpMinSumY)\\n{\\n  waYExpMinSumY_ += waYExpMinSumY;\\n}\\n\\ninline void GNet::addWaExpMaxSumX(float waExpMaxSumX)\\n{\\n  waExpMaxSumX_ += waExpMaxSumX;\\n}\\n\\ninline void GNet::addWaXExpMaxSumX(float waXExpMaxSumX)\\n{\\n  waXExpMaxSumX_ += waXExpMaxSumX;\\n}\\n\\ninline void GNet::addWaExpMaxSumY(float waExpMaxSumY)\\n{\\n  waExpMaxSumY_ += waExpMaxSumY;\\n}\\n\\ninline void GNet::addWaYExpMaxSumY(float waYExpMaxSumY)\\n{\\n  waYExpMaxSumY_ += waYExpMaxSumY;\\n}\\n\\ninline float GNet::waExpMinSumX() const\\n{\\n  return waExpMinSumX_;\\n}\\n\\ninline float GNet::waXExpMinSumX() const\\n{\\n  return waXExpMinSumX_;\\n}\\n\\ninline float GNet::waExpMinSumY() const\\n{\\n  return waExpMinSumY_;\\n}\\n\\ninline float GNet::waYExpMinSumY() const\\n{\\n  return waYExpMinSumY_;\\n}\\n\\ninline float GNet::waExpMaxSumX() const\\n{\\n  return waExpMaxSumX_;\\n}\\n\\ninline float GNet::waXExpMaxSumX() const\\n{\\n  return waXExpMaxSumX_;\\n}\\n\\ninline float GNet::waExpMaxSumY() const\\n{\\n  return waExpMaxSumY_;\\n}\\n\\ninline float GNet::waYExpMaxSumY() const\\n{\\n  return waYExpMaxSumY_;\\n}\\n\\nclass GPin\\n{\\n public:\\n  GPin();\\n  GPin(Pin* pin);\\n  GPin(const std::vector<Pin*>& pins);\\n  ~GPin();\\n\\n  Pin* pin() const;\\n  const std::vector<Pin*>& pins() const { return pins_; }\\n\\n  GCell* gCell() const { return gCell_; }\\n  GNet* gNet() const { return gNet_; }\\n\\n  void setGCell(GCell* gCell);\\n  void setGNet(GNet* gNet);\\n\\n  int cx() const { return cx_; }\\n  int cy() const { return cy_; }\\n\\n  // clear WA(Weighted Average) variables.\\n  void clearWaVars();\\n\\n  void setMaxExpSumX(float maxExpSumX);\\n  void setMaxExpSumY(float maxExpSumY);\\n  void setMinExpSumX(float minExpSumX);\\n  void setMinExpSumY(float minExpSumY);\\n\\n  float maxExpSumX() const { return maxExpSumX_; }\\n  float maxExpSumY() const { return maxExpSumY_; }\\n  float minExpSumX() const { return minExpSumX_; }\\n  float minExpSumY() const { return minExpSumY_; }\\n\\n  bool hasMaxExpSumX() const { return (hasMaxExpSumX_ == 1); }\\n  bool hasMaxExpSumY() const { return (hasMaxExpSumY_ == 1); }\\n  bool hasMinExpSumX() const { return (hasMinExpSumX_ == 1); }\\n  bool hasMinExpSumY() const { return (hasMinExpSumY_ == 1); }\\n\\n  void setCenterLocation(int cx, int cy);\\n  void updateLocation(const GCell* gCell);\\n  void updateDensityLocation(const GCell* gCell);\\n\\n private:\\n  GCell* gCell_;\\n  GNet* gNet_;\\n  std::vector<Pin*> pins_;\\n\\n  int offsetCx_;\\n  int offsetCy_;\\n  int cx_;\\n  int cy_;\\n\\n  // weighted average WL vals stor for better indexing\\n  // Please check the equation (4) in the ePlace-MS paper.\\n  //\\n  // maxExpSum_: holds exp(x_i/gamma)\\n  // minExpSum_: holds exp(-x_i/gamma)\\n  // the x_i is equal to cx_ variable.\\n  //\\n  float maxExpSumX_;\\n  float maxExpSumY_;\\n\\n  float minExpSumX_;\\n  float minExpSumY_;\\n\\n  // flag variables\\n  //\\n  // check whether\\n  // this pin is considered in a WA models.\\n  unsigned char hasMaxExpSumX_ : 1;\\n  unsigned char hasMaxExpSumY_ : 1;\\n\\n  unsigned char hasMinExpSumX_ : 1;\\n  unsigned char hasMinExpSumY_ : 1;\\n};\\n\\nclass Bin\\n{\\n public:\\n  Bin();\\n  Bin(int x, int y, int lx, int ly, int ux, int uy, float targetDensity);\\n\\n  ~Bin();\\n\\n  int x() const { return x_; };\\n  int y() const { return y_; };\\n\\n  int lx() const { return lx_; };\\n  int ly() const { return ly_; };\\n  int ux() const { return ux_; };\\n  int uy() const { return uy_; };\\n  int cx() const;\\n  int cy() const;\\n  int dx() const;\\n  int dy() const;\\n\\n  float electroPhi() const;\\n  float electroForceX() const;\\n  float electroForceY() const;\\n  float targetDensity() const;\\n  float density() const;\\n\\n  void setDensity(float density);\\n  void setTargetDensity(float density);\\n  void setElectroForce(float electroForceX, float electroForceY);\\n  void setElectroPhi(float phi);\\n\\n  void setNonPlaceArea(int64_t area);\\n  void setInstPlacedArea(int64_t area);\\n  void setFillerArea(int64_t area);', metadata={'source': 'src/gpl/src/nesterovBase.h', 'file_path': 'src/gpl/src/nesterovBase.h', 'file_name': 'nesterovBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='void setNonPlaceArea(int64_t area);\\n  void setInstPlacedArea(int64_t area);\\n  void setFillerArea(int64_t area);\\n\\n  void setNonPlaceAreaUnscaled(int64_t area);\\n  void setInstPlacedAreaUnscaled(int64_t area);\\n\\n  void addNonPlaceArea(int64_t area);\\n  void addInstPlacedArea(int64_t area);\\n  void addFillerArea(int64_t area);\\n\\n  void addNonPlaceAreaUnscaled(int64_t area);\\n  void addInstPlacedAreaUnscaled(int64_t area);\\n\\n  const int64_t binArea() const;\\n  const int64_t nonPlaceArea() const { return nonPlaceArea_; }\\n  const int64_t instPlacedArea() const { return instPlacedArea_; }\\n  const int64_t nonPlaceAreaUnscaled() const { return nonPlaceAreaUnscaled_; }\\n  const int64_t instPlacedAreaUnscaled() const\\n  {\\n    return instPlacedAreaUnscaled_;\\n  }\\n\\n  const int64_t fillerArea() const { return fillerArea_; }\\n\\n private:\\n  // index\\n  int x_;\\n  int y_;\\n\\n  // coordinate\\n  int lx_;\\n  int ly_;\\n  int ux_;\\n  int uy_;\\n\\n  int64_t nonPlaceArea_;\\n  int64_t instPlacedArea_;\\n\\n  int64_t instPlacedAreaUnscaled_;\\n  int64_t nonPlaceAreaUnscaled_;\\n  int64_t fillerArea_;\\n\\n  float density_;\\n  float targetDensity_;  // will enable bin-wise density screening\\n  float electroPhi_;\\n  float electroForceX_;\\n  float electroForceY_;\\n};\\n\\ninline int Bin::cx() const\\n{\\n  return (ux_ + lx_) / 2;\\n}\\n\\ninline int Bin::cy() const\\n{\\n  return (uy_ + ly_) / 2;\\n}\\n\\ninline int Bin::dx() const\\n{\\n  return (ux_ - lx_);\\n}\\n\\ninline int Bin::dy() const\\n{\\n  return (uy_ - ly_);\\n}\\n\\ninline void Bin::setNonPlaceArea(int64_t area)\\n{\\n  nonPlaceArea_ = area;\\n}\\n\\ninline void Bin::setNonPlaceAreaUnscaled(int64_t area)\\n{\\n  nonPlaceAreaUnscaled_ = area;\\n}\\n\\ninline void Bin::setInstPlacedArea(int64_t area)\\n{\\n  instPlacedArea_ = area;\\n}\\n\\ninline void Bin::setInstPlacedAreaUnscaled(int64_t area)\\n{\\n  instPlacedAreaUnscaled_ = area;\\n}\\n\\ninline void Bin::setFillerArea(int64_t area)\\n{\\n  fillerArea_ = area;\\n}\\n\\ninline void Bin::addNonPlaceArea(int64_t area)\\n{\\n  nonPlaceArea_ += area;\\n}\\n\\ninline void Bin::addInstPlacedArea(int64_t area)\\n{\\n  instPlacedArea_ += area;\\n}\\n\\ninline void Bin::addNonPlaceAreaUnscaled(int64_t area)\\n{\\n  nonPlaceAreaUnscaled_ += area;\\n}\\n\\ninline void Bin::addInstPlacedAreaUnscaled(int64_t area)\\n{\\n  instPlacedAreaUnscaled_ += area;\\n}\\n\\ninline void Bin::addFillerArea(int64_t area)\\n{\\n  fillerArea_ += area;\\n}\\n\\n//\\n// The bin can be non-uniform because of\\n// \"integer\" coordinates\\n//\\nclass BinGrid\\n{\\n public:\\n  BinGrid();\\n  BinGrid(Die* die);\\n  ~BinGrid();\\n\\n  void setPlacerBase(const std::shared_ptr<PlacerBase> pb);\\n  void setLogger(utl::Logger* log);\\n  void setCorePoints(const Die* die);\\n  void setBinCnt(int binCntX, int binCntY);\\n  void setTargetDensity(float density);\\n  void updateBinsGCellDensityArea(const std::vector<GCell*>& cells);\\n\\n  void initBins();\\n\\n  // lx, ly, ux, uy will hold coreArea\\n  int lx() const;\\n  int ly() const;\\n  int ux() const;\\n  int uy() const;\\n  int cx() const;\\n  int cy() const;\\n  int dx() const;\\n  int dy() const;\\n\\n  int binCntX() const;\\n  int binCntY() const;\\n  int binSizeX() const;\\n  int binSizeY() const;\\n\\n  int64_t overflowArea() const;\\n  int64_t overflowAreaUnscaled() const;\\n\\n  // return bins_ index with given gcell\\n  std::pair<int, int> getDensityMinMaxIdxX(const GCell* gcell) const;\\n  std::pair<int, int> getDensityMinMaxIdxY(const GCell* gcell) const;\\n\\n  std::pair<int, int> getMinMaxIdxX(const Instance* inst) const;\\n  std::pair<int, int> getMinMaxIdxY(const Instance* inst) const;\\n\\n  std::vector<Bin>& bins();\\n  const std::vector<Bin>& binsConst() const { return bins_; };\\n\\n  void updateBinsNonPlaceArea();\\n\\n private:\\n  std::vector<Bin> bins_;\\n  std::shared_ptr<PlacerBase> pb_;\\n  utl::Logger* log_;\\n  int lx_;\\n  int ly_;\\n  int ux_;\\n  int uy_;\\n  int binCntX_;\\n  int binCntY_;\\n  int binSizeX_;\\n  int binSizeY_;\\n  float targetDensity_;\\n  int64_t overflowArea_;\\n  int64_t overflowAreaUnscaled_;\\n\\n  unsigned char isSetBinCnt_ : 1;\\n};\\n\\ninline std::vector<Bin>& BinGrid::bins()\\n{\\n  return bins_;\\n}', metadata={'source': 'src/gpl/src/nesterovBase.h', 'file_path': 'src/gpl/src/nesterovBase.h', 'file_name': 'nesterovBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='unsigned char isSetBinCnt_ : 1;\\n};\\n\\ninline std::vector<Bin>& BinGrid::bins()\\n{\\n  return bins_;\\n}\\n\\nclass NesterovBaseVars\\n{\\n public:\\n  float targetDensity;\\n  int binCntX;\\n  int binCntY;\\n  float minWireLengthForceBar;\\n  // temp variables\\n  unsigned char isSetBinCnt : 1;\\n  unsigned char useUniformTargetDensity : 1;\\n\\n  NesterovBaseVars();\\n  void reset();\\n};\\n\\nclass NesterovPlaceVars\\n{\\n public:\\n  int maxNesterovIter;\\n  int maxBackTrack;\\n  float initDensityPenalty;           // INIT_LAMBDA\\n  float initWireLengthCoef;           // base_wcof\\n  float targetOverflow;               // overflow\\n  float minPhiCoef;                   // pcof_min\\n  float maxPhiCoef;                   // pcof_max\\n  float minPreconditioner;            // MIN_PRE\\n  float initialPrevCoordiUpdateCoef;  // z_ref_alpha\\n  float referenceHpwl;                // refDeltaHpwl\\n  float routabilityCheckOverflow;\\n\\n  static const int maxRecursionWlCoef = 10;\\n  static const int maxRecursionInitSLPCoef = 10;\\n\\n  bool forceCPU;\\n  bool timingDrivenMode;\\n  bool routabilityDrivenMode;\\n  bool debug;\\n  int debug_pause_iterations;\\n  int debug_update_iterations;\\n  bool debug_draw_bins;\\n  odb::dbInst* debug_inst;\\n\\n  NesterovPlaceVars();\\n  void reset();\\n};\\n\\n// Stores all pins, nets, and actual instances (static and movable)\\n// Used for calculating WL gradient\\nclass NesterovBaseCommon\\n{\\n public:\\n  NesterovBaseCommon();\\n  NesterovBaseCommon(NesterovBaseVars nbVars,\\n                     std::shared_ptr<PlacerBaseCommon> pb,\\n                     utl::Logger* log);\\n  ~NesterovBaseCommon();\\n\\n  const std::vector<GCell*>& gCells() const { return gCells_; }\\n  const std::vector<GNet*>& gNets() const { return gNets_; }\\n  const std::vector<GPin*>& gPins() const { return gPins_; }\\n\\n  //\\n  // placerBase To NesterovBase functions\\n  //\\n  GCell* pbToNb(Instance* inst) const;\\n  GPin* pbToNb(Pin* pin) const;\\n  GNet* pbToNb(Net* net) const;\\n\\n  //\\n  // OpenDB To NesterovBase functions\\n  //\\n  GCell* dbToNb(odb::dbInst* inst) const;\\n  GPin* dbToNb(odb::dbITerm* pin) const;\\n  GPin* dbToNb(odb::dbBTerm* pin) const;\\n  GNet* dbToNb(odb::dbNet* net) const;\\n\\n  // WL force update based on WeightedAverage model\\n  // wlCoeffX : WireLengthCoefficient for X.\\n  //            equal to 1 / gamma_x\\n  // wlCoeffY : WireLengthCoefficient for Y.\\n  //            equal to 1 / gamma_y\\n  //\\n  // Gamma is described in the ePlaceMS paper.\\n  //\\n  void updateWireLengthForceWA(float wlCoeffX, float wlCoeffY);\\n\\n  FloatPoint getWireLengthGradientPinWA(const GPin* gPin,\\n                                        float wlCoeffX,\\n                                        float wlCoeffY) const;\\n\\n  FloatPoint getWireLengthGradientWA(const GCell* gCell,\\n                                     float wlCoeffX,\\n                                     float wlCoeffY) const;\\n\\n  // for preconditioner\\n  FloatPoint getWireLengthPreconditioner(const GCell* gCell) const;\\n\\n  int64_t getHpwl();\\n\\n  void updateDbGCells();\\n\\n private:\\n  NesterovBaseVars nbVars_;\\n  std::shared_ptr<PlacerBaseCommon> pbc_;\\n  utl::Logger* log_;\\n\\n  std::vector<GCell> gCellStor_;\\n  std::vector<GNet> gNetStor_;\\n  std::vector<GPin> gPinStor_;\\n\\n  std::vector<GCell*> gCells_;\\n  std::vector<GNet*> gNets_;\\n  std::vector<GPin*> gPins_;\\n\\n  std::unordered_map<Instance*, GCell*> gCellMap_;\\n  std::unordered_map<Pin*, GPin*> gPinMap_;\\n  std::unordered_map<Net*, GNet*> gNetMap_;\\n\\n  void init();\\n  void reset();\\n};\\n\\n// Stores instances belonging to a specific power domain\\n// along with fillers and virtual blockages\\n// Also stores the bin grid for the power domain\\n// Used to calculate density gradient\\nclass NesterovBase\\n{\\n public:\\n  NesterovBase();\\n  NesterovBase(NesterovBaseVars nbVars,\\n               std::shared_ptr<PlacerBase> pb,\\n               std::shared_ptr<NesterovBaseCommon> nbc,\\n               utl::Logger* log);\\n  ~NesterovBase();', metadata={'source': 'src/gpl/src/nesterovBase.h', 'file_path': 'src/gpl/src/nesterovBase.h', 'file_name': 'nesterovBase.h', 'file_type': '.h'}),\n",
       " Document(page_content=\"const std::vector<GCell*>& gCells() const { return gCells_; }\\n  const std::vector<GCell*>& gCellInsts() const { return gCellInsts_; }\\n  const std::vector<GCell*>& gCellFillers() const { return gCellFillers_; }\\n\\n  float getSumOverflow() const { return sumOverflow_; }\\n  float getSumOverflowUnscaled() const { return sumOverflowUnscaled_; }\\n  float getBaseWireLengthCoef() const { return baseWireLengthCoef_; }\\n  float getDensityPenalty() const { return densityPenalty_; }\\n\\n  float getWireLengthGradSum() const { return wireLengthGradSum_; }\\n  float getDensityGradSum() const { return densityGradSum_; }\\n\\n  // update gCells with lx, ly\\n  void updateGCellLocation(const std::vector<FloatPoint>& coordis);\\n\\n  // update gCells with cx, cy\\n  void updateGCellCenterLocation(const std::vector<FloatPoint>& coordis);\\n\\n  void updateGCellDensityCenterLocation(const std::vector<FloatPoint>& coordis);\\n\\n  int binCntX() const;\\n  int binCntY() const;\\n  int binSizeX() const;\\n  int binSizeY() const;\\n  int64_t overflowArea() const;\\n  int64_t overflowAreaUnscaled() const;\\n\\n  std::vector<Bin>& bins();\\n  const std::vector<Bin>& binsConst() const { return bg_.binsConst(); };\\n\\n  // filler cells / area control\\n  // will be used in Routability-driven loop\\n  int fillerDx() const;\\n  int fillerDy() const;\\n  int fillerCnt() const;\\n  int64_t fillerCellArea() const;\\n  int64_t whiteSpaceArea() const;\\n  int64_t movableArea() const;\\n  int64_t totalFillerArea() const;\\n\\n  // update\\n  // fillerArea, whiteSpaceArea, movableArea\\n  // and totalFillerArea after changing gCell's size\\n  void updateAreas();\\n\\n  // update density sizes with changed dx and dy\\n  void updateDensitySize();\\n\\n  // should be separately defined.\\n  // This is mainly used for NesterovLoop\\n  int64_t nesterovInstsArea() const;\\n\\n  // sum phi and target density\\n  // used in NesterovPlace\\n  float sumPhi() const;\\n\\n  //\\n  // return uniform (lower bound) target density\\n  // LB of target density is required for massive runs.\\n  //\\n  float uniformTargetDensity() const;\\n\\n  // initTargetDensity is set by users\\n  // targetDensity is equal to initTargetDensity and\\n  // would be changed dynamically in RD loop\\n  //\\n  float initTargetDensity() const;\\n  float targetDensity() const;\\n\\n  void setTargetDensity(float targetDensity);\\n\\n  // RD can shrink the number of fillerCells.\\n  void cutFillerCells(int64_t targetFillerArea);\\n\\n  void updateDensityCoordiLayoutInside(GCell* gcell);\\n\\n  float getDensityCoordiLayoutInsideX(const GCell* gCell, float cx) const;\\n  float getDensityCoordiLayoutInsideY(const GCell* gCell, float cy) const;\\n\\n  // FloatPoint getRegionGradient(const GCell* gCell, FloatPoint nextLocation)\\n  // const;\\n\\n  // for preconditioner\\n  FloatPoint getDensityPreconditioner(const GCell* gCell) const;\\n\\n  FloatPoint getDensityGradient(const GCell* gCell) const;\\n\\n  // update electrostatic forces within Bin\\n  void updateDensityForceBin();\\n\\n  BinGrid& getBinGrid() { return bg_; }\\n\\n  // Nesterov Loop\\n  void initDensity1();\\n  float initDensity2(float wlCoeffX, float wlCoeffY);\\n  void setNpVars(NesterovPlaceVars* npVars) { npVars_ = npVars; }\\n  void setIter(int iter) { iter_ = iter; }\\n  void setMaxPhiCoefChanged(bool maxPhiCoefChanged)\\n  {\\n    isMaxPhiCoefChanged_ = maxPhiCoefChanged;\\n  }\\n\\n  void updateGradients(std::vector<FloatPoint>& sumGrads,\\n                       std::vector<FloatPoint>& wireLengthGrads,\\n                       std::vector<FloatPoint>& densityGrads,\\n                       float wlCoeffX,\\n                       float wlCoeffY);\\n\\n  void updateInitialPrevSLPCoordi();\\n\\n  float getStepLength(const std::vector<FloatPoint>& prevSLPCoordi_,\\n                      const std::vector<FloatPoint>& prevSLPSumGrads_,\\n                      const std::vector<FloatPoint>& curSLPCoordi_,\\n                      const std::vector<FloatPoint>& curSLPSumGrads_);\\n\\n  void updateNextIter(int iter);\\n  float getPhiCoef(float scaledDiffHpwl) const;\\n  void cutFillerCoordinates();\\n\\n  void snapshot();\", metadata={'source': 'src/gpl/src/nesterovBase.h', 'file_path': 'src/gpl/src/nesterovBase.h', 'file_name': 'nesterovBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='void updateNextIter(int iter);\\n  float getPhiCoef(float scaledDiffHpwl) const;\\n  void cutFillerCoordinates();\\n\\n  void snapshot();\\n\\n  bool checkConvergence();\\n  bool checkDivergence();\\n  bool revertDivergence();\\n\\n  void updatePrevGradient(float wlCoeffX, float wlCoeffY);\\n  void updateCurGradient(float wlCoeffX, float wlCoeffY);\\n  void updateNextGradient(float wlCoeffX, float wlCoeffY);\\n\\n  void updateDensityCenterCur();\\n  void updateDensityCenterCurSLP();\\n  void updateDensityCenterPrevSLP();\\n  void updateDensityCenterNextSLP();\\n\\n  void nesterovUpdateCoordinates(float coeff);\\n  bool nesterovUpdateStepLength();\\n  void nesterovAdjustPhi();\\n\\n  void resetMinSumOverflow();\\n\\n  void printStepLength() { printf(\"stepLength = %f\\\\n\", stepLength_); }\\n\\n  bool isDiverged() const { return isDiverged_; }\\n\\n private:\\n  NesterovBaseVars nbVars_;\\n  std::shared_ptr<PlacerBase> pb_;\\n  std::shared_ptr<NesterovBaseCommon> nbc_;\\n  utl::Logger* log_;\\n\\n  BinGrid bg_;\\n  std::unique_ptr<FFT> fft_;\\n\\n  int fillerDx_, fillerDy_;\\n  int64_t whiteSpaceArea_;\\n  int64_t movableArea_;\\n  int64_t totalFillerArea_;\\n\\n  int64_t stdInstsArea_;\\n  int64_t macroInstsArea_;\\n\\n  std::vector<GCell> gCellStor_;\\n\\n  std::vector<GCell*> gCells_;\\n  std::vector<GCell*> gCellInsts_;\\n  std::vector<GCell*> gCellFillers_;\\n\\n  float sumPhi_;\\n  float targetDensity_;\\n  float uniformTargetDensity_;\\n\\n  // Nesterov loop data for each region\\n  // SLP is Step Length Prediction.\\n  //\\n  // y_st, y_dst, y_wdst, w_pdst\\n  std::vector<FloatPoint> curSLPCoordi_;\\n  std::vector<FloatPoint> curSLPWireLengthGrads_;\\n  std::vector<FloatPoint> curSLPDensityGrads_;\\n  std::vector<FloatPoint> curSLPSumGrads_;\\n\\n  // y0_st, y0_dst, y0_wdst, y0_pdst\\n  std::vector<FloatPoint> nextSLPCoordi_;\\n  std::vector<FloatPoint> nextSLPWireLengthGrads_;\\n  std::vector<FloatPoint> nextSLPDensityGrads_;\\n  std::vector<FloatPoint> nextSLPSumGrads_;\\n\\n  // z_st, z_dst, z_wdst, z_pdst\\n  std::vector<FloatPoint> prevSLPCoordi_;\\n  std::vector<FloatPoint> prevSLPWireLengthGrads_;\\n  std::vector<FloatPoint> prevSLPDensityGrads_;\\n  std::vector<FloatPoint> prevSLPSumGrads_;\\n\\n  // x_st and x0_st\\n  std::vector<FloatPoint> curCoordi_;\\n  std::vector<FloatPoint> nextCoordi_;\\n\\n  // save initial coordinates -- needed for RD\\n  std::vector<FloatPoint> initCoordi_;\\n\\n  // densityPenalty stor\\n  std::vector<float> densityPenaltyStor_;\\n\\n  float wireLengthGradSum_;\\n  float densityGradSum_;\\n\\n  // alpha\\n  float stepLength_;\\n\\n  // opt_phi_cof\\n  float densityPenalty_;\\n\\n  // base_wcof\\n  float baseWireLengthCoef_;\\n\\n  // phi is described in ePlace paper.\\n  float sumOverflow_;\\n  float sumOverflowUnscaled_;\\n\\n  // half-parameter-wire-length\\n  int64_t prevHpwl_;\\n\\n  float isDiverged_;\\n\\n  std::string divergeMsg_;\\n  int divergeCode_;\\n\\n  NesterovPlaceVars* npVars_;\\n\\n  bool isMaxPhiCoefChanged_;\\n\\n  float minSumOverflow;\\n  float hpwlWithMinSumOverflow;\\n  int iter_;\\n  bool isConverged_;\\n\\n  // Snapshot data\\n  bool isSnapshotSaved;\\n  std::vector<FloatPoint> snapshotCoordi;\\n  std::vector<FloatPoint> snapshotSLPCoordi;\\n  std::vector<FloatPoint> snapshotSLPSumGrads;\\n  float snapshotA;\\n  float snapshotDensityPenalty;\\n  float snapshotStepLength;\\n  float snapshotWlCoefX;\\n  float snapshotWlCoefY;\\n\\n  void init();\\n  void initFillerGCells();\\n  void reset();\\n};\\n\\ninline std::vector<Bin>& NesterovBase::bins()\\n{\\n  return bg_.bins();\\n}\\n\\nclass biNormalParameters\\n{\\n public:\\n  float meanX;\\n  float meanY;\\n  float sigmaX;\\n  float sigmaY;\\n  float lx;\\n  float ly;\\n  float ux;\\n  float uy;\\n};\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/nesterovBase.h', 'file_path': 'src/gpl/src/nesterovBase.h', 'file_name': 'nesterovBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n// Debug controls: npinit, updateGrad, np, updateNextIter\\n\\n#include \"nesterovPlace.h\"\\n\\n#include <iomanip>\\n#include <iostream>\\n#include <sstream>\\n\\n#include \"graphics.h\"\\n#include \"nesterovBase.h\"\\n#include \"odb/db.h\"\\n#include \"placerBase.h\"\\n#include \"routeBase.h\"\\n#include \"timingBase.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace gpl {\\nusing namespace std;\\n\\nusing namespace std;\\nusing utl::GPL;\\n\\nNesterovPlace::NesterovPlace()\\n    : pbc_(nullptr),\\n      nbc_(nullptr),\\n      log_(nullptr),\\n      rb_(nullptr),\\n      tb_(nullptr),\\n      npVars_(),\\n      baseWireLengthCoef_(0),\\n      wireLengthCoefX_(0),\\n      wireLengthCoefY_(0),\\n      prevHpwl_(0),\\n      isDiverged_(false),\\n      isRoutabilityNeed_(true),\\n      divergeCode_(0),\\n      recursionCntWlCoef_(0),\\n      recursionCntInitSLPCoef_(0)\\n{\\n}\\n\\nNesterovPlace::NesterovPlace(const NesterovPlaceVars& npVars,\\n                             const std::shared_ptr<PlacerBaseCommon>& pbc,\\n                             const std::shared_ptr<NesterovBaseCommon>& nbc,\\n                             std::vector<std::shared_ptr<PlacerBase>>& pbVec,\\n                             std::vector<std::shared_ptr<NesterovBase>>& nbVec,\\n                             std::shared_ptr<RouteBase> rb,\\n                             std::shared_ptr<TimingBase> tb,\\n                             utl::Logger* log)\\n    : NesterovPlace()\\n{\\n  npVars_ = npVars;\\n  pbc_ = pbc;\\n  nbc_ = nbc;\\n  pbVec_ = pbVec;\\n  nbVec_ = nbVec;\\n  rb_ = rb;\\n  tb_ = tb;\\n  log_ = log;\\n\\n  if (npVars.debug && Graphics::guiActive()) {\\n    graphics_ = make_unique<Graphics>(log_,\\n                                      this,\\n                                      pbc,\\n                                      nbc,\\n                                      pbVec,\\n                                      nbVec,\\n                                      npVars_.debug_draw_bins,\\n                                      npVars.debug_inst);\\n  }\\n  init();\\n}\\n\\nNesterovPlace::~NesterovPlace()\\n{\\n  reset();\\n}', metadata={'source': 'src/gpl/src/nesterovPlace.cpp', 'file_path': 'src/gpl/src/nesterovPlace.cpp', 'file_name': 'nesterovPlace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='NesterovPlace::~NesterovPlace()\\n{\\n  reset();\\n}\\n\\nvoid NesterovPlace::updatePrevGradient(const std::shared_ptr<NesterovBase>& nb)\\n{\\n  nb->updatePrevGradient(wireLengthCoefX_, wireLengthCoefY_);\\n  auto wireLengthGradSum_ = nb->getWireLengthGradSum();\\n  auto densityGradSum_ = nb->getDensityGradSum();\\n\\n  if (wireLengthGradSum_ == 0\\n      && recursionCntWlCoef_ < gpl::NesterovPlaceVars::maxRecursionWlCoef) {\\n    wireLengthCoefX_ *= 0.5;\\n    wireLengthCoefY_ *= 0.5;\\n    baseWireLengthCoef_ *= 0.5;\\n    debugPrint(\\n        log_,\\n        GPL,\\n        \"updateGrad\",\\n        1,\\n        \"sum(WL gradient) = 0 detected, trying again with wlCoef: {:g} {:g}\",\\n        wireLengthCoefX_,\\n        wireLengthCoefY_);\\n\\n    // update WL forces\\n    nbc_->updateWireLengthForceWA(wireLengthCoefX_, wireLengthCoefY_);\\n\\n    // recursive call again with smaller wirelength coef\\n    recursionCntWlCoef_++;\\n    updatePrevGradient(nb);\\n    return;\\n  }\\n\\n  // divergence detection on\\n  // Wirelength / density gradient calculation\\n  if (isnan(wireLengthGradSum_) || isinf(wireLengthGradSum_)\\n      || isnan(densityGradSum_) || isinf(densityGradSum_)) {\\n    isDiverged_ = true;\\n    divergeMsg_ = \"RePlAce diverged at wire/density gradient Sum.\";\\n    divergeCode_ = 306;\\n  }\\n}\\n\\nvoid NesterovPlace::updateCurGradient(const std::shared_ptr<NesterovBase>& nb)\\n{\\n  nb->updateCurGradient(wireLengthCoefX_, wireLengthCoefY_);\\n  auto wireLengthGradSum_ = nb->getWireLengthGradSum();\\n  auto densityGradSum_ = nb->getDensityGradSum();\\n\\n  if (wireLengthGradSum_ == 0\\n      && recursionCntWlCoef_ < gpl::NesterovPlaceVars::maxRecursionWlCoef) {\\n    wireLengthCoefX_ *= 0.5;\\n    wireLengthCoefY_ *= 0.5;\\n    baseWireLengthCoef_ *= 0.5;\\n    debugPrint(\\n        log_,\\n        GPL,\\n        \"updateGrad\",\\n        1,\\n        \"sum(WL gradient) = 0 detected, trying again with wlCoef: {:g} {:g}\",\\n        wireLengthCoefX_,\\n        wireLengthCoefY_);\\n\\n    // update WL forces\\n    nbc_->updateWireLengthForceWA(wireLengthCoefX_, wireLengthCoefY_);\\n\\n    // recursive call again with smaller wirelength coef\\n    recursionCntWlCoef_++;\\n    updateCurGradient(nb);\\n    return;\\n  }\\n\\n  // divergence detection on\\n  // Wirelength / density gradient calculation\\n  if (isnan(wireLengthGradSum_) || isinf(wireLengthGradSum_)\\n      || isnan(densityGradSum_) || isinf(densityGradSum_)) {\\n    isDiverged_ = true;\\n    divergeMsg_ = \"RePlAce diverged at wire/density gradient Sum.\";\\n    divergeCode_ = 306;\\n  }\\n}\\n\\nvoid NesterovPlace::updateNextGradient(const std::shared_ptr<NesterovBase>& nb)\\n{\\n  nb->updateNextGradient(wireLengthCoefX_, wireLengthCoefY_);\\n\\n  auto wireLengthGradSum_ = nb->getWireLengthGradSum();\\n  auto densityGradSum_ = nb->getDensityGradSum();\\n\\n  if (wireLengthGradSum_ == 0\\n      && recursionCntWlCoef_ < gpl::NesterovPlaceVars::maxRecursionWlCoef) {\\n    wireLengthCoefX_ *= 0.5;\\n    wireLengthCoefY_ *= 0.5;\\n    baseWireLengthCoef_ *= 0.5;\\n    debugPrint(\\n        log_,\\n        GPL,\\n        \"updateGrad\",\\n        1,\\n        \"sum(WL gradient) = 0 detected, trying again with wlCoef: {:g} {:g}\",\\n        wireLengthCoefX_,\\n        wireLengthCoefY_);\\n\\n    // update WL forces\\n    nbc_->updateWireLengthForceWA(wireLengthCoefX_, wireLengthCoefY_);\\n\\n    // recursive call again with smaller wirelength coef\\n    recursionCntWlCoef_++;\\n    updateNextGradient(nb);\\n    return;\\n  }\\n\\n  // divergence detection on\\n  // Wirelength / density gradient calculation\\n  if (isnan(wireLengthGradSum_) || isinf(wireLengthGradSum_)\\n      || isnan(densityGradSum_) || isinf(densityGradSum_)) {\\n    isDiverged_ = true;\\n    divergeMsg_ = \"RePlAce diverged at wire/density gradient Sum.\";\\n    divergeCode_ = 306;\\n  }\\n}\\n\\nvoid NesterovPlace::init()\\n{\\n  // foreach nesterovbase call init\\n  total_sum_overflow_ = 0;\\n  float totalBaseWireLengthCoeff = 0;\\n  for (auto& nb : nbVec_) {\\n    nb->setNpVars(&npVars_);\\n    nb->initDensity1();\\n    total_sum_overflow_ += nb->getSumOverflow();\\n    totalBaseWireLengthCoeff += nb->getBaseWireLengthCoef();\\n  }', metadata={'source': 'src/gpl/src/nesterovPlace.cpp', 'file_path': 'src/gpl/src/nesterovPlace.cpp', 'file_name': 'nesterovPlace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='average_overflow_ = total_sum_overflow_ / nbVec_.size();\\n  baseWireLengthCoef_ = totalBaseWireLengthCoeff / nbVec_.size();\\n  updateWireLengthCoef(average_overflow_);\\n\\n  nbc_->updateWireLengthForceWA(wireLengthCoefX_, wireLengthCoefY_);\\n\\n  for (auto& nb : nbVec_) {\\n    // fill in curSLPSumGrads_, curSLPWireLengthGrads_, curSLPDensityGrads_\\n    updateCurGradient(nb);\\n\\n    // approximately fill in\\n    // prevSLPCoordi_ to calculate lc vars\\n    nb->updateInitialPrevSLPCoordi();\\n\\n    // bin, FFT, wlen update with prevSLPCoordi.\\n    nb->updateDensityCenterPrevSLP();\\n    nb->updateDensityForceBin();\\n  }\\n\\n  nbc_->updateWireLengthForceWA(wireLengthCoefX_, wireLengthCoefY_);\\n\\n  for (auto& nb : nbVec_) {\\n    // update previSumGrads_, prevSLPWireLengthGrads_, prevSLPDensityGrads_\\n    updatePrevGradient(nb);\\n  }\\n\\n  for (auto& nb : nbVec_) {\\n    auto stepL = nb->initDensity2(wireLengthCoefX_, wireLengthCoefY_);\\n    if ((isnan(stepL) || isinf(stepL))\\n        && recursionCntInitSLPCoef_\\n               < gpl::NesterovPlaceVars::maxRecursionInitSLPCoef) {\\n      npVars_.initialPrevCoordiUpdateCoef *= 10;\\n      debugPrint(log_,\\n                 GPL,\\n                 \"npinit\",\\n                 1,\\n                 \"steplength = 0 detected. Rerunning Nesterov::init() \"\\n                 \"with initPrevSLPCoef {:g}\",\\n                 npVars_.initialPrevCoordiUpdateCoef);\\n      recursionCntInitSLPCoef_++;\\n      init();\\n      break;\\n    }\\n\\n    if (isnan(stepL) || isinf(stepL)) {\\n      log_->error(\\n          GPL,\\n          304,\\n          \"RePlAce diverged at initial iteration with steplength being {}. \"\\n          \"Re-run with a smaller init_density_penalty value.\",\\n          stepL);\\n    }\\n  }\\n}\\n\\n// clear reset\\nvoid NesterovPlace::reset()\\n{\\n  npVars_.reset();\\n  log_ = nullptr;\\n\\n  densityPenaltyStor_.clear();\\n\\n  densityPenaltyStor_.shrink_to_fit();\\n\\n  baseWireLengthCoef_ = 0;\\n  wireLengthCoefX_ = wireLengthCoefY_ = 0;\\n  prevHpwl_ = 0;\\n  isDiverged_ = false;\\n  isRoutabilityNeed_ = true;\\n\\n  divergeMsg_ = \"\";\\n  divergeCode_ = 0;\\n\\n  recursionCntWlCoef_ = 0;\\n  recursionCntInitSLPCoef_ = 0;\\n}\\n\\nint NesterovPlace::doNesterovPlace(int start_iter)\\n{\\n  // if replace diverged in init() function,\\n  // replace must be skipped.\\n  if (isDiverged_) {\\n    log_->error(GPL, divergeCode_, divergeMsg_);\\n    return 0;\\n  }\\n\\n  if (graphics_) {\\n    graphics_->cellPlot(true);\\n  }\\n\\n  // snapshot saving detection\\n  bool isSnapshotSaved = false;\\n\\n  // snapshot info\\n  float snapshotA = 0;\\n  float snapshotWlCoefX = 0, snapshotWlCoefY = 0;\\n  bool isDivergeTriedRevert = false;\\n\\n  // backTracking variable.\\n  float curA = 1.0;\\n\\n  for (auto& nb : nbVec_) {\\n    nb->setIter(start_iter);\\n    nb->setMaxPhiCoefChanged(false);\\n    nb->resetMinSumOverflow();\\n  }\\n\\n  // Core Nesterov Loop\\n  int iter = start_iter;\\n  for (; iter < npVars_.maxNesterovIter; iter++) {\\n    float prevA = curA;\\n\\n    // here, prevA is a_(k), curA is a_(k+1)\\n    // See, the ePlace-MS paper\\'s Algorithm 1\\n    //\\n    curA = (1.0 + sqrt(4.0 * prevA * prevA + 1.0)) * 0.5;\\n\\n    // coeff is (a_k - 1) / ( a_(k+1) ) in paper.\\n    float coeff = (prevA - 1.0) / curA;\\n\\n    // Back-Tracking loop\\n    int numBackTrak = 0;\\n    for (numBackTrak = 0; numBackTrak < npVars_.maxBackTrack; numBackTrak++) {\\n      // fill in nextCoordinates with given stepLength_\\n      for (auto& nb : nbVec_) {\\n        nb->nesterovUpdateCoordinates(coeff);\\n      }\\n\\n      nbc_->updateWireLengthForceWA(wireLengthCoefX_, wireLengthCoefY_);\\n\\n      int numDiverge = 0;\\n      for (auto& nb : nbVec_) {\\n        updateNextGradient(nb);\\n        numDiverge += nb->isDiverged();\\n      }\\n\\n      // NaN or inf is detected in WireLength/Density Coef\\n      if (numDiverge > 0 || isDiverged_) {\\n        isDiverged_ = true;\\n        divergeMsg_ = \"RePlAce diverged at wire/density gradient Sum.\";\\n        divergeCode_ = 306;\\n        break;\\n      }', metadata={'source': 'src/gpl/src/nesterovPlace.cpp', 'file_path': 'src/gpl/src/nesterovPlace.cpp', 'file_name': 'nesterovPlace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int stepLengthLimitOK = 0;\\n      numDiverge = 0;\\n      for (auto& nb : nbVec_) {\\n        stepLengthLimitOK += nb->nesterovUpdateStepLength();\\n        numDiverge += nb->isDiverged();\\n      }\\n\\n      if (numDiverge > 0) {\\n        isDiverged_ = true;\\n        divergeMsg_ = \"RePlAce diverged at newStepLength.\";\\n        divergeCode_ = 305;\\n        break;\\n      }\\n\\n      if (stepLengthLimitOK != nbVec_.size()) {\\n        break;\\n      }\\n    }\\n\\n    debugPrint(log_, GPL, \"np\", 1, \"NumBackTrak: {}\", numBackTrak + 1);\\n\\n    // Adjust Phi dynamically for larger designs\\n    for (auto& nb : nbVec_) {\\n      nb->nesterovAdjustPhi();\\n    }\\n\\n    if (npVars_.maxBackTrack == numBackTrak) {\\n      debugPrint(log_,\\n                 GPL,\\n                 \"np\",\\n                 1,\\n                 \"Backtracking limit reached so a small step will be taken\");\\n    }\\n\\n    if (isDiverged_) {\\n      break;\\n    }\\n\\n    updateNextIter(iter);\\n\\n    // For JPEG Saving\\n    // debug\\n\\n    if (graphics_) {\\n      bool update\\n          = (iter == 0 || (iter + 1) % npVars_.debug_update_iterations == 0);\\n      if (update) {\\n        bool pause\\n            = (iter == 0 || (iter + 1) % npVars_.debug_pause_iterations == 0);\\n        graphics_->cellPlot(pause);\\n      }\\n    }\\n\\n    // timing driven feature\\n    // do reweight on timing-critical nets.\\n    if (npVars_.timingDrivenMode\\n        && tb_->isTimingNetWeightOverflow(average_overflow_)) {\\n      // update db\\'s instance location from current density coordinates\\n      updateDb();\\n\\n      // Call resizer\\'s estimateRC API to fill in PEX using placed locations,\\n      // Call sta\\'s API to extract worst timing paths,\\n      // and update GNet\\'s weights from worst timing paths.\\n      //\\n      // See timingBase.cpp in detail\\n      bool shouldTdProceed = tb_->updateGNetWeights(average_overflow_);\\n\\n      // problem occured\\n      // escape timing driven later\\n      if (!shouldTdProceed) {\\n        npVars_.timingDrivenMode = false;\\n      }\\n    }\\n\\n    // diverge detection on\\n    // large max_phi_cof value + large design\\n    //\\n    // 1) happen overflow < 20%\\n    // 2) Hpwl is growing\\n\\n    int numDiverge = 0;\\n    for (auto& nb : nbVec_) {\\n      numDiverge += nb->checkDivergence();\\n    }\\n\\n    if (numDiverge > 0) {\\n      divergeMsg_ = \"RePlAce divergence detected. \";\\n      divergeMsg_ += \"Re-run with a smaller max_phi_cof value.\";\\n      divergeCode_ = 307;\\n      isDiverged_ = true;\\n\\n      // revert back to the original rb solutions\\n      // one more opportunity\\n      if (!isDivergeTriedRevert && rb_->numCall() >= 1) {\\n        // get back to the working rc size\\n        rb_->revertGCellSizeToMinRc();\\n\\n        curA = snapshotA;\\n        wireLengthCoefX_ = snapshotWlCoefX;\\n        wireLengthCoefY_ = snapshotWlCoefY;\\n\\n        nbc_->updateWireLengthForceWA(wireLengthCoefX_, wireLengthCoefY_);\\n\\n        for (auto& nb : nbVec_) {\\n          nb->revertDivergence();\\n        }\\n\\n        isDiverged_ = false;\\n        divergeCode_ = 0;\\n        divergeMsg_ = \"\";\\n        isDivergeTriedRevert = true;\\n        // turn off the RD forcely\\n        isRoutabilityNeed_ = false;\\n      } else {\\n        // no way to revert\\n        break;\\n      }\\n    }\\n\\n    if (!isSnapshotSaved && npVars_.routabilityDrivenMode\\n        && 0.6 >= average_overflow_unscaled_) {\\n      snapshotWlCoefX = wireLengthCoefX_;\\n      snapshotWlCoefY = wireLengthCoefY_;\\n      snapshotA = curA;\\n      isSnapshotSaved = true;\\n\\n      for (auto& nb : nbVec_) {\\n        nb->snapshot();\\n      }\\n\\n      log_->report(\"[NesterovSolve] Snapshot saved at iter = {}\", iter);\\n    }\\n\\n    // check routability using GR\\n    if (npVars_.routabilityDrivenMode && isRoutabilityNeed_\\n        && npVars_.routabilityCheckOverflow >= average_overflow_unscaled_) {\\n      // recover the densityPenalty values\\n      // if further routability-driven is needed\\n      std::pair<bool, bool> result = rb_->routability();\\n      isRoutabilityNeed_ = result.first;\\n      bool isRevertInitNeeded = result.second;', metadata={'source': 'src/gpl/src/nesterovPlace.cpp', 'file_path': 'src/gpl/src/nesterovPlace.cpp', 'file_name': 'nesterovPlace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// if routability is needed\\n      if (isRoutabilityNeed_ || isRevertInitNeeded) {\\n        // cutFillerCoordinates();\\n\\n        // revert back the current density penality\\n        curA = snapshotA;\\n        wireLengthCoefX_ = snapshotWlCoefX;\\n        wireLengthCoefY_ = snapshotWlCoefY;\\n\\n        nbc_->updateWireLengthForceWA(wireLengthCoefX_, wireLengthCoefY_);\\n\\n        for (auto& nb : nbVec_) {\\n          nb->revertDivergence();\\n          nb->resetMinSumOverflow();\\n        }\\n        log_->report(\"[NesterovSolve] Revert back to snapshot coordi\");\\n      }\\n    }\\n\\n    // check each for converge and if all are converged then stop\\n    int numConverge = 0;\\n    for (auto& nb : nbVec_) {\\n      numConverge += nb->checkConvergence();\\n    }\\n\\n    if (numConverge == nbVec_.size()) {\\n      // log_->report(\"[NesterovSolve] Finished, all regions converged\");\\n      break;\\n    }\\n  }\\n  // in all case including diverge,\\n  // db should be updated.\\n  updateDb();\\n\\n  if (isDiverged_) {\\n    log_->error(GPL, divergeCode_, divergeMsg_);\\n  }\\n\\n  if (graphics_) {\\n    graphics_->status(\"End placement\");\\n    graphics_->cellPlot(true);\\n  }\\n\\n  return iter;\\n}\\n\\nvoid NesterovPlace::updateWireLengthCoef(float overflow)\\n{\\n  if (overflow > 1.0) {\\n    wireLengthCoefX_ = wireLengthCoefY_ = 0.1;\\n  } else if (overflow < 0.1) {\\n    wireLengthCoefX_ = wireLengthCoefY_ = 10.0;\\n  } else {\\n    wireLengthCoefX_ = wireLengthCoefY_\\n        = 1.0 / pow(10.0, (overflow - 0.1) * 20 / 9.0 - 1.0);\\n  }\\n\\n  wireLengthCoefX_ *= baseWireLengthCoef_;\\n  wireLengthCoefY_ *= baseWireLengthCoef_;\\n  debugPrint(log_, GPL, \"np\", 1, \"NewWireLengthCoef: {:g}\", wireLengthCoefX_);\\n}\\n\\nvoid NesterovPlace::updateNextIter(const int iter)\\n{\\n  total_sum_overflow_ = 0;\\n  total_sum_overflow_unscaled_ = 0;\\n\\n  for (auto& nb : nbVec_) {\\n    nb->updateNextIter(iter);\\n    total_sum_overflow_ += nb->getSumOverflow();\\n    total_sum_overflow_unscaled_ += nb->getSumOverflowUnscaled();\\n  }\\n\\n  average_overflow_ = total_sum_overflow_ / nbVec_.size();\\n  average_overflow_unscaled_ = total_sum_overflow_unscaled_ / nbVec_.size();\\n\\n  // For coefficient, using average regions\\' overflow\\n  updateWireLengthCoef(average_overflow_);\\n}\\n\\nvoid NesterovPlace::updateDb()\\n{\\n  nbc_->updateDbGCells();\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/nesterovPlace.cpp', 'file_path': 'src/gpl/src/nesterovPlace.cpp', 'file_name': 'nesterovPlace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <memory>\\n#include <string>\\n#include <vector>\\n\\n#include \"nesterovBase.h\"\\n#include \"point.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace odb {\\nclass dbInst;\\n}\\n\\nnamespace gpl {\\n\\nclass PlacerBase;\\nclass PlacerBaseCommon;\\nclass Instance;\\nclass RouteBase;\\nclass TimingBase;\\nclass Graphics;\\n\\nclass NesterovPlace\\n{\\n public:\\n  NesterovPlace();\\n  NesterovPlace(const NesterovPlaceVars& npVars,\\n                const std::shared_ptr<PlacerBaseCommon>& pbc,\\n                const std::shared_ptr<NesterovBaseCommon>& nbc,\\n                std::vector<std::shared_ptr<PlacerBase>>& pbVec,\\n                std::vector<std::shared_ptr<NesterovBase>>& nbVec,\\n                std::shared_ptr<RouteBase> rb,\\n                std::shared_ptr<TimingBase> tb,\\n                utl::Logger* log);\\n  ~NesterovPlace();\\n\\n  // return iteration count\\n  int doNesterovPlace(int start_iter = 0);\\n\\n  void updateWireLengthCoef(float overflow);\\n\\n  void updateNextIter(const int iter);\\n\\n  void updateDb();\\n\\n  float getWireLengthCoefX() const { return wireLengthCoefX_; }\\n  float getWireLengthCoefY() const { return wireLengthCoefY_; }\\n\\n  void setTargetOverflow(float overflow) { npVars_.targetOverflow = overflow; }\\n  void setMaxIters(int limit) { npVars_.maxNesterovIter = limit; }\\n\\n  void updatePrevGradient(const std::shared_ptr<NesterovBase>& nb);\\n  void updateCurGradient(const std::shared_ptr<NesterovBase>& nb);\\n  void updateNextGradient(const std::shared_ptr<NesterovBase>& nb);\\n\\n private:\\n  std::shared_ptr<PlacerBaseCommon> pbc_;\\n  std::shared_ptr<NesterovBaseCommon> nbc_;\\n  std::vector<std::shared_ptr<PlacerBase>> pbVec_;\\n  std::vector<std::shared_ptr<NesterovBase>> nbVec_;\\n  utl::Logger* log_;\\n  std::shared_ptr<RouteBase> rb_;\\n  std::shared_ptr<TimingBase> tb_;\\n  NesterovPlaceVars npVars_;\\n  std::unique_ptr<Graphics> graphics_;\\n\\n  float total_sum_overflow_;\\n  float total_sum_overflow_unscaled_;\\n  float average_overflow_;\\n  float average_overflow_unscaled_;\\n\\n  // densityPenalty stor\\n  std::vector<float> densityPenaltyStor_;\\n\\n  // base_wcof\\n  float baseWireLengthCoef_;\\n\\n  // wlen_cof\\n  float wireLengthCoefX_;\\n  float wireLengthCoefY_;\\n\\n  // half-parameter-wire-length\\n  int64_t prevHpwl_;', metadata={'source': 'src/gpl/src/nesterovPlace.h', 'file_path': 'src/gpl/src/nesterovPlace.h', 'file_name': 'nesterovPlace.h', 'file_type': '.h'}),\n",
       " Document(page_content='// base_wcof\\n  float baseWireLengthCoef_;\\n\\n  // wlen_cof\\n  float wireLengthCoefX_;\\n  float wireLengthCoefY_;\\n\\n  // half-parameter-wire-length\\n  int64_t prevHpwl_;\\n\\n  float isDiverged_;\\n  float isRoutabilityNeed_;\\n\\n  std::string divergeMsg_;\\n  int divergeCode_;\\n\\n  int recursionCntWlCoef_;\\n  int recursionCntInitSLPCoef_;\\n\\n  void cutFillerCoordinates();\\n\\n  void init();\\n  void reset();\\n};\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/nesterovPlace.h', 'file_path': 'src/gpl/src/nesterovPlace.h', 'file_name': 'nesterovPlace.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"placerBase.h\"\\n\\n#include <odb/db.h>\\n\\n#include <iostream>\\n#include <utility>\\n\\n#include \"nesterovBase.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace gpl {\\n\\nusing namespace odb;\\nusing namespace std;\\nusing utl::GPL;\\n\\nstatic int fastModulo(const int input, const int ceil);\\n\\nstatic std::pair<int, int> getMinMaxIdx(int ll,\\n                                        int uu,\\n                                        int coreLL,\\n                                        int siteSize,\\n                                        int minIdx,\\n                                        int maxIdx);\\n\\nstatic utl::Logger* slog_;\\n\\nstatic bool isCoreAreaOverlap(Die& die, Instance& inst);\\n\\nstatic int64_t getOverlapWithCoreArea(Die& die, Instance& inst);\\n\\n////////////////////////////////////////////////////////\\n// Instance\\n\\nInstance::Instance()\\n    : inst_(nullptr),\\n      lx_(0),\\n      ly_(0),\\n      ux_(0),\\n      uy_(0),\\n      extId_(INT_MIN),\\n      is_macro_(false),\\n      is_locked_(false)\\n{\\n}\\n\\n// for movable real instances\\nInstance::Instance(odb::dbInst* inst,\\n                   int padLeft,\\n                   int padRight,\\n                   int site_height,\\n                   utl::Logger* logger)\\n    : Instance()\\n{\\n  inst_ = inst;\\n  dbBox* bbox = inst->getBBox();\\n  inst->getLocation(lx_, ly_);\\n  ux_ = lx_ + bbox->getDX();\\n  uy_ = ly_ + bbox->getDY();\\n\\n  if (isPlaceInstance()) {\\n    lx_ -= padLeft;\\n    ux_ += padRight;\\n  }\\n\\n  // Masters more than row_limit rows tall are treated as macros\\n  constexpr int row_limit = 6;\\n\\n  if (inst->getMaster()->getType().isBlock()) {\\n    is_macro_ = true;\\n  } else if (bbox->getDY() > 6 * site_height) {\\n    is_macro_ = true;\\n    logger->warn(GPL,\\n                 134,\\n                 \"Master {} is not marked as a BLOCK in LEF but is more \"\\n                 \"than {} rows tall.  It will be treated as a macro.\",\\n                 inst->getMaster()->getName(),\\n                 row_limit);\\n  }\\n}\\n\\n// for dummy instances\\nInstance::Instance(int lx, int ly, int ux, int uy) : Instance()\\n{\\n  inst_ = nullptr;\\n  lx_ = lx;\\n  ly_ = ly;\\n  ux_ = ux;\\n  uy_ = uy;\\n}\\n\\nInstance::~Instance()\\n{\\n  inst_ = nullptr;\\n  lx_ = ly_ = 0;\\n  ux_ = uy_ = 0;\\n  pins_.clear();\\n}', metadata={'source': 'src/gpl/src/placerBase.cpp', 'file_path': 'src/gpl/src/placerBase.cpp', 'file_name': 'placerBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='Instance::~Instance()\\n{\\n  inst_ = nullptr;\\n  lx_ = ly_ = 0;\\n  ux_ = uy_ = 0;\\n  pins_.clear();\\n}\\n\\nbool Instance::isFixed() const\\n{\\n  // dummy instance is always fixed\\n  if (isDummy()) {\\n    return true;\\n  }\\n\\n  switch (inst_->getPlacementStatus()) {\\n    case dbPlacementStatus::NONE:\\n    case dbPlacementStatus::UNPLACED:\\n    case dbPlacementStatus::SUGGESTED:\\n    case dbPlacementStatus::PLACED:\\n      return false;\\n      break;\\n    case dbPlacementStatus::LOCKED:\\n    case dbPlacementStatus::FIRM:\\n    case dbPlacementStatus::COVER:\\n      return true;\\n      break;\\n  }\\n  return false;\\n}\\n\\nbool Instance::isInstance() const\\n{\\n  return (inst_ != nullptr);\\n}\\n\\nbool Instance::isPlaceInstance() const\\n{\\n  return (isInstance() && !isFixed());\\n}\\n\\nbool Instance::isDummy() const\\n{\\n  return (inst_ == nullptr);\\n}\\n\\nvoid Instance::setLocation(int x, int y)\\n{\\n  ux_ = x + (ux_ - lx_);\\n  uy_ = y + (uy_ - ly_);\\n\\n  lx_ = x;\\n  ly_ = y;\\n\\n  // pins update\\n  for (auto& pin : pins_) {\\n    pin->updateLocation(this);\\n  }\\n}\\n\\nvoid Instance::setCenterLocation(int x, int y)\\n{\\n  const int halfX = (ux_ - lx_) / 2;\\n  const int halfY = (uy_ - ly_) / 2;\\n  lx_ = x - halfX;\\n  ly_ = y - halfY;\\n  ux_ = x + halfX;\\n  uy_ = y + halfY;\\n\\n  // pins update\\n  for (auto& pin : pins_) {\\n    pin->updateLocation(this);\\n  }\\n}\\n\\nvoid Instance::dbSetPlaced()\\n{\\n  inst_->setPlacementStatus(dbPlacementStatus::PLACED);\\n}\\n\\nvoid Instance::dbSetPlacementStatus(dbPlacementStatus ps)\\n{\\n  inst_->setPlacementStatus(ps);\\n}\\n\\nvoid Instance::dbSetLocation()\\n{\\n  inst_->setLocation(lx_, ly_);\\n}\\n\\nvoid Instance::dbSetLocation(int x, int y)\\n{\\n  setLocation(x, y);\\n  dbSetLocation();\\n}\\n\\nvoid Instance::dbSetCenterLocation(int x, int y)\\n{\\n  setCenterLocation(x, y);\\n  dbSetLocation();\\n}\\n\\nint Instance::lx() const\\n{\\n  return lx_;\\n}\\n\\nint Instance::ly() const\\n{\\n  return ly_;\\n}\\n\\nint Instance::ux() const\\n{\\n  return ux_;\\n}\\n\\nint Instance::uy() const\\n{\\n  return uy_;\\n}\\n\\nint Instance::cx() const\\n{\\n  return (lx_ + ux_) / 2;\\n}\\n\\nint Instance::cy() const\\n{\\n  return (ly_ + uy_) / 2;\\n}\\n\\nint Instance::dx() const\\n{\\n  return (ux_ - lx_);\\n}\\n\\nint Instance::dy() const\\n{\\n  return (uy_ - ly_);\\n}\\n\\nint64_t Instance::area() const\\n{\\n  return static_cast<int64_t>(dx()) * dy();\\n}\\n\\nvoid Instance::addPin(Pin* pin)\\n{\\n  pins_.push_back(pin);\\n}\\n\\nvoid Instance::setExtId(int extId)\\n{\\n  extId_ = extId;\\n}\\n\\nbool Instance::isMacro() const\\n{\\n  return is_macro_;\\n}\\n\\nbool Instance::isLocked() const\\n{\\n  return is_locked_;\\n}\\n\\nvoid Instance::lock()\\n{\\n  is_locked_ = true;\\n}\\n\\nvoid Instance::unlock()\\n{\\n  is_locked_ = false;\\n}\\n\\nstatic int snapDown(int value, int origin, int step)\\n{\\n  return ((value - origin) / step) * step + origin;\\n}\\n\\nstatic int snapUp(int value, int origin, int step)\\n{\\n  return ((value + step - 1 - origin) / step) * step + origin;\\n}\\n\\nvoid Instance::snapOutward(const odb::Point& origin, int step_x, int step_y)\\n{\\n  lx_ = snapDown(lx_, origin.x(), step_x);\\n  ly_ = snapDown(ly_, origin.y(), step_y);\\n  ux_ = snapUp(ux_, origin.x(), step_x);\\n  uy_ = snapUp(uy_, origin.y(), step_y);\\n}\\n\\n////////////////////////////////////////////////////////\\n// Pin\\n\\nPin::Pin()\\n    : term_(nullptr),\\n      inst_(nullptr),\\n      net_(nullptr),\\n      cx_(0),\\n      cy_(0),\\n      offsetCx_(0),\\n      offsetCy_(0),\\n      iTermField_(0),\\n      bTermField_(0),\\n      minPinXField_(0),\\n      minPinYField_(0),\\n      maxPinXField_(0),\\n      maxPinYField_(0)\\n{\\n}\\n\\nPin::Pin(odb::dbITerm* iTerm) : Pin()\\n{\\n  setITerm();\\n  term_ = (void*) iTerm;\\n  updateCoordi(iTerm);\\n}\\n\\nPin::Pin(odb::dbBTerm* bTerm) : Pin()\\n{\\n  setBTerm();\\n  term_ = (void*) bTerm;\\n  updateCoordi(bTerm);\\n}\\n\\nstd::string Pin::name() const\\n{\\n  if (!term_) {\\n    return \"DUMMY\";\\n  }\\n  if (isITerm()) {\\n    return dbITerm()->getInst()->getName() + \\'/\\'\\n           + dbITerm()->getMTerm()->getName();\\n  } else {\\n    return dbBTerm()->getName();\\n  }\\n}\\n\\nvoid Pin::setITerm()\\n{\\n  iTermField_ = 1;\\n}\\n\\nvoid Pin::setBTerm()\\n{\\n  bTermField_ = 1;\\n}\\n\\nvoid Pin::setMinPinX()\\n{\\n  minPinXField_ = 1;\\n}', metadata={'source': 'src/gpl/src/placerBase.cpp', 'file_path': 'src/gpl/src/placerBase.cpp', 'file_name': 'placerBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Pin::setITerm()\\n{\\n  iTermField_ = 1;\\n}\\n\\nvoid Pin::setBTerm()\\n{\\n  bTermField_ = 1;\\n}\\n\\nvoid Pin::setMinPinX()\\n{\\n  minPinXField_ = 1;\\n}\\n\\nvoid Pin::setMinPinY()\\n{\\n  minPinYField_ = 1;\\n}\\n\\nvoid Pin::setMaxPinX()\\n{\\n  maxPinXField_ = 1;\\n}\\n\\nvoid Pin::setMaxPinY()\\n{\\n  maxPinYField_ = 1;\\n}\\n\\nvoid Pin::unsetMinPinX()\\n{\\n  minPinXField_ = 0;\\n}\\n\\nvoid Pin::unsetMinPinY()\\n{\\n  minPinYField_ = 0;\\n}\\n\\nvoid Pin::unsetMaxPinX()\\n{\\n  maxPinXField_ = 0;\\n}\\n\\nvoid Pin::unsetMaxPinY()\\n{\\n  maxPinYField_ = 0;\\n}\\n\\nbool Pin::isITerm() const\\n{\\n  return (iTermField_ == 1);\\n}\\n\\nbool Pin::isBTerm() const\\n{\\n  return (bTermField_ == 1);\\n}\\n\\nbool Pin::isMinPinX() const\\n{\\n  return (minPinXField_ == 1);\\n}\\n\\nbool Pin::isMinPinY() const\\n{\\n  return (minPinYField_ == 1);\\n}\\n\\nbool Pin::isMaxPinX() const\\n{\\n  return (maxPinXField_ == 1);\\n}\\n\\nbool Pin::isMaxPinY() const\\n{\\n  return (maxPinYField_ == 1);\\n}\\n\\nint Pin::cx() const\\n{\\n  return cx_;\\n}\\n\\nint Pin::cy() const\\n{\\n  return cy_;\\n}\\n\\nint Pin::offsetCx() const\\n{\\n  return offsetCx_;\\n}\\n\\nint Pin::offsetCy() const\\n{\\n  return offsetCy_;\\n}\\n\\nodb::dbITerm* Pin::dbITerm() const\\n{\\n  return (isITerm()) ? (odb::dbITerm*) term_ : nullptr;\\n}\\nodb::dbBTerm* Pin::dbBTerm() const\\n{\\n  return (isBTerm()) ? (odb::dbBTerm*) term_ : nullptr;\\n}\\n\\nvoid Pin::updateCoordi(odb::dbITerm* iTerm)\\n{\\n  int offsetLx = INT_MAX;\\n  int offsetLy = INT_MAX;\\n  int offsetUx = INT_MIN;\\n  int offsetUy = INT_MIN;\\n\\n  for (dbMPin* mPin : iTerm->getMTerm()->getMPins()) {\\n    for (dbBox* box : mPin->getGeometry()) {\\n      offsetLx = std::min(box->xMin(), offsetLx);\\n      offsetLy = std::min(box->yMin(), offsetLy);\\n      offsetUx = std::max(box->xMax(), offsetUx);\\n      offsetUy = std::max(box->yMax(), offsetUy);\\n    }\\n  }\\n\\n  int lx = iTerm->getInst()->getBBox()->xMin();\\n  int ly = iTerm->getInst()->getBBox()->yMin();\\n\\n  int instCenterX = iTerm->getInst()->getMaster()->getWidth() / 2;\\n  int instCenterY = iTerm->getInst()->getMaster()->getHeight() / 2;\\n\\n  // Pin SHAPE is NOT FOUND;\\n  // (may happen on OpenDB bug case)\\n  if (offsetLx == INT_MAX || offsetLy == INT_MAX || offsetUx == INT_MIN\\n      || offsetUy == INT_MIN) {\\n    // offset is center of instances\\n    offsetCx_ = offsetCy_ = 0;\\n  }\\n  // usual case\\n  else {\\n    // offset is Pin BBoxs\\' center, so\\n    // subtract the Origin coordinates (e.g. instCenterX, instCenterY)\\n    //\\n    // Transform coordinates\\n    // from (origin: 0,0)\\n    // to (origin: instCenterX, instCenterY)\\n    //\\n    offsetCx_ = (offsetLx + offsetUx) / 2 - instCenterX;\\n    offsetCy_ = (offsetLy + offsetUy) / 2 - instCenterY;\\n  }\\n\\n  cx_ = lx + instCenterX + offsetCx_;\\n  cy_ = ly + instCenterY + offsetCy_;\\n}\\n\\n//\\n// for BTerm, offset* will hold bbox info.\\n//\\nvoid Pin::updateCoordi(odb::dbBTerm* bTerm)\\n{\\n  int lx = INT_MAX;\\n  int ly = INT_MAX;\\n  int ux = INT_MIN;\\n  int uy = INT_MIN;\\n\\n  for (dbBPin* bPin : bTerm->getBPins()) {\\n    Rect bbox = bPin->getBBox();\\n    lx = std::min(bbox.xMin(), lx);\\n    ly = std::min(bbox.yMin(), ly);\\n    ux = std::max(bbox.xMax(), ux);\\n    uy = std::max(bbox.yMax(), uy);\\n  }\\n\\n  if (lx == INT_MAX || ly == INT_MAX || ux == INT_MIN || uy == INT_MIN) {\\n    string msg\\n        = string(bTerm->getConstName()) + \" toplevel port is not placed!\\\\n\";\\n    msg += \"       Replace will regard \" + string(bTerm->getConstName())\\n           + \" is placed in (0, 0)\";\\n    slog_->warn(GPL, 1, msg);\\n  }\\n\\n  // Just center\\n  offsetCx_ = offsetCy_ = 0;\\n\\n  cx_ = (lx + ux) / 2;\\n  cy_ = (ly + uy) / 2;\\n}\\n\\nvoid Pin::updateLocation(const Instance* inst)\\n{\\n  cx_ = inst->cx() + offsetCx_;\\n  cy_ = inst->cy() + offsetCy_;\\n}\\n\\nvoid Pin::setInstance(Instance* inst)\\n{\\n  inst_ = inst;\\n}\\n\\nvoid Pin::setNet(Net* net)\\n{\\n  net_ = net;\\n}\\n\\nbool Pin::isPlaceInstConnected() const\\n{\\n  if (!inst_) {\\n    return false;\\n  }\\n  return inst_->isPlaceInstance();\\n}\\n\\nPin::~Pin()\\n{\\n  term_ = nullptr;\\n  inst_ = nullptr;\\n  net_ = nullptr;\\n}\\n\\n////////////////////////////////////////////////////////\\n// Net', metadata={'source': 'src/gpl/src/placerBase.cpp', 'file_path': 'src/gpl/src/placerBase.cpp', 'file_name': 'placerBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='Pin::~Pin()\\n{\\n  term_ = nullptr;\\n  inst_ = nullptr;\\n  net_ = nullptr;\\n}\\n\\n////////////////////////////////////////////////////////\\n// Net\\n\\nNet::Net() : net_(nullptr), lx_(0), ly_(0), ux_(0), uy_(0)\\n{\\n}\\nNet::Net(odb::dbNet* net, bool skipIoMode) : Net()\\n{\\n  net_ = net;\\n  updateBox(skipIoMode);\\n}\\n\\nNet::~Net()\\n{\\n  net_ = nullptr;\\n  lx_ = ly_ = ux_ = uy_ = 0;\\n}\\n\\nint Net::lx() const\\n{\\n  return lx_;\\n}\\n\\nint Net::ly() const\\n{\\n  return ly_;\\n}\\n\\nint Net::ux() const\\n{\\n  return ux_;\\n}\\n\\nint Net::uy() const\\n{\\n  return uy_;\\n}\\n\\nint Net::cx() const\\n{\\n  return (lx_ + ux_) / 2;\\n}\\n\\nint Net::cy() const\\n{\\n  return (ly_ + uy_) / 2;\\n}\\n\\nint64_t Net::hpwl() const\\n{\\n  if (ux_ < lx_) {  // dangling net\\n    return 0;\\n  }\\n  return static_cast<int64_t>((ux_ - lx_) + (uy_ - ly_));\\n}\\n\\nvoid Net::updateBox(bool skipIoMode)\\n{\\n  lx_ = INT_MAX;\\n  ly_ = INT_MAX;\\n  ux_ = INT_MIN;\\n  uy_ = INT_MIN;\\n  for (dbITerm* iTerm : net_->getITerms()) {\\n    dbBox* box = iTerm->getInst()->getBBox();\\n    lx_ = std::min(box->xMin(), lx_);\\n    ly_ = std::min(box->yMin(), ly_);\\n    ux_ = std::max(box->xMax(), ux_);\\n    uy_ = std::max(box->yMax(), uy_);\\n  }\\n\\n  if (skipIoMode == false) {\\n    for (dbBTerm* bTerm : net_->getBTerms()) {\\n      for (dbBPin* bPin : bTerm->getBPins()) {\\n        Rect bbox = bPin->getBBox();\\n        lx_ = std::min(bbox.xMin(), lx_);\\n        ly_ = std::min(bbox.yMin(), ly_);\\n        ux_ = std::max(bbox.xMax(), ux_);\\n        uy_ = std::max(bbox.yMax(), uy_);\\n      }\\n    }\\n  }\\n}\\n\\nvoid Net::addPin(Pin* pin)\\n{\\n  pins_.push_back(pin);\\n}\\n\\nodb::dbSigType Net::getSigType() const\\n{\\n  return net_->getSigType();\\n}\\n\\n////////////////////////////////////////////////////////\\n// Die\\n\\nDie::Die()\\n    : dieLx_(0),\\n      dieLy_(0),\\n      dieUx_(0),\\n      dieUy_(0),\\n      coreLx_(0),\\n      coreLy_(0),\\n      coreUx_(0),\\n      coreUy_(0)\\n{\\n}\\n\\nDie::Die(const odb::Rect& dieRect, const odb::Rect& coreRect) : Die()\\n{\\n  setDieBox(dieRect);\\n  setCoreBox(coreRect);\\n}\\n\\nDie::~Die()\\n{\\n  dieLx_ = dieLy_ = dieUx_ = dieUy_ = 0;\\n  coreLx_ = coreLy_ = coreUx_ = coreUy_ = 0;\\n}\\n\\nvoid Die::setDieBox(const odb::Rect& dieRect)\\n{\\n  dieLx_ = dieRect.xMin();\\n  dieLy_ = dieRect.yMin();\\n  dieUx_ = dieRect.xMax();\\n  dieUy_ = dieRect.yMax();\\n}\\n\\nvoid Die::setCoreBox(const odb::Rect& coreRect)\\n{\\n  coreLx_ = coreRect.xMin();\\n  coreLy_ = coreRect.yMin();\\n  coreUx_ = coreRect.xMax();\\n  coreUy_ = coreRect.yMax();\\n}\\n\\nint Die::dieCx() const\\n{\\n  return (dieLx_ + dieUx_) / 2;\\n}\\n\\nint Die::dieCy() const\\n{\\n  return (dieLy_ + dieUy_) / 2;\\n}\\n\\nint Die::dieDx() const\\n{\\n  return dieUx_ - dieLx_;\\n}\\n\\nint Die::dieDy() const\\n{\\n  return dieUy_ - dieLy_;\\n}\\n\\nint Die::coreCx() const\\n{\\n  return (coreLx_ + coreUx_) / 2;\\n}\\n\\nint Die::coreCy() const\\n{\\n  return (coreLy_ + coreUy_) / 2;\\n}\\n\\nint Die::coreDx() const\\n{\\n  return coreUx_ - coreLx_;\\n}\\n\\nint Die::coreDy() const\\n{\\n  return coreUy_ - coreLy_;\\n}\\n\\nint64_t Die::dieArea() const\\n{\\n  return static_cast<int64_t>(dieDx()) * static_cast<int64_t>(dieDy());\\n}\\n\\nint64_t Die::coreArea() const\\n{\\n  return static_cast<int64_t>(coreDx()) * static_cast<int64_t>(coreDy());\\n}\\n\\nPlacerBaseVars::PlacerBaseVars()\\n{\\n  reset();\\n}\\n\\nvoid PlacerBaseVars::reset()\\n{\\n  padLeft = padRight = 0;\\n  skipIoMode = false;\\n}\\n\\n////////////////////////////////////////////////////////\\n// PlacerBaseCommon\\n\\nPlacerBaseCommon::PlacerBaseCommon()\\n    : db_(nullptr),\\n      log_(nullptr),\\n      pbVars_(),\\n      siteSizeX_(0),\\n      siteSizeY_(0),\\n      macroInstsArea_(0)\\n{\\n}\\n\\nPlacerBaseCommon::PlacerBaseCommon(odb::dbDatabase* db,\\n                                   PlacerBaseVars pbVars,\\n                                   utl::Logger* log)\\n    : PlacerBaseCommon()\\n{\\n  db_ = db;\\n  log_ = log;\\n  pbVars_ = pbVars;\\n  init();\\n}\\n\\nPlacerBaseCommon::~PlacerBaseCommon()\\n{\\n  reset();\\n}\\n\\nvoid PlacerBaseCommon::init()\\n{\\n  slog_ = log_;\\n\\n  log_->info(GPL, 2, \"DBU: {}\", db_->getTech()->getDbUnitsPerMicron());\\n\\n  dbBlock* block = db_->getChip()->getBlock();', metadata={'source': 'src/gpl/src/placerBase.cpp', 'file_path': 'src/gpl/src/placerBase.cpp', 'file_name': 'placerBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void PlacerBaseCommon::init()\\n{\\n  slog_ = log_;\\n\\n  log_->info(GPL, 2, \"DBU: {}\", db_->getTech()->getDbUnitsPerMicron());\\n\\n  dbBlock* block = db_->getChip()->getBlock();\\n\\n  // die-core area update\\n  odb::dbSite* site = nullptr;\\n  for (auto* row : block->getRows()) {\\n    if (row->getSite()->getClass() != odb::dbSiteClass::PAD) {\\n      site = row->getSite();\\n      break;\\n    }\\n  }\\n  if (site == nullptr) {\\n    log_->error(GPL, 305, \"Unable to find a site\");\\n  }\\n  odb::Rect coreRect = block->getCoreArea();\\n  odb::Rect dieRect = block->getDieArea();\\n\\n  if (!dieRect.contains(coreRect))\\n    log_->error(GPL, 118, \"core area outside of die.\");\\n\\n  die_ = Die(dieRect, coreRect);\\n\\n  // siteSize update\\n  siteSizeX_ = site->getWidth();\\n  siteSizeY_ = site->getHeight();\\n\\n  log_->info(GPL, 3, \"SiteSize: {} {}\", siteSizeX_, siteSizeY_);\\n  log_->info(GPL, 4, \"CoreAreaLxLy: {} {}\", die_.coreLx(), die_.coreLy());\\n  log_->info(GPL, 5, \"CoreAreaUxUy: {} {}\", die_.coreUx(), die_.coreUy());\\n\\n  // insts fill with real instances\\n  dbSet<dbInst> insts = block->getInsts();\\n  instStor_.reserve(insts.size());\\n  insts_.reserve(instStor_.size());\\n  for (dbInst* inst : insts) {\\n    auto type = inst->getMaster()->getType();\\n    if (!type.isCore() && !type.isBlock()) {\\n      continue;\\n    }\\n    Instance myInst(inst,\\n                    pbVars_.padLeft * siteSizeX_,\\n                    pbVars_.padRight * siteSizeX_,\\n                    siteSizeY_,\\n                    log_);\\n\\n    // Fixed instaces need to be snapped outwards to the nearest site\\n    // boundary.  A partially overlapped site is unusable and this\\n    // is the simplest way to ensure it is counted as fully used.\\n    if (myInst.isFixed()) {\\n      myInst.snapOutward(coreRect.ll(), siteSizeX_, siteSizeY_);\\n    }\\n\\n    instStor_.push_back(myInst);\\n\\n    if (myInst.dy() > siteSizeY_ * 6) {\\n      macroInstsArea_ += myInst.area();\\n    }\\n\\n    dbBox* bbox = inst->getBBox();\\n    if (bbox->getDY() > die_.coreDy())\\n      log_->error(\\n          GPL, 119, \"instance {} height is larger than core.\", inst->getName());\\n    if (bbox->getDX() > die_.coreDx())\\n      log_->error(\\n          GPL, 120, \"instance {} width is larger than core.\", inst->getName());\\n  }\\n\\n  for (auto& inst : instStor_) {\\n    instMap_[inst.dbInst()] = &inst;\\n    insts_.push_back(&inst);\\n\\n    if (!inst.isFixed()) {\\n      placeInsts_.push_back(&inst);\\n    }\\n  }\\n\\n  // nets fill\\n  dbSet<dbNet> nets = block->getNets();\\n  netStor_.reserve(nets.size());\\n  for (dbNet* net : nets) {\\n    dbSigType netType = net->getSigType();\\n\\n    // escape nets with VDD/VSS/reset nets\\n    if (netType == dbSigType::SIGNAL || netType == dbSigType::CLOCK) {\\n      Net myNet(net, pbVars_.skipIoMode);\\n      netStor_.push_back(myNet);\\n\\n      // this is safe because of \"reserve\"\\n      Net* myNetPtr = &netStor_[netStor_.size() - 1];\\n      netMap_[net] = myNetPtr;\\n\\n      for (dbITerm* iTerm : net->getITerms()) {\\n        Pin myPin(iTerm);\\n        myPin.setNet(myNetPtr);\\n        myPin.setInstance(dbToPb(iTerm->getInst()));\\n        pinStor_.push_back(myPin);\\n      }\\n\\n      if (pbVars_.skipIoMode == false) {\\n        for (dbBTerm* bTerm : net->getBTerms()) {\\n          Pin myPin(bTerm);\\n          myPin.setNet(myNetPtr);\\n          pinStor_.push_back(myPin);\\n        }\\n      }\\n    }\\n  }\\n\\n  // pinMap_ and pins_ update\\n  pins_.reserve(pinStor_.size());\\n  for (auto& pin : pinStor_) {\\n    if (pin.isITerm()) {\\n      pinMap_[(void*) pin.dbITerm()] = &pin;\\n    } else if (pin.isBTerm()) {\\n      pinMap_[(void*) pin.dbBTerm()] = &pin;\\n    }\\n    pins_.push_back(&pin);\\n  }\\n\\n  // instStor_\\'s pins_ fill\\n  for (auto& inst : instStor_) {\\n    if (!inst.isInstance()) {\\n      continue;\\n    }\\n    for (dbITerm* iTerm : inst.dbInst()->getITerms()) {\\n      // note that, DB\\'s ITerm can have\\n      // VDD/VSS pins.\\n      //\\n      // Escape those pins\\n      Pin* curPin = dbToPb(iTerm);\\n      if (curPin) {\\n        inst.addPin(curPin);\\n      }\\n    }\\n  }', metadata={'source': 'src/gpl/src/placerBase.cpp', 'file_path': 'src/gpl/src/placerBase.cpp', 'file_name': 'placerBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content=\"// nets' pin update\\n  nets_.reserve(netStor_.size());\\n  for (auto& net : netStor_) {\\n    for (dbITerm* iTerm : net.dbNet()->getITerms()) {\\n      net.addPin(dbToPb(iTerm));\\n    }\\n    if (pbVars_.skipIoMode == false) {\\n      for (dbBTerm* bTerm : net.dbNet()->getBTerms()) {\\n        net.addPin(dbToPb(bTerm));\\n      }\\n    }\\n    nets_.push_back(&net);\\n  }\\n}\\n\\nvoid PlacerBaseCommon::reset()\\n{\\n  db_ = nullptr;\\n  pbVars_.reset();\\n\\n  instStor_.clear();\\n  pinStor_.clear();\\n  netStor_.clear();\\n\\n  pins_.clear();\\n  nets_.clear();\\n  insts_.clear();\\n\\n  instMap_.clear();\\n  pinMap_.clear();\\n  netMap_.clear();\\n}\\n\\nint64_t PlacerBaseCommon::hpwl() const\\n{\\n  int64_t hpwl = 0;\\n  for (auto& net : nets_) {\\n    net->updateBox(pbVars_.skipIoMode);\\n    hpwl += net->hpwl();\\n  }\\n  return hpwl;\\n}\\n\\nInstance* PlacerBaseCommon::dbToPb(odb::dbInst* inst) const\\n{\\n  auto instPtr = instMap_.find(inst);\\n  return (instPtr == instMap_.end()) ? nullptr : instPtr->second;\\n}\\n\\nPin* PlacerBaseCommon::dbToPb(odb::dbITerm* term) const\\n{\\n  auto pinPtr = pinMap_.find((void*) term);\\n  return (pinPtr == pinMap_.end()) ? nullptr : pinPtr->second;\\n}\\n\\nPin* PlacerBaseCommon::dbToPb(odb::dbBTerm* term) const\\n{\\n  auto pinPtr = pinMap_.find((void*) term);\\n  return (pinPtr == pinMap_.end()) ? nullptr : pinPtr->second;\\n}\\n\\nNet* PlacerBaseCommon::dbToPb(odb::dbNet* net) const\\n{\\n  auto netPtr = netMap_.find(net);\\n  return (netPtr == netMap_.end()) ? nullptr : netPtr->second;\\n}\\n\\nvoid PlacerBaseCommon::printInfo() const\\n{\\n}\\n\\nvoid PlacerBaseCommon::unlockAll()\\n{\\n  for (auto inst : insts_) {\\n    inst->unlock();\\n  }\\n}\\n\\n////////////////////////////////////////////////////////\\n// PlacerBase\\n\\nPlacerBase::PlacerBase()\\n    : db_(nullptr),\\n      log_(nullptr),\\n      siteSizeX_(0),\\n      siteSizeY_(0),\\n      placeInstsArea_(0),\\n      nonPlaceInstsArea_(0),\\n      macroInstsArea_(0),\\n      stdInstsArea_(0),\\n      pbCommon_(nullptr),\\n      group_(nullptr)\\n{\\n}\\n\\nPlacerBase::PlacerBase(odb::dbDatabase* db,\\n                       std::shared_ptr<PlacerBaseCommon> pbCommon,\\n                       utl::Logger* log,\\n                       odb::dbGroup* group)\\n    : PlacerBase()\\n{\\n  db_ = db;\\n  log_ = log;\\n  pbCommon_ = std::move(pbCommon);\\n  group_ = group;\\n  init();\\n}\\n\\nPlacerBase::~PlacerBase()\\n{\\n  reset();\\n}\\n\\nvoid PlacerBase::init()\\n{\\n  slog_ = log_;\\n\\n  die_ = pbCommon_->die();\\n\\n  // siteSize update\\n  siteSizeX_ = pbCommon_->siteSizeX();\\n  siteSizeY_ = pbCommon_->siteSizeY();\\n\\n  for (auto& inst : pbCommon_->insts()) {\\n    if (!inst->isInstance()) {\\n      continue;\\n    }\\n\\n    if (inst->dbInst() && inst->dbInst()->getGroup() != group_) {\\n      continue;\\n    }\\n\\n    if (inst->isFixed()) {\\n      // Check whether fixed instance is\\n      // within the corearea\\n      //\\n      // outside of corearea is none of RePlAce's business\\n      if (isCoreAreaOverlap(die_, *inst)) {\\n        fixedInsts_.push_back(inst);\\n        nonPlaceInsts_.push_back(inst);\\n        nonPlaceInstsArea_ += getOverlapWithCoreArea(die_, *inst);\\n      }\\n    } else {\\n      placeInsts_.push_back(inst);\\n      int64_t instArea = inst->area();\\n      placeInstsArea_ += instArea;\\n      // macro cells should be\\n      // macroInstsArea_\\n      if (inst->dy() > siteSizeY_ * 6) {\\n        macroInstsArea_ += instArea;\\n      }\\n      // smaller or equal height cells should be\\n      // stdInstArea_\\n      else {\\n        stdInstsArea_ += instArea;\\n      }\\n    }\\n\\n    insts_.push_back(inst);\\n  }\\n\\n  // insts fill with fake instances (fragmented row or blockage)\\n  initInstsForUnusableSites();\\n\\n  // handle newly added dummy instances\\n  for (auto& inst : instStor_) {\\n    if (inst.isDummy()) {\\n      dummyInsts_.push_back(&inst);\\n      nonPlaceInsts_.push_back(&inst);\\n      nonPlaceInstsArea_ += inst.area();\\n    }\\n    insts_.push_back(&inst);\\n  }\\n\\n  printInfo();\\n}\", metadata={'source': 'src/gpl/src/placerBase.cpp', 'file_path': 'src/gpl/src/placerBase.cpp', 'file_name': 'placerBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='printInfo();\\n}\\n\\n// Use dummy instance to fill unusable sites.  Sites are unusable\\n// due to fragmented rows or placement blockages.\\nvoid PlacerBase::initInstsForUnusableSites()\\n{\\n  dbSet<dbRow> rows = db_->getChip()->getBlock()->getRows();\\n  dbSet<dbPowerDomain> pds = db_->getChip()->getBlock()->getPowerDomains();\\n\\n  int64_t siteCountX = (die_.coreUx() - die_.coreLx()) / siteSizeX_;\\n  int64_t siteCountY = (die_.coreUy() - die_.coreLy()) / siteSizeY_;\\n\\n  enum PlaceInfo\\n  {\\n    Empty,\\n    Row,\\n    FixedInst\\n  };\\n\\n  //\\n  // Initialize siteGrid as empty\\n  //\\n  std::vector<PlaceInfo> siteGrid(siteCountX * siteCountY, PlaceInfo::Empty);\\n\\n  // check if this belongs to a group\\n  // if there is a group, only mark the sites that belong to the group as Row\\n  // if there is no group, then mark all as Row, and then for each power domain,\\n  // mark the sites that belong to the power domain as Empty\\n\\n  if (group_ != nullptr) {\\n    for (auto boundary : group_->getRegion()->getBoundaries()) {\\n      Rect rect = boundary->getBox();\\n\\n      std::pair<int, int> pairX = getMinMaxIdx(\\n          rect.xMin(), rect.xMax(), die_.coreLx(), siteSizeX_, 0, siteCountX);\\n\\n      std::pair<int, int> pairY = getMinMaxIdx(\\n          rect.yMin(), rect.yMax(), die_.coreLy(), siteSizeY_, 0, siteCountY);\\n\\n      for (int i = pairX.first; i < pairX.second; i++) {\\n        for (int j = pairY.first; j < pairY.second; j++) {\\n          siteGrid[j * siteCountX + i] = Row;\\n        }\\n      }\\n    }\\n  } else {\\n    // fill in rows\\' bbox\\n    for (dbRow* row : rows) {\\n      Rect rect = row->getBBox();\\n\\n      std::pair<int, int> pairX = getMinMaxIdx(\\n          rect.xMin(), rect.xMax(), die_.coreLx(), siteSizeX_, 0, siteCountX);\\n\\n      std::pair<int, int> pairY = getMinMaxIdx(\\n          rect.yMin(), rect.yMax(), die_.coreLy(), siteSizeY_, 0, siteCountY);\\n\\n      for (int i = pairX.first; i < pairX.second; i++) {\\n        for (int j = pairY.first; j < pairY.second; j++) {\\n          siteGrid[j * siteCountX + i] = Row;\\n        }\\n      }\\n    }\\n  }\\n\\n  // Mark blockage areas as empty so that their sites will be blocked.\\n  for (dbBlockage* blockage : db_->getChip()->getBlock()->getBlockages()) {\\n    dbInst* inst = blockage->getInstance();\\n    if (inst && !inst->isFixed()) {\\n      string msg\\n          = \"Blockages associated with moveable instances \"\\n            \" are unsupported and ignored [inst: \"\\n            + inst->getName() + \"]\\\\n\";\\n      slog_->error(GPL, 3, msg);\\n      continue;\\n    }\\n    dbBox* bbox = blockage->getBBox();\\n    std::pair<int, int> pairX = getMinMaxIdx(\\n        bbox->xMin(), bbox->xMax(), die_.coreLx(), siteSizeX_, 0, siteCountX);\\n\\n    std::pair<int, int> pairY = getMinMaxIdx(\\n        bbox->yMin(), bbox->yMax(), die_.coreLy(), siteSizeY_, 0, siteCountY);\\n\\n    float filler_density = (100 - blockage->getMaxDensity()) / 100;\\n    int cells = 0;\\n    int filled = 0;\\n\\n    for (int j = pairY.first; j < pairY.second; j++) {\\n      for (int i = pairX.first; i < pairX.second; i++) {\\n        if (cells == 0 || filled / (float) cells <= filler_density) {\\n          siteGrid[j * siteCountX + i] = Empty;\\n          ++filled;\\n        }\\n        ++cells;\\n      }\\n    }\\n  }\\n\\n  // fill fixed instances\\' bbox\\n  for (auto& inst : pbCommon_->insts()) {\\n    if (!inst->isFixed()) {\\n      continue;\\n    }\\n    std::pair<int, int> pairX = getMinMaxIdx(\\n        inst->lx(), inst->ux(), die_.coreLx(), siteSizeX_, 0, siteCountX);\\n    std::pair<int, int> pairY = getMinMaxIdx(\\n        inst->ly(), inst->uy(), die_.coreLy(), siteSizeY_, 0, siteCountY);\\n\\n    for (int i = pairX.first; i < pairX.second; i++) {\\n      for (int j = pairY.first; j < pairY.second; j++) {\\n        siteGrid[j * siteCountX + i] = FixedInst;\\n      }\\n    }\\n  }', metadata={'source': 'src/gpl/src/placerBase.cpp', 'file_path': 'src/gpl/src/placerBase.cpp', 'file_name': 'placerBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='for (int i = pairX.first; i < pairX.second; i++) {\\n      for (int j = pairY.first; j < pairY.second; j++) {\\n        siteGrid[j * siteCountX + i] = FixedInst;\\n      }\\n    }\\n  }\\n\\n  // In the case of top level power domain i.e no group,\\n  // mark all other power domains as empty\\n  if (group_ == nullptr) {\\n    for (dbPowerDomain* pd : pds) {\\n      if (pd->getGroup() != nullptr) {\\n        for (auto boundary : pd->getGroup()->getRegion()->getBoundaries()) {\\n          Rect rect = boundary->getBox();\\n\\n          std::pair<int, int> pairX = getMinMaxIdx(rect.xMin(),\\n                                                   rect.xMax(),\\n                                                   die_.coreLx(),\\n                                                   siteSizeX_,\\n                                                   0,\\n                                                   siteCountX);\\n\\n          std::pair<int, int> pairY = getMinMaxIdx(rect.yMin(),\\n                                                   rect.yMax(),\\n                                                   die_.coreLy(),\\n                                                   siteSizeY_,\\n                                                   0,\\n                                                   siteCountY);\\n\\n          for (int i = pairX.first; i < pairX.second; i++) {\\n            for (int j = pairY.first; j < pairY.second; j++) {\\n              siteGrid[j * siteCountX + i] = Empty;\\n            }\\n          }\\n        }\\n      }\\n    }\\n  }\\n\\n  //\\n  // Search the \"Empty\" coordinates on site-grid\\n  // --> These sites need to be dummyInstance\\n  //\\n  for (int j = 0; j < siteCountY; j++) {\\n    for (int i = 0; i < siteCountX; i++) {\\n      // if empty spot found\\n      if (siteGrid[j * siteCountX + i] == Empty) {\\n        int startX = i;\\n        // find end points\\n        while (i < siteCountX && siteGrid[j * siteCountX + i] == Empty) {\\n          i++;\\n        }\\n        int endX = i;\\n        Instance myInst(die_.coreLx() + siteSizeX_ * startX,\\n                        die_.coreLy() + siteSizeY_ * j,\\n                        die_.coreLx() + siteSizeX_ * endX,\\n                        die_.coreLy() + siteSizeY_ * (j + 1));\\n        instStor_.push_back(myInst);\\n      }\\n    }\\n  }\\n}\\n\\nvoid PlacerBase::reset()\\n{\\n  db_ = nullptr;\\n  instStor_.clear();\\n  insts_.clear();\\n  placeInsts_.clear();\\n  fixedInsts_.clear();\\n  nonPlaceInsts_.clear();\\n}\\n\\nvoid PlacerBase::printInfo() const\\n{\\n  log_->info(GPL,\\n             6,\\n             \"NumInstances: {}\",\\n             placeInsts_.size() + fixedInsts_.size() + dummyInsts_.size());\\n  log_->info(GPL, 7, \"NumPlaceInstances: {}\", placeInsts_.size());\\n  log_->info(GPL, 8, \"NumFixedInstances: {}\", fixedInsts_.size());\\n  log_->info(GPL, 9, \"NumDummyInstances: {}\", dummyInsts_.size());\\n  log_->info(GPL, 10, \"NumNets: {}\", pbCommon_->nets().size());\\n  log_->info(GPL, 11, \"NumPins: {}\", pbCommon_->pins().size());\\n\\n  log_->info(GPL, 12, \"DieAreaLxLy: {} {}\", die_.dieLx(), die_.dieLy());\\n  log_->info(GPL, 13, \"DieAreaUxUy: {} {}\", die_.dieUx(), die_.dieUy());\\n  log_->info(GPL, 14, \"CoreAreaLxLy: {} {}\", die_.coreLx(), die_.coreLy());\\n  log_->info(GPL, 15, \"CoreAreaUxUy: {} {}\", die_.coreUx(), die_.coreUy());\\n\\n  const int64_t coreArea = die_.coreArea();\\n  float util = static_cast<float>(placeInstsArea_)\\n               / (coreArea - nonPlaceInstsArea_) * 100;\\n\\n  log_->info(GPL, 16, \"CoreArea: {}\", coreArea);\\n  log_->info(GPL, 17, \"NonPlaceInstsArea: {}\", nonPlaceInstsArea_);\\n\\n  log_->info(GPL, 18, \"PlaceInstsArea: {}\", placeInstsArea_);\\n  log_->info(GPL, 19, \"Util(%): {:.2f}\", util);\\n\\n  log_->info(GPL, 20, \"StdInstsArea: {}\", stdInstsArea_);\\n  log_->info(GPL, 21, \"MacroInstsArea: {}\", macroInstsArea_);\\n\\n  if (util >= 100.1) {\\n    log_->error(GPL, 301, \"Utilization exceeds 100%.\");\\n  }\\n}\\n\\nvoid PlacerBase::unlockAll()\\n{\\n  for (auto inst : insts_) {\\n    inst->unlock();\\n  }\\n}\\n\\nint64_t PlacerBase::macroInstsArea() const\\n{\\n  return macroInstsArea_;\\n}', metadata={'source': 'src/gpl/src/placerBase.cpp', 'file_path': 'src/gpl/src/placerBase.cpp', 'file_name': 'placerBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void PlacerBase::unlockAll()\\n{\\n  for (auto inst : insts_) {\\n    inst->unlock();\\n  }\\n}\\n\\nint64_t PlacerBase::macroInstsArea() const\\n{\\n  return macroInstsArea_;\\n}\\n\\n// https://stackoverflow.com/questions/33333363/built-in-mod-vs-custom-mod-function-improve-the-performance-of-modulus-op\\nstatic int fastModulo(const int input, const int ceil)\\n{\\n  return input >= ceil ? input % ceil : input;\\n}\\n\\nstatic std::pair<int, int> getMinMaxIdx(int ll,\\n                                        int uu,\\n                                        int coreLL,\\n                                        int siteSize,\\n                                        int minIdx,\\n                                        int maxIdx)\\n{\\n  int lowerIdx = (ll - coreLL) / siteSize;\\n  int upperIdx = (fastModulo((uu - coreLL), siteSize) == 0)\\n                     ? (uu - coreLL) / siteSize\\n                     : (uu - coreLL) / siteSize + 1;\\n  return std::make_pair(std::max(minIdx, lowerIdx), std::min(maxIdx, upperIdx));\\n}\\n\\nstatic bool isCoreAreaOverlap(Die& die, Instance& inst)\\n{\\n  int rectLx = max(die.coreLx(), inst.lx()),\\n      rectLy = max(die.coreLy(), inst.ly()),\\n      rectUx = min(die.coreUx(), inst.ux()),\\n      rectUy = min(die.coreUy(), inst.uy());\\n  return !(rectLx >= rectUx || rectLy >= rectUy);\\n}\\n\\nstatic int64_t getOverlapWithCoreArea(Die& die, Instance& inst)\\n{\\n  int rectLx = max(die.coreLx(), inst.lx()),\\n      rectLy = max(die.coreLy(), inst.ly()),\\n      rectUx = min(die.coreUx(), inst.ux()),\\n      rectUy = min(die.coreUy(), inst.uy());\\n  return static_cast<int64_t>(rectUx - rectLx)\\n         * static_cast<int64_t>(rectUy - rectLy);\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/placerBase.cpp', 'file_path': 'src/gpl/src/placerBase.cpp', 'file_name': 'placerBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <memory>\\n#include <unordered_map>\\n#include <vector>\\n\\nnamespace odb {\\nclass dbDatabase;\\n\\nclass dbInst;\\nclass dbITerm;\\nclass dbBTerm;\\nclass dbNet;\\nclass dbGroup;\\n\\nclass dbPlacementStatus;\\nclass dbSigType;\\n\\nclass dbBox;\\n\\nclass Rect;\\nclass Point;\\n\\n}  // namespace odb\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace gpl {\\n\\nclass Pin;\\nclass Net;\\nclass GCell;\\n\\nclass Instance\\n{\\n public:\\n  Instance();\\n  Instance(odb::dbInst* inst,\\n           int padLeft,\\n           int padRight,\\n           int site_height,\\n           utl::Logger* logger);\\n  Instance(int lx, int ly, int ux, int uy);  // dummy instance\\n  ~Instance();\\n\\n  odb::dbInst* dbInst() const { return inst_; }\\n\\n  // a cell that no need to be moved.\\n  bool isFixed() const;\\n\\n  // a instance that need to be moved.\\n  bool isInstance() const;\\n\\n  bool isPlaceInstance() const;\\n\\n  bool isMacro() const;\\n\\n  // A placeable instance may be fixed during part of incremental placement.\\n  // It remains in the set of placeable objects though so as to simplify\\n  // the unlocking process.\\n  bool isLocked() const;\\n  void lock();\\n  void unlock();\\n\\n  // Dummy is virtual instance to fill in\\n  // unusable sites.  It will have inst_ as nullptr\\n  bool isDummy() const;\\n\\n  void setLocation(int x, int y);\\n  void setCenterLocation(int x, int y);\\n\\n  void dbSetPlaced();\\n  void dbSetPlacementStatus(odb::dbPlacementStatus ps);\\n  void dbSetLocation();\\n  void dbSetLocation(int x, int y);\\n  void dbSetCenterLocation(int x, int y);\\n\\n  int lx() const;\\n  int ly() const;\\n  int ux() const;\\n  int uy() const;\\n  int cx() const;\\n  int cy() const;\\n  int dx() const;\\n  int dy() const;\\n  int64_t area() const;\\n\\n  void setExtId(int extId);\\n  int extId() const { return extId_; }\\n\\n  void addPin(Pin* pin);\\n  const std::vector<Pin*>& pins() const { return pins_; }\\n  void snapOutward(const odb::Point& origin, int step_x, int step_y);\\n\\n private:\\n  odb::dbInst* inst_;\\n  std::vector<Pin*> pins_;\\n  int lx_;\\n  int ly_;\\n  int ux_;\\n  int uy_;\\n  int extId_;\\n  bool is_macro_;\\n  bool is_locked_;\\n};\\n\\nclass Pin\\n{\\n public:\\n  Pin();\\n  Pin(odb::dbITerm* iTerm);\\n  Pin(odb::dbBTerm* bTerm);\\n  ~Pin();\\n\\n  odb::dbITerm* dbITerm() const;\\n  odb::dbBTerm* dbBTerm() const;', metadata={'source': 'src/gpl/src/placerBase.h', 'file_path': 'src/gpl/src/placerBase.h', 'file_name': 'placerBase.h', 'file_type': '.h'}),\n",
       " Document(page_content=\"class Pin\\n{\\n public:\\n  Pin();\\n  Pin(odb::dbITerm* iTerm);\\n  Pin(odb::dbBTerm* bTerm);\\n  ~Pin();\\n\\n  odb::dbITerm* dbITerm() const;\\n  odb::dbBTerm* dbBTerm() const;\\n\\n  bool isITerm() const;\\n  bool isBTerm() const;\\n  bool isMinPinX() const;\\n  bool isMaxPinX() const;\\n  bool isMinPinY() const;\\n  bool isMaxPinY() const;\\n\\n  void setITerm();\\n  void setBTerm();\\n  void setMinPinX();\\n  void setMinPinY();\\n  void setMaxPinX();\\n  void setMaxPinY();\\n  void unsetMinPinX();\\n  void unsetMinPinY();\\n  void unsetMaxPinX();\\n  void unsetMaxPinY();\\n\\n  int cx() const;\\n  int cy() const;\\n\\n  int offsetCx() const;\\n  int offsetCy() const;\\n\\n  void updateLocation(const Instance* inst);\\n\\n  void setInstance(Instance* inst);\\n  void setNet(Net* net);\\n\\n  bool isPlaceInstConnected() const;\\n\\n  Instance* instance() const { return inst_; }\\n  Net* net() const { return net_; }\\n  std::string name() const;\\n\\n private:\\n  void* term_;\\n  Instance* inst_;\\n  Net* net_;\\n\\n  // pin center coordinate is enough\\n  // Pins' placed location.\\n  int cx_;\\n  int cy_;\\n\\n  // offset coordinates inside instance.\\n  // origin point is center point of instance.\\n  // (e.g. (DX/2,DY/2) )\\n  // This will increase efficiency for bloating\\n  int offsetCx_;\\n  int offsetCy_;\\n\\n  unsigned char iTermField_ : 1;\\n  unsigned char bTermField_ : 1;\\n  unsigned char minPinXField_ : 1;\\n  unsigned char minPinYField_ : 1;\\n  unsigned char maxPinXField_ : 1;\\n  unsigned char maxPinYField_ : 1;\\n\\n  void updateCoordi(odb::dbITerm* iTerm);\\n  void updateCoordi(odb::dbBTerm* bTerm);\\n};\\n\\nclass Net\\n{\\n public:\\n  Net();\\n  Net(odb::dbNet* net, bool skipIoMode);\\n  ~Net();\\n\\n  int lx() const;\\n  int ly() const;\\n  int ux() const;\\n  int uy() const;\\n  int cx() const;\\n  int cy() const;\\n\\n  // HPWL: half-parameter-wire-length\\n  int64_t hpwl() const;\\n\\n  void updateBox(bool skipIoMode = false);\\n\\n  const std::vector<Pin*>& pins() const { return pins_; }\\n\\n  odb::dbNet* dbNet() const { return net_; }\\n  odb::dbSigType getSigType() const;\\n\\n  void addPin(Pin* pin);\\n\\n private:\\n  odb::dbNet* net_;\\n  std::vector<Pin*> pins_;\\n  int lx_;\\n  int ly_;\\n  int ux_;\\n  int uy_;\\n};\\n\\nclass Die\\n{\\n public:\\n  Die();\\n  Die(const odb::Rect& dieBox, const odb::Rect& coreRect);\\n  ~Die();\\n\\n  void setDieBox(const odb::Rect& dieBox);\\n  void setCoreBox(const odb::Rect& coreBox);\\n\\n  int dieLx() const { return dieLx_; }\\n  int dieLy() const { return dieLy_; }\\n  int dieUx() const { return dieUx_; }\\n  int dieUy() const { return dieUy_; }\\n\\n  int coreLx() const { return coreLx_; }\\n  int coreLy() const { return coreLy_; }\\n  int coreUx() const { return coreUx_; }\\n  int coreUy() const { return coreUy_; }\\n\\n  int dieCx() const;\\n  int dieCy() const;\\n  int dieDx() const;\\n  int dieDy() const;\\n  int coreCx() const;\\n  int coreCy() const;\\n  int coreDx() const;\\n  int coreDy() const;\\n\\n  int64_t dieArea() const;\\n  int64_t coreArea() const;\\n\\n private:\\n  int dieLx_;\\n  int dieLy_;\\n  int dieUx_;\\n  int dieUy_;\\n  int coreLx_;\\n  int coreLy_;\\n  int coreUx_;\\n  int coreUy_;\\n};\\n\\nclass PlacerBaseVars\\n{\\n public:\\n  int padLeft;\\n  int padRight;\\n  bool skipIoMode;\\n\\n  PlacerBaseVars();\\n  void reset();\\n};\\n\\n// Class includes everything from PlacerBase that is not region specific\\nclass PlacerBaseCommon\\n{\\n public:\\n  PlacerBaseCommon();\\n  // temp padLeft/Right before OpenDB supporting...\\n  PlacerBaseCommon(odb::dbDatabase* db,\\n                   PlacerBaseVars pbVars,\\n                   utl::Logger* log);\\n  ~PlacerBaseCommon();\\n\\n  const std::vector<Instance*>& placeInsts() const { return placeInsts_; }\\n  const std::vector<Instance*>& insts() const { return insts_; }\\n  const std::vector<Pin*>& pins() const { return pins_; }\\n  const std::vector<Net*>& nets() const { return nets_; }\\n\\n  Die& die() { return die_; }\\n\\n  // Pb : PlacerBase\\n  Instance* dbToPb(odb::dbInst* inst) const;\\n  Pin* dbToPb(odb::dbITerm* term) const;\\n  Pin* dbToPb(odb::dbBTerm* term) const;\\n  Net* dbToPb(odb::dbNet* net) const;\\n\\n  int siteSizeX() const { return siteSizeX_; }\\n  int siteSizeY() const { return siteSizeY_; }\", metadata={'source': 'src/gpl/src/placerBase.h', 'file_path': 'src/gpl/src/placerBase.h', 'file_name': 'placerBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='int siteSizeX() const { return siteSizeX_; }\\n  int siteSizeY() const { return siteSizeY_; }\\n\\n  int padLeft() const { return pbVars_.padLeft; }\\n  int padRight() const { return pbVars_.padRight; }\\n\\n  int64_t hpwl() const;\\n  void printInfo() const;\\n\\n  int64_t macroInstsArea() const { return macroInstsArea_; }\\n\\n  odb::dbDatabase* db() const { return db_; }\\n\\n  void unlockAll();\\n\\n private:\\n  odb::dbDatabase* db_;\\n  utl::Logger* log_;\\n\\n  PlacerBaseVars pbVars_;\\n\\n  Die die_;\\n\\n  std::vector<Instance> instStor_;\\n  std::vector<Pin> pinStor_;\\n  std::vector<Net> netStor_;\\n\\n  std::vector<Instance*> insts_;\\n  std::vector<Pin*> pins_;\\n  std::vector<Net*> nets_;\\n\\n  std::vector<Instance*> placeInsts_;\\n\\n  std::unordered_map<odb::dbInst*, Instance*> instMap_;\\n  std::unordered_map<void*, Pin*> pinMap_;\\n  std::unordered_map<odb::dbNet*, Net*> netMap_;\\n\\n  int siteSizeX_;\\n  int siteSizeY_;\\n\\n  int64_t macroInstsArea_;\\n\\n  void init();\\n  void reset();\\n};\\n\\nclass PlacerBase\\n{\\n public:\\n  PlacerBase();\\n  // temp padLeft/Right before OpenDB supporting...\\n  PlacerBase(odb::dbDatabase* db,\\n             std::shared_ptr<PlacerBaseCommon> pbCommon,\\n             utl::Logger* log,\\n             odb::dbGroup* group = nullptr);\\n  ~PlacerBase();\\n\\n  const std::vector<Instance*>& insts() const { return insts_; }\\n\\n  //\\n  // placeInsts : a real instance that need to be placed\\n  // fixedInsts : a real instance that is fixed (e.g. macros, tapcells)\\n  // dummyInsts : a fake instance that is for unusable site handling\\n  //\\n  // nonPlaceInsts : fixedInsts + dummyInsts to enable fast-iterate on Bin-init\\n  //\\n  const std::vector<Instance*>& placeInsts() const { return placeInsts_; }\\n  const std::vector<Instance*>& fixedInsts() const { return fixedInsts_; }\\n  const std::vector<Instance*>& dummyInsts() const { return dummyInsts_; }\\n  const std::vector<Instance*>& nonPlaceInsts() const { return nonPlaceInsts_; }\\n\\n  Die& die() { return die_; }\\n\\n  int siteSizeX() const { return siteSizeX_; }\\n  int siteSizeY() const { return siteSizeY_; }\\n\\n  int64_t hpwl() const;\\n  void printInfo() const;\\n\\n  int64_t placeInstsArea() const { return placeInstsArea_; }\\n  int64_t nonPlaceInstsArea() const { return nonPlaceInstsArea_; }\\n  int64_t macroInstsArea() const;\\n  int64_t stdInstsArea() const { return stdInstsArea_; }\\n\\n  odb::dbDatabase* db() const { return db_; }\\n  odb::dbGroup* group() const { return group_; }\\n\\n  void unlockAll();\\n\\n private:\\n  odb::dbDatabase* db_;\\n  utl::Logger* log_;\\n\\n  Die die_;\\n\\n  std::vector<Instance> instStor_;\\n\\n  std::vector<Instance*> insts_;\\n\\n  std::vector<Instance*> placeInsts_;\\n  std::vector<Instance*> fixedInsts_;\\n  std::vector<Instance*> dummyInsts_;\\n  std::vector<Instance*> nonPlaceInsts_;\\n\\n  int siteSizeX_;\\n  int siteSizeY_;\\n\\n  int64_t placeInstsArea_;\\n  int64_t nonPlaceInstsArea_;\\n\\n  // macroInstsArea_ + stdInstsArea_ = placeInstsArea_;\\n  // macroInstsArea_ should be separated\\n  // because of target_density tuning\\n  int64_t macroInstsArea_;\\n  int64_t stdInstsArea_;\\n\\n  std::shared_ptr<PlacerBaseCommon> pbCommon_;\\n  odb::dbGroup* group_;\\n\\n  void init();\\n  void initInstsForUnusableSites();\\n\\n  void reset();\\n};\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/placerBase.h', 'file_path': 'src/gpl/src/placerBase.h', 'file_name': 'placerBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"point.h\"\\n\\nnamespace gpl {\\n\\nFloatPoint::FloatPoint() : x(0), y(0)\\n{\\n}\\nFloatPoint::FloatPoint(float inputX, float inputY)\\n{\\n  x = inputX;\\n  y = inputY;\\n}\\n\\nIntPoint::IntPoint() : x(0), y(0)\\n{\\n}\\nIntPoint::IntPoint(int inputX, int inputY)\\n{\\n  x = inputX;\\n  y = inputY;\\n}\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/point.cpp', 'file_path': 'src/gpl/src/point.cpp', 'file_name': 'point.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\nnamespace gpl {\\n\\nclass FloatPoint\\n{\\n public:\\n  float x;\\n  float y;\\n  FloatPoint();\\n  FloatPoint(float x, float y);\\n};\\n\\nclass IntPoint\\n{\\n public:\\n  int x;\\n  int y;\\n  IntPoint();\\n  IntPoint(int x, int y);\\n};\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/point.h', 'file_path': 'src/gpl/src/point.h', 'file_name': 'point.h', 'file_type': '.h'}),\n",
       " Document(page_content='%{\\n#include \"ord/OpenRoad.hh\"\\n#include \"gpl/Replace.h\"\\n#include \"odb/db.h\"\\n\\nnamespace ord {\\nOpenRoad*\\ngetOpenRoad();\\n\\ngpl::Replace*\\ngetReplace();\\n\\n}\\n\\nusing ord::getOpenRoad;\\nusing ord::getReplace;\\nusing gpl::Replace;\\n\\n%}\\n\\n%include \"../../Exception-py.i\"\\n%include \"gpl/Replace.h\"', metadata={'source': 'src/gpl/src/replace-py.i', 'file_path': 'src/gpl/src/replace-py.i', 'file_name': 'replace-py.i', 'file_type': '.i'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"gpl/Replace.h\"\\n\\n#include <iostream>\\n\\n#include \"initialPlace.h\"\\n#include \"mbff.h\"\\n#include \"nesterovBase.h\"\\n#include \"nesterovPlace.h\"\\n#include \"odb/db.h\"\\n#include \"placerBase.h\"\\n#include \"routeBase.h\"\\n#include \"rsz/Resizer.hh\"\\n#include \"timingBase.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace gpl {\\n\\nusing namespace std;\\nusing utl::GPL;\\n\\nReplace::Replace()\\n    : db_(nullptr),\\n      rs_(nullptr),\\n      fr_(nullptr),\\n      log_(nullptr),\\n      pbc_(nullptr),\\n      nbc_(nullptr),\\n      rb_(nullptr),\\n      tb_(nullptr),\\n      ip_(nullptr),\\n      np_(nullptr),\\n      initialPlaceMaxIter_(20),\\n      initialPlaceMinDiffLength_(1500),\\n      initialPlaceMaxSolverIter_(100),\\n      initialPlaceMaxFanout_(200),\\n      initialPlaceNetWeightScale_(800),\\n      forceCPU_(false),\\n      nesterovPlaceMaxIter_(5000),\\n      binGridCntX_(0),\\n      binGridCntY_(0),\\n      overflow_(0.1),\\n      density_(1.0),\\n      initDensityPenalityFactor_(0.00008),\\n      initWireLengthCoef_(0.25),\\n      minPhiCoef_(0.95),\\n      maxPhiCoef_(1.05),\\n      referenceHpwl_(446000000),\\n      routabilityCheckOverflow_(0.20),\\n      routabilityMaxDensity_(0.99),\\n      routabilityTargetRcMetric_(1.25),\\n      routabilityInflationRatioCoef_(2.5),\\n      routabilityMaxInflationRatio_(2.5),\\n      routabilityRcK1_(1.0),\\n      routabilityRcK2_(1.0),\\n      routabilityRcK3_(0.0),\\n      routabilityRcK4_(0.0),\\n      routabilityMaxBloatIter_(1),\\n      routabilityMaxInflationIter_(4),\\n      timingNetWeightMax_(1.9),\\n      timingDrivenMode_(true),\\n      routabilityDrivenMode_(true),\\n      uniformTargetDensityMode_(false),\\n      skipIoMode_(false),\\n      padLeft_(0),\\n      padRight_(0),\\n      gui_debug_(false),\\n      gui_debug_pause_iterations_(10),\\n      gui_debug_update_iterations_(10),\\n      gui_debug_draw_bins_(false),\\n      gui_debug_initial_(false),\\n      gui_debug_inst_(nullptr){};\\n\\nReplace::~Replace()\\n{\\n}\\n\\nvoid Replace::init(odb::dbDatabase* odb,\\n                   rsz::Resizer* resizer,\\n                   grt::GlobalRouter* router,\\n                   utl::Logger* logger)\\n{\\n  db_ = odb;\\n  rs_ = resizer;\\n  fr_ = router;\\n  log_ = logger;\\n}\\n\\nvoid Replace::reset()\\n{\\n  ip_.reset();\\n  np_.reset();\\n\\n  pbc_.reset();\\n  nbc_.reset();', metadata={'source': 'src/gpl/src/replace.cpp', 'file_path': 'src/gpl/src/replace.cpp', 'file_name': 'replace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Replace::reset()\\n{\\n  ip_.reset();\\n  np_.reset();\\n\\n  pbc_.reset();\\n  nbc_.reset();\\n\\n  pbVec_.clear();\\n  pbVec_.shrink_to_fit();\\n  nbVec_.clear();\\n  nbVec_.shrink_to_fit();\\n\\n  tb_.reset();\\n  rb_.reset();\\n\\n  initialPlaceMaxIter_ = 20;\\n  initialPlaceMinDiffLength_ = 1500;\\n  initialPlaceMaxSolverIter_ = 100;\\n  initialPlaceMaxFanout_ = 200;\\n  initialPlaceNetWeightScale_ = 800;\\n  forceCPU_ = false;\\n\\n  nesterovPlaceMaxIter_ = 5000;\\n  binGridCntX_ = binGridCntY_ = 0;\\n  overflow_ = 0.1;\\n  density_ = 1.0;\\n  initDensityPenalityFactor_ = 0.00008;\\n  initWireLengthCoef_ = 0.25;\\n  minPhiCoef_ = 0.95;\\n  maxPhiCoef_ = 1.05;\\n  referenceHpwl_ = 446000000;\\n\\n  routabilityCheckOverflow_ = 0.20;\\n  routabilityMaxDensity_ = 0.99;\\n  routabilityTargetRcMetric_ = 1.25;\\n  routabilityInflationRatioCoef_ = 2.5;\\n  routabilityMaxInflationRatio_ = 2.5;\\n  routabilityRcK1_ = routabilityRcK2_ = 1.0;\\n  routabilityRcK3_ = routabilityRcK4_ = 0.0;\\n  routabilityMaxBloatIter_ = 1;\\n  routabilityMaxInflationIter_ = 4;\\n\\n  timingDrivenMode_ = true;\\n  routabilityDrivenMode_ = true;\\n  uniformTargetDensityMode_ = false;\\n  skipIoMode_ = false;\\n\\n  padLeft_ = padRight_ = 0;\\n\\n  timingNetWeightOverflows_.clear();\\n  timingNetWeightOverflows_.shrink_to_fit();\\n  timingNetWeightMax_ = 1.9;\\n\\n  gui_debug_ = false;\\n  gui_debug_pause_iterations_ = 10;\\n  gui_debug_update_iterations_ = 10;\\n  gui_debug_draw_bins_ = false;\\n  gui_debug_initial_ = false;\\n}\\n\\nvoid Replace::doIncrementalPlace()\\n{\\n  if (pbc_ == nullptr) {\\n    PlacerBaseVars pbVars;\\n    pbVars.padLeft = padLeft_;\\n    pbVars.padRight = padRight_;\\n    pbVars.skipIoMode = skipIoMode_;\\n\\n    pbc_ = std::make_shared<PlacerBaseCommon>(db_, pbVars, log_);\\n\\n    pbVec_.push_back(std::make_shared<PlacerBase>(db_, pbc_, log_));\\n\\n    for (auto pd : db_->getChip()->getBlock()->getPowerDomains()) {\\n      if (pd->getGroup()) {\\n        pbVec_.push_back(\\n            std::make_shared<PlacerBase>(db_, pbc_, log_, pd->getGroup()));\\n      }\\n    }\\n\\n    total_placeable_insts_ = 0;\\n    for (const auto& pb : pbVec_) {\\n      total_placeable_insts_ += pb->placeInsts().size();\\n    }\\n  }\\n\\n  // Lock down already placed objects\\n  int locked_cnt = 0;\\n  int unplaced_cnt = 0;\\n  auto block = db_->getChip()->getBlock();\\n  for (auto inst : block->getInsts()) {\\n    auto status = inst->getPlacementStatus();\\n    if (status == odb::dbPlacementStatus::PLACED) {\\n      pbc_->dbToPb(inst)->lock();\\n      ++locked_cnt;\\n    } else if (!status.isPlaced()) {\\n      ++unplaced_cnt;\\n    }\\n  }\\n\\n  if (unplaced_cnt == 0) {\\n    // Everything was already placed so we do the old incremental mode\\n    // which just skips initial placement and runs nesterov.\\n    for (auto& pb : pbVec_) {\\n      pb->unlockAll();\\n    }\\n    // pbc_->unlockAll();\\n    doNesterovPlace();\\n    return;\\n  }\\n\\n  log_->info(GPL, 132, \"Locked {} instances\", locked_cnt);\\n\\n  // Roughly place the unplaced objects (allow more overflow).\\n  // Limit iterations to prevent objects drifting too far or\\n  // non-convergence.\\n  constexpr float rough_oveflow = 0.2f;\\n  float previous_overflow = overflow_;\\n  setTargetOverflow(std::max(rough_oveflow, overflow_));\\n  doInitialPlace();\\n\\n  int previous_max_iter = nesterovPlaceMaxIter_;\\n  initNesterovPlace();\\n  setNesterovPlaceMaxIter(300);\\n  int iter = doNesterovPlace();\\n  setNesterovPlaceMaxIter(previous_max_iter);\\n\\n  // Finish the overflow resolution from the rough placement\\n  log_->info(GPL, 133, \"Unlocked instances\");\\n  for (auto& pb : pbVec_) {\\n    pb->unlockAll();\\n  }\\n\\n  setTargetOverflow(previous_overflow);\\n  if (previous_overflow < rough_oveflow) {\\n    doNesterovPlace(iter + 1);\\n  }\\n}\\n\\nvoid Replace::doInitialPlace()\\n{\\n  if (pbc_ == nullptr) {\\n    PlacerBaseVars pbVars;\\n    pbVars.padLeft = padLeft_;\\n    pbVars.padRight = padRight_;\\n    pbVars.skipIoMode = skipIoMode_;\\n\\n    pbc_ = std::make_shared<PlacerBaseCommon>(db_, pbVars, log_);\\n\\n    pbVec_.push_back(std::make_shared<PlacerBase>(db_, pbc_, log_));', metadata={'source': 'src/gpl/src/replace.cpp', 'file_path': 'src/gpl/src/replace.cpp', 'file_name': 'replace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='pbc_ = std::make_shared<PlacerBaseCommon>(db_, pbVars, log_);\\n\\n    pbVec_.push_back(std::make_shared<PlacerBase>(db_, pbc_, log_));\\n\\n    for (auto pd : db_->getChip()->getBlock()->getPowerDomains()) {\\n      if (pd->getGroup()) {\\n        pbVec_.push_back(\\n            std::make_shared<PlacerBase>(db_, pbc_, log_, pd->getGroup()));\\n      }\\n    }\\n\\n    total_placeable_insts_ = 0;\\n    for (const auto& pb : pbVec_) {\\n      total_placeable_insts_ += pb->placeInsts().size();\\n    }\\n  }\\n\\n  InitialPlaceVars ipVars;\\n  ipVars.maxIter = initialPlaceMaxIter_;\\n  ipVars.minDiffLength = initialPlaceMinDiffLength_;\\n  ipVars.maxSolverIter = initialPlaceMaxSolverIter_;\\n  ipVars.maxFanout = initialPlaceMaxFanout_;\\n  ipVars.netWeightScale = initialPlaceNetWeightScale_;\\n  ipVars.debug = gui_debug_initial_;\\n  ipVars.forceCPU = forceCPU_;\\n\\n  std::unique_ptr<InitialPlace> ip(\\n      new InitialPlace(ipVars, pbc_, pbVec_, log_));\\n  ip_ = std::move(ip);\\n  ip_->doBicgstabPlace();\\n}\\n\\nvoid Replace::runMBFF(int max_sz, float alpha, float beta, int threads)\\n{\\n  int num_flops = 0;\\n  int num_paths = 0;\\n  vector<odb::Point> points;\\n  vector<Path> paths;\\n\\n  auto block = db_->getChip()->getBlock();\\n  for (const auto& inst : block->getInsts()) {\\n    if (inst->getMaster()->isSequential()) {\\n      int x_i, y_i;\\n      inst->getOrigin(x_i, y_i);\\n      odb::Point pt(x_i, y_i);\\n      points.push_back(pt);\\n      num_flops++;\\n    }\\n  }\\n\\n  MBFF pntset(num_flops, num_paths, points, paths, threads, 4, 10, log_);\\n  pntset.Run((max_sz == -1 ? num_flops : max_sz), alpha, beta);\\n}\\n\\nbool Replace::initNesterovPlace()\\n{\\n  if (!pbc_) {\\n    PlacerBaseVars pbVars;\\n    pbVars.padLeft = padLeft_;\\n    pbVars.padRight = padRight_;\\n    pbVars.skipIoMode = skipIoMode_;\\n\\n    pbc_ = std::make_shared<PlacerBaseCommon>(db_, pbVars, log_);\\n\\n    pbVec_.push_back(std::make_shared<PlacerBase>(db_, pbc_, log_));\\n\\n    for (auto pd : db_->getChip()->getBlock()->getPowerDomains()) {\\n      if (pd->getGroup()) {\\n        pbVec_.push_back(\\n            std::make_shared<PlacerBase>(db_, pbc_, log_, pd->getGroup()));\\n      }\\n    }\\n\\n    total_placeable_insts_ = 0;\\n    for (const auto& pb : pbVec_) {\\n      total_placeable_insts_ += pb->placeInsts().size();\\n    }\\n  }\\n\\n  if (total_placeable_insts_ == 0) {\\n    log_->warn(GPL, 136, \"No placeable instances - skipping placement.\");\\n    return false;\\n  }\\n\\n  if (!nbc_) {\\n    NesterovBaseVars nbVars;\\n    nbVars.targetDensity = density_;\\n\\n    if (binGridCntX_ != 0 && binGridCntY_ != 0) {\\n      nbVars.isSetBinCnt = 1;\\n      nbVars.binCntX = binGridCntX_;\\n      nbVars.binCntY = binGridCntY_;\\n    }\\n\\n    nbVars.useUniformTargetDensity = uniformTargetDensityMode_;\\n\\n    nbc_ = std::make_shared<NesterovBaseCommon>(nbVars, pbc_, log_);\\n\\n    for (const auto& pb : pbVec_) {\\n      nbVec_.push_back(std::make_shared<NesterovBase>(nbVars, pb, nbc_, log_));\\n    }\\n  }\\n\\n  if (!rb_) {\\n    RouteBaseVars rbVars;\\n    rbVars.maxDensity = routabilityMaxDensity_;\\n    rbVars.maxBloatIter = routabilityMaxBloatIter_;\\n    rbVars.maxInflationIter = routabilityMaxInflationIter_;\\n    rbVars.targetRC = routabilityTargetRcMetric_;\\n    rbVars.inflationRatioCoef = routabilityInflationRatioCoef_;\\n    rbVars.maxInflationRatio = routabilityMaxInflationRatio_;\\n    rbVars.rcK1 = routabilityRcK1_;\\n    rbVars.rcK2 = routabilityRcK2_;\\n    rbVars.rcK3 = routabilityRcK3_;\\n    rbVars.rcK4 = routabilityRcK4_;\\n\\n    rb_ = std::make_shared<RouteBase>(rbVars, db_, fr_, nbc_, nbVec_, log_);\\n  }\\n\\n  if (!tb_) {\\n    tb_ = std::make_shared<TimingBase>(nbc_, rs_, log_);\\n    tb_->setTimingNetWeightOverflows(timingNetWeightOverflows_);\\n    tb_->setTimingNetWeightMax(timingNetWeightMax_);\\n  }\\n\\n  if (!np_) {\\n    NesterovPlaceVars npVars;', metadata={'source': 'src/gpl/src/replace.cpp', 'file_path': 'src/gpl/src/replace.cpp', 'file_name': 'replace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='if (!np_) {\\n    NesterovPlaceVars npVars;\\n\\n    npVars.minPhiCoef = minPhiCoef_;\\n    npVars.maxPhiCoef = maxPhiCoef_;\\n    npVars.referenceHpwl = referenceHpwl_;\\n    npVars.routabilityCheckOverflow = routabilityCheckOverflow_;\\n    npVars.initDensityPenalty = initDensityPenalityFactor_;\\n    npVars.initWireLengthCoef = initWireLengthCoef_;\\n    npVars.targetOverflow = overflow_;\\n    npVars.maxNesterovIter = nesterovPlaceMaxIter_;\\n    npVars.timingDrivenMode = timingDrivenMode_;\\n    npVars.routabilityDrivenMode = routabilityDrivenMode_;\\n    npVars.debug = gui_debug_;\\n    npVars.debug_pause_iterations = gui_debug_pause_iterations_;\\n    npVars.debug_update_iterations = gui_debug_update_iterations_;\\n    npVars.debug_draw_bins = gui_debug_draw_bins_;\\n    npVars.debug_inst = gui_debug_inst_;\\n\\n    for (const auto& nb : nbVec_) {\\n      nb->setNpVars(&npVars);\\n    }\\n\\n    std::unique_ptr<NesterovPlace> np(\\n        new NesterovPlace(npVars, pbc_, nbc_, pbVec_, nbVec_, rb_, tb_, log_));\\n\\n    np_ = std::move(np);\\n  }\\n  return true;\\n}\\n\\nint Replace::doNesterovPlace(int start_iter)\\n{\\n  if (!initNesterovPlace()) {\\n    return 0;\\n  }\\n  if (timingDrivenMode_)\\n    rs_->resizeSlackPreamble();\\n  return np_->doNesterovPlace(start_iter);\\n}\\n\\nvoid Replace::setInitialPlaceMaxIter(int iter)\\n{\\n  initialPlaceMaxIter_ = iter;\\n}\\n\\nvoid Replace::setInitialPlaceMinDiffLength(int length)\\n{\\n  initialPlaceMinDiffLength_ = length;\\n}\\n\\nvoid Replace::setInitialPlaceMaxSolverIter(int iter)\\n{\\n  initialPlaceMaxSolverIter_ = iter;\\n}\\n\\nvoid Replace::setInitialPlaceMaxFanout(int fanout)\\n{\\n  initialPlaceMaxFanout_ = fanout;\\n}\\n\\nvoid Replace::setInitialPlaceNetWeightScale(float scale)\\n{\\n  initialPlaceNetWeightScale_ = scale;\\n}\\n\\nvoid Replace::setNesterovPlaceMaxIter(int iter)\\n{\\n  nesterovPlaceMaxIter_ = iter;\\n  if (np_) {\\n    np_->setMaxIters(iter);\\n  }\\n}\\n\\nvoid Replace::setBinGridCnt(int binGridCntX, int binGridCntY)\\n{\\n  binGridCntX_ = binGridCntX;\\n  binGridCntY_ = binGridCntY;\\n}\\n\\nvoid Replace::setTargetOverflow(float overflow)\\n{\\n  overflow_ = overflow;\\n  if (np_) {\\n    np_->setTargetOverflow(overflow);\\n  }\\n}\\n\\nvoid Replace::setTargetDensity(float density)\\n{\\n  density_ = density;\\n}\\n\\nvoid Replace::setUniformTargetDensityMode(bool mode)\\n{\\n  uniformTargetDensityMode_ = mode;\\n}\\n\\nfloat Replace::getUniformTargetDensity()\\n{\\n  // TODO: update to be compatible with multiple target densities\\n  initNesterovPlace();\\n  return nbVec_[0]->uniformTargetDensity();\\n}\\n\\nvoid Replace::setInitDensityPenalityFactor(float penaltyFactor)\\n{\\n  initDensityPenalityFactor_ = penaltyFactor;\\n}\\n\\nvoid Replace::setInitWireLengthCoef(float coef)\\n{\\n  initWireLengthCoef_ = coef;\\n}\\n\\nvoid Replace::setMinPhiCoef(float minPhiCoef)\\n{\\n  minPhiCoef_ = minPhiCoef;\\n}\\n\\nvoid Replace::setMaxPhiCoef(float maxPhiCoef)\\n{\\n  maxPhiCoef_ = maxPhiCoef;\\n}\\n\\nvoid Replace::setReferenceHpwl(float refHpwl)\\n{\\n  referenceHpwl_ = refHpwl;\\n}\\n\\nvoid Replace::setDebug(int pause_iterations,\\n                       int update_iterations,\\n                       bool draw_bins,\\n                       bool initial,\\n                       odb::dbInst* inst)\\n{\\n  gui_debug_ = true;\\n  gui_debug_pause_iterations_ = pause_iterations;\\n  gui_debug_update_iterations_ = update_iterations;\\n  gui_debug_draw_bins_ = draw_bins;\\n  gui_debug_initial_ = initial;\\n  gui_debug_inst_ = inst;\\n}\\n\\nvoid Replace::setSkipIoMode(bool mode)\\n{\\n  skipIoMode_ = mode;\\n}\\n\\nvoid Replace::setForceCPU(bool force_cpu)\\n{\\n  forceCPU_ = force_cpu;\\n}\\n\\nvoid Replace::setTimingDrivenMode(bool mode)\\n{\\n  timingDrivenMode_ = mode;\\n}\\n\\nvoid Replace::setRoutabilityDrivenMode(bool mode)\\n{\\n  routabilityDrivenMode_ = mode;\\n}\\n\\nvoid Replace::setRoutabilityCheckOverflow(float overflow)\\n{\\n  routabilityCheckOverflow_ = overflow;\\n}\\n\\nvoid Replace::setRoutabilityMaxDensity(float density)\\n{\\n  routabilityMaxDensity_ = density;\\n}\\n\\nvoid Replace::setRoutabilityMaxBloatIter(int iter)\\n{\\n  routabilityMaxBloatIter_ = iter;\\n}\\n\\nvoid Replace::setRoutabilityMaxInflationIter(int iter)\\n{\\n  routabilityMaxInflationIter_ = iter;\\n}', metadata={'source': 'src/gpl/src/replace.cpp', 'file_path': 'src/gpl/src/replace.cpp', 'file_name': 'replace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void Replace::setRoutabilityMaxBloatIter(int iter)\\n{\\n  routabilityMaxBloatIter_ = iter;\\n}\\n\\nvoid Replace::setRoutabilityMaxInflationIter(int iter)\\n{\\n  routabilityMaxInflationIter_ = iter;\\n}\\n\\nvoid Replace::setRoutabilityTargetRcMetric(float rc)\\n{\\n  routabilityTargetRcMetric_ = rc;\\n}\\n\\nvoid Replace::setRoutabilityInflationRatioCoef(float coef)\\n{\\n  routabilityInflationRatioCoef_ = coef;\\n}\\n\\nvoid Replace::setRoutabilityMaxInflationRatio(float ratio)\\n{\\n  routabilityMaxInflationRatio_ = ratio;\\n}\\n\\nvoid Replace::setRoutabilityRcCoefficients(float k1,\\n                                           float k2,\\n                                           float k3,\\n                                           float k4)\\n{\\n  routabilityRcK1_ = k1;\\n  routabilityRcK2_ = k2;\\n  routabilityRcK3_ = k3;\\n  routabilityRcK4_ = k4;\\n}\\n\\nvoid Replace::setPadLeft(int pad)\\n{\\n  padLeft_ = pad;\\n}\\n\\nvoid Replace::setPadRight(int pad)\\n{\\n  padRight_ = pad;\\n}\\n\\nvoid Replace::addTimingNetWeightOverflow(int overflow)\\n{\\n  timingNetWeightOverflows_.push_back(overflow);\\n}\\n\\nvoid Replace::setTimingNetWeightMax(float max)\\n{\\n  timingNetWeightMax_ = max;\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/replace.cpp', 'file_path': 'src/gpl/src/replace.cpp', 'file_name': 'replace.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='%{\\n#include \"ord/OpenRoad.hh\"\\n#include \"gpl/Replace.h\"\\n#include \"odb/db.h\"\\n\\nnamespace ord {\\nOpenRoad*\\ngetOpenRoad();\\n\\ngpl::Replace*\\ngetReplace();\\n\\n}\\n\\nusing ord::getOpenRoad;\\nusing ord::getReplace;\\nusing gpl::Replace;\\n\\n%}\\n\\n%include \"../../Exception.i\"\\n\\n%inline %{\\n\\nvoid \\nreplace_reset_cmd() \\n{\\n  Replace* replace = getReplace();  \\n  replace->reset();\\n}\\n\\nvoid \\nreplace_initial_place_cmd()\\n{\\n  Replace* replace = getReplace();\\n  replace->doInitialPlace();\\n}\\n\\nvoid \\nreplace_nesterov_place_cmd()\\n{\\n  Replace* replace = getReplace();\\n  replace->doNesterovPlace();\\n}\\n\\n\\nvoid\\nreplace_run_mbff_cmd(int max_sz, float alpha, float beta) \\n{\\n  Replace* replace = getReplace();\\n  int threads = ord::OpenRoad::openRoad()->getThreadCount();\\n  replace->runMBFF(max_sz, alpha, beta, threads);   \\n}\\n\\n\\nvoid\\nset_density_cmd(float density)\\n{\\n  Replace* replace = getReplace();\\n  replace->setTargetDensity(density);\\n}\\n\\nvoid\\nset_uniform_target_density_mode_cmd(bool uniform)\\n{\\n  Replace* replace = getReplace();\\n  replace->setUniformTargetDensityMode(uniform);\\n}\\n\\nvoid\\nset_initial_place_max_iter_cmd(int iter)\\n{\\n  Replace* replace = getReplace();\\n  replace->setInitialPlaceMaxIter(iter); \\n}\\n\\nvoid\\nset_initial_place_max_fanout_cmd(int fanout)\\n{\\n  Replace* replace = getReplace();\\n  replace->setInitialPlaceMaxFanout(fanout);\\n}\\n\\nvoid\\nset_nesv_place_iter_cmd(int iter)\\n{\\n  Replace* replace = getReplace();\\n  replace->setNesterovPlaceMaxIter(iter);\\n}\\n\\nvoid\\nset_bin_grid_cnt_cmd(int cnt_x, int cnt_y)\\n{\\n  Replace* replace = getReplace();\\n  replace->setBinGridCnt(cnt_x, cnt_y);\\n}\\n\\nvoid\\nset_overflow_cmd(float overflow)\\n{\\n  Replace* replace = getReplace();\\n  replace->setTargetOverflow(overflow);\\n}\\n\\nvoid\\nset_min_phi_coef_cmd(float min_phi_coef)\\n{\\n  Replace* replace = getReplace();\\n  replace->setMinPhiCoef(min_phi_coef);\\n}\\n\\nvoid\\nset_max_phi_coef_cmd(float max_phi_coef) \\n{\\n  Replace* replace = getReplace();\\n  replace->setMaxPhiCoef(max_phi_coef);\\n}\\n\\nvoid\\nset_reference_hpwl_cmd(float reference_hpwl)\\n{\\n  Replace* replace = getReplace();\\n  replace->setReferenceHpwl(reference_hpwl);\\n}\\n\\nvoid\\nset_init_density_penalty_factor_cmd(float penaltyFactor)\\n{\\n  Replace* replace = getReplace();\\n  replace->setInitDensityPenalityFactor(penaltyFactor);\\n}\\n\\nvoid\\nset_init_wirelength_coef_cmd(float coef)\\n{\\n  Replace* replace = getReplace();\\n  replace->setInitWireLengthCoef(coef);\\n}\\n\\nvoid\\nreplace_incremental_place_cmd()\\n{\\n  Replace* replace = getReplace();\\n  replace->doIncrementalPlace();\\n}\\n\\n\\nvoid\\nset_force_cpu(bool force_cpu)\\n{\\n  Replace* replace = getReplace();\\n  replace->setForceCPU(force_cpu);\\n}\\n\\nvoid set_timing_driven_mode(bool timing_driven)\\n{\\n  Replace* replace = getReplace();\\n  replace->setTimingDrivenMode(timing_driven);\\n}\\n\\n\\nvoid\\nset_routability_driven_mode(bool routability_driven)\\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityDrivenMode(routability_driven);\\n}\\n\\nvoid\\nset_routability_check_overflow_cmd(float overflow) \\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityCheckOverflow(overflow);\\n}\\n\\nvoid\\nset_routability_max_density_cmd(float density) \\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityMaxDensity(density);\\n}\\n\\nvoid\\nset_routability_max_bloat_iter_cmd(int iter)\\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityMaxBloatIter(iter);\\n}\\n\\nvoid\\nset_routability_max_inflation_iter_cmd(int iter) \\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityMaxInflationIter(iter);\\n}\\n\\nvoid\\nset_routability_target_rc_metric_cmd(float rc)\\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityTargetRcMetric(rc);\\n}\\n\\nvoid\\nset_routability_inflation_ratio_coef_cmd(float coef)\\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityInflationRatioCoef(coef);\\n}\\n\\nvoid\\nset_routability_max_inflation_ratio_cmd(float ratio) \\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityMaxInflationRatio(ratio);\\n}', metadata={'source': 'src/gpl/src/replace.i', 'file_path': 'src/gpl/src/replace.i', 'file_name': 'replace.i', 'file_type': '.i'}),\n",
       " Document(page_content='void\\nset_routability_max_inflation_ratio_cmd(float ratio) \\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityMaxInflationRatio(ratio);\\n}\\n\\nvoid\\nset_routability_rc_coefficients_cmd(float k1,\\n                                    float k2,\\n                                    float k3,\\n                                    float k4)\\n{\\n  Replace* replace = getReplace();\\n  replace->setRoutabilityRcCoefficients(k1, k2, k3, k4);\\n}\\n\\n\\nvoid\\nset_pad_left_cmd(int pad) \\n{\\n  Replace* replace = getReplace();\\n  replace->setPadLeft(pad);\\n}\\n\\nvoid\\nset_pad_right_cmd(int pad) \\n{\\n  Replace* replace = getReplace();\\n  replace->setPadRight(pad);\\n}\\n\\nvoid\\nset_skip_io_mode_cmd(bool mode) \\n{\\n  Replace* replace = getReplace();\\n  replace->setSkipIoMode(mode);\\n}\\n\\nfloat\\nget_global_placement_uniform_density_cmd() \\n{\\n  Replace* replace = getReplace();\\n  return replace->getUniformTargetDensity();\\n}\\n\\nvoid \\nadd_timing_net_reweight_overflow_cmd(int overflow)\\n{\\n  Replace* replace = getReplace();\\n  return replace->addTimingNetWeightOverflow(overflow);\\n}\\n\\nvoid\\nset_timing_driven_net_weight_max_cmd(float max)\\n{\\n  Replace* replace = getReplace();\\n  return replace->setTimingNetWeightMax(max);\\n}\\n\\n\\n\\nvoid\\nset_debug_cmd(int pause_iterations,\\n              int update_iterations,\\n              bool draw_bins,\\n              bool initial,\\n              const char* inst_name)\\n{\\n  Replace* replace = getReplace();\\n  odb::dbInst* inst = nullptr;\\n  if (inst_name) {\\n    auto block = ord::OpenRoad::openRoad()->getDb()->getChip()->getBlock();\\n    inst = block->findInst(inst_name);\\n  }\\n  replace->setDebug(pause_iterations, update_iterations, draw_bins,\\n                    initial, inst);\\n}\\n\\n%} // inline', metadata={'source': 'src/gpl/src/replace.i', 'file_path': 'src/gpl/src/replace.i', 'file_name': 'replace.i', 'file_type': '.i'}),\n",
       " Document(page_content='###############################################################################\\n## BSD 3-Clause License\\n##\\n## Copyright (c) 2018-2020, The Regents of the University of California\\n## All rights reserved.\\n##\\n## Redistribution and use in source and binary forms, with or without\\n## modification, are permitted provided that the following conditions are met:\\n##\\n## * Redistributions of source code must retain the above copyright notice, this\\n##   list of conditions and the following disclaimer.\\n##\\n## * Redistributions in binary form must reproduce the above copyright notice,\\n##   this list of conditions and the following disclaimer in the documentation\\n##   and#or other materials provided with the distribution.\\n##\\n## * Neither the name of the copyright holder nor the names of its\\n##   contributors may be used to endorse or promote products derived from\\n##   this software without specific prior written permission.\\n##\\n## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n## ARE\\n## DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n## FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n## DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n## SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n## CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n## OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n## OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n###############################################################################\\n\\nsta::define_cmd_args \"global_placement\" {\\\\\\n    [-skip_initial_place]\\\\\\n    [-skip_nesterov_place]\\\\\\n    [-timing_driven]\\\\\\n    [-routability_driven]\\\\\\n    [-disable_timing_driven]\\\\\\n    [-disable_routability_driven]\\\\\\n    [-incremental]\\\\\\n    [-force_cpu]\\\\\\n    [-skip_io]\\\\\\n    [-bin_grid_count grid_count]\\\\\\n    [-density target_density]\\\\\\n    [-init_density_penalty init_density_penalty]\\\\\\n    [-init_wirelength_coef init_wirelength_coef]\\\\\\n    [-min_phi_coef min_phi_coef]\\\\\\n    [-max_phi_coef max_phi_coef]\\\\\\n    [-reference_hpwl reference_hpwl]\\\\\\n    [-overflow overflow]\\\\\\n    [-initial_place_max_iter initial_place_max_iter]\\\\\\n    [-initial_place_max_fanout initial_place_max_fanout]\\\\\\n    [-routability_check_overflow routability_check_overflow]\\\\\\n    [-routability_max_density routability_max_density]\\\\\\n    [-routability_max_bloat_iter routability_max_bloat_iter]\\\\\\n    [-routability_max_inflation_iter routability_max_inflation_iter]\\\\\\n    [-routability_target_rc_metric routability_target_rc_metric]\\\\\\n    [-routability_inflation_ratio_coef routability_inflation_ratio_coef]\\\\\\n    [-routability_max_inflation_ratio routability_max_inflation_ratio]\\\\\\n    [-routability_rc_coefficients routability_rc_coefficients]\\\\\\n    [-timing_driven_net_reweight_overflow timing_driven_net_reweight_overflow]\\\\\\n    [-timing_driven_net_weight_max timing_driven_net_weight_max]\\\\\\n    [-timing_driven_nets_percentage timing_driven_nets_percentage]\\\\\\n    [-pad_left pad_left]\\\\\\n    [-pad_right pad_right]\\\\\\n}', metadata={'source': 'src/gpl/src/replace.tcl', 'file_path': 'src/gpl/src/replace.tcl', 'file_name': 'replace.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='proc global_placement { args } {\\n  sta::parse_key_args \"global_placement\" args \\\\\\n    keys {-bin_grid_count -density \\\\\\n      -init_density_penalty -init_wirelength_coef \\\\\\n      -min_phi_coef -max_phi_coef -overflow \\\\\\n      -reference_hpwl \\\\\\n      -initial_place_max_iter -initial_place_max_fanout \\\\\\n      -routability_check_overflow -routability_max_density \\\\\\n      -routability_max_bloat_iter -routability_max_inflation_iter \\\\\\n      -routability_target_rc_metric \\\\\\n      -routability_inflation_ratio_coef \\\\\\n      -routability_max_inflation_ratio \\\\\\n      -routability_rc_coefficients \\\\\\n      -timing_driven_net_reweight_overflow \\\\\\n      -timing_driven_net_weight_max \\\\\\n      -timing_driven_nets_percentage \\\\\\n      -pad_left -pad_right} \\\\\\n    flags {-skip_initial_place \\\\\\n      -skip_nesterov_place \\\\\\n      -timing_driven \\\\\\n      -routability_driven \\\\\\n      -disable_timing_driven \\\\\\n      -disable_routability_driven \\\\\\n      -skip_io \\\\\\n      -incremental\\\\\\n      -force_cpu}\\n\\n  # flow control for initial_place\\n  if { [info exists flags(-skip_initial_place)] } {\\n    gpl::set_initial_place_max_iter_cmd 0\\n  } elseif { [info exists keys(-initial_place_max_iter)] } { \\n    set initial_place_max_iter $keys(-initial_place_max_iter)\\n    sta::check_positive_integer \"-initial_place_max_iter\" $initial_place_max_iter\\n    gpl::set_initial_place_max_iter_cmd $initial_place_max_iter\\n  }\\n\\n  set force_cpu [info exists flags(-force_cpu)]\\n  gpl::set_force_cpu $force_cpu\\n\\n  set skip_io [info exists flags(-skip_io)]\\n  gpl::set_skip_io_mode_cmd $skip_io\\n  if { $skip_io } {\\n    gpl::set_initial_place_max_iter_cmd 0\\n  }\\n\\n  set timing_driven [info exists flags(-timing_driven)]\\n  gpl::set_timing_driven_mode $timing_driven\\n  if { $timing_driven } {\\n    if { [get_libs -quiet \"*\"] == {} } {\\n      utl::error GPL 121 \"No liberty libraries found.\"\\n    }\\n\\n    if { $skip_io } {\\n      utl::warn \"GPL\" 150 \"-skip_io will disable timing driven mode.\"\\n      gpl::set_timing_driven_mode 0 \\n    }\\n\\n    if { [info exists keys(-timing_driven_net_reweight_overflow)] } {\\n      set overflow_list $keys(-timing_driven_net_reweight_overflow)\\n    } else {\\n      set overflow_list [list 79 64 49 29 21 15]\\n    }\\n\\n    foreach overflow $overflow_list {\\n      gpl::add_timing_net_reweight_overflow_cmd $overflow\\n    }\\n\\n    if { [info exists keys(-timing_driven_net_weight_max)] } {\\n      gpl::set_timing_driven_net_weight_max_cmd $keys(-timing_driven_net_weight_max)\\n    }\\n\\n    if { [info exists keys(-timing_driven_nets_percentage)] } {\\n      rsz::set_worst_slack_nets_percent $keys(-timing_driven_nets_percentage)\\n    }\\n  }\\n\\n  if { [info exists flags(-disable_timing_driven)] } { \\n    utl::warn \"GPL\" 115 \"-disable_timing_driven is deprecated.\"\\n  }\\n\\n  set routability_driven [info exists flags(-routability_driven)]\\n  gpl::set_routability_driven_mode $routability_driven\\n  if { $routability_driven } {\\n    if { $skip_io } {\\n      utl::warn \"GPL\" 151 \"-skip_io will disable routability driven mode.\"\\n      gpl::set_routability_driven_mode 0 \\n    }\\n  }\\n  if { [info exists flags(-disable_routability_driven)] } {\\n    utl::warn \"GPL\" 116 \"-disable_routability_driven is deprecated.\"\\n  }\\n  \\n  if { [info exists keys(-initial_place_max_fanout)] } { \\n    set initial_place_max_fanout $keys(-initial_place_max_fanout)\\n    sta::check_positive_integer \"-initial_place_max_fanout\" $initial_place_max_fanout\\n    gpl::set_initial_place_max_fanout_cmd $initial_place_max_fanout\\n  }\\n  \\n  # density settings    \\n  set target_density 0.7\\n  set uniform_mode 0\\n\\n  if { [info exists keys(-density)] } {\\n    set target_density $keys(-density) \\n  }\\n\\n  if { $target_density == \"uniform\" } {\\n    set uniform_mode 1\\n  } else {\\n    sta::check_positive_float \"-density\" $target_density\\n    if {$target_density > 1.0} {\\n      utl::error GPL 135 \"Target density must be in \\\\[0, 1\\\\].\"\\n    }\\n    gpl::set_density_cmd $target_density\\n  } \\n    \\n  gpl::set_uniform_target_density_mode_cmd $uniform_mode', metadata={'source': 'src/gpl/src/replace.tcl', 'file_path': 'src/gpl/src/replace.tcl', 'file_name': 'replace.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='if { [info exists keys(-routability_max_density)] } {\\n    set routability_max_density $keys(-routability_max_density)\\n    sta::check_positive_float \"-routability_max_density\" $routability_max_density\\n    gpl::set_routability_max_density_cmd $routability_max_density\\n  }\\n\\n\\n  # parameter to control the RePlAce divergence\\n  if { [info exists keys(-min_phi_coef)] } { \\n    set min_phi_coef $keys(-min_phi_coef)\\n    sta::check_positive_float \"-min_phi_coef\" $min_phi_coef\\n    gpl::set_min_phi_coef_cmd $min_phi_coef\\n  } \\n\\n  if { [info exists keys(-max_phi_coef)] } { \\n    set max_phi_coef $keys(-max_phi_coef)\\n    sta::check_positive_float \"-max_phi_coef\" $max_phi_coef\\n    gpl::set_max_phi_coef_cmd $max_phi_coef  \\n  }\\n\\n  if { [info exists keys(-init_density_penalty)] } {\\n    set density_penalty $keys(-init_density_penalty)\\n    sta::check_positive_float \"-init_density_penalty\" $density_penalty\\n    gpl::set_init_density_penalty_factor_cmd $density_penalty\\n  }\\n  \\n  if { [info exists keys(-init_wirelength_coef)] } {\\n    set coef $keys(-init_wirelength_coef)\\n    sta::check_positive_float \"-init_wirelength_coef\" $coef\\n    gpl::set_init_wirelength_coef_cmd $coef\\n  }\\n\\n  if { [info exists keys(-reference_hpwl)] } {\\n    set reference_hpwl $keys(-reference_hpwl)\\n    sta::check_positive_float \"-reference_hpwl\" $reference_hpwl\\n    gpl::set_reference_hpwl_cmd $reference_hpwl\\n  }\\n\\n  \\n  if { [info exists keys(-bin_grid_count)] } {\\n    set bin_grid_count  $keys(-bin_grid_count)\\n    sta::check_positive_integer \"-bin_grid_count\" $bin_grid_count\\n    gpl::set_bin_grid_cnt_cmd $bin_grid_count $bin_grid_count\\n  }\\n \\n  # overflow \\n  if { [info exists keys(-overflow)] } {\\n    set overflow $keys(-overflow)\\n    sta::check_positive_float \"-overflow\" $overflow\\n    gpl::set_overflow_cmd $overflow\\n  }', metadata={'source': 'src/gpl/src/replace.tcl', 'file_path': 'src/gpl/src/replace.tcl', 'file_name': 'replace.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# routability check overflow\\n  if { [info exists keys(-routability_check_overflow)] } {\\n    set routability_check_overflow $keys(-routability_check_overflow)\\n    sta::check_positive_float \"-routability_check_overflow\" $routability_check_overflow\\n    gpl::set_routability_check_overflow_cmd $routability_check_overflow\\n  }\\n  \\n  # routability bloat iter\\n  if { [info exists keys(-routability_max_bloat_iter)] } {\\n    set routability_max_bloat_iter $keys(-routability_max_bloat_iter)\\n    sta::check_positive_float \"-routability_max_bloat_iter\" $routability_max_bloat_iter\\n    gpl::set_routability_max_bloat_iter_cmd $routability_max_bloat_iter\\n  }\\n  \\n  # routability inflation iter\\n  if { [info exists keys(-routability_max_inflation_iter)] } {\\n    set routability_max_inflation_iter $keys(-routability_max_inflation_iter)\\n    sta::check_positive_float \"-routability_max_inflation_iter\" $routability_max_inflation_iter\\n    gpl::set_routability_max_inflation_iter_cmd $routability_max_inflation_iter\\n  }\\n  \\n  # routability inflation iter\\n  if { [info exists keys(-routability_target_rc_metric)] } {\\n    set target_rc_metric $keys(-routability_target_rc_metric)\\n    sta::check_positive_float \"-routability_target_rc_metric\" $target_rc_metric\\n    gpl::set_routability_target_rc_metric_cmd $target_rc_metric\\n  }\\n  \\n  # routability inflation ratio coef \\n  if { [info exists keys(-routability_inflation_ratio_coef)] } {\\n    set ratio_coef $keys(-routability_inflation_ratio_coef)\\n    sta::check_positive_float \"-routability_inflation_ratio_coef\" $ratio_coef\\n    gpl::set_routability_inflation_ratio_coef_cmd $ratio_coef\\n  }\\n  \\n  # routability max inflation ratio\\n  if { [info exists keys(-routability_max_inflation_ratio)] } {\\n    set max_inflation_ratio $keys(-routability_max_inflation_ratio)\\n    sta::check_positive_float \"-routability_max_inflation_ratio\" $max_inflation_ratio\\n    gpl::set_routability_max_inflation_ratio_cmd $max_inflation_ratio\\n  }\\n  \\n  # routability rc coefficients control\\n  if { [info exists keys(-routability_rc_coefficients)] } {\\n    set rc_coefficients $keys(-routability_rc_coefficients)\\n    set k1 [lindex $rc_coefficients 0]\\n    set k2 [lindex $rc_coefficients 1]\\n    set k3 [lindex $rc_coefficients 2]\\n    set k4 [lindex $rc_coefficients 3]\\n    gpl::set_routability_rc_coefficients_cmd $k1 $k2 $k3 $k4\\n  }\\n\\n  # temp code. \\n  if { [info exists keys(-pad_left)] } {\\n    set pad_left $keys(-pad_left)\\n    sta::check_positive_integer \"-pad_left\" $pad_left\\n    gpl::set_pad_left_cmd $pad_left\\n  }\\n  if { [info exists keys(-pad_right)] } {\\n    set pad_right $keys(-pad_right)\\n    sta::check_positive_integer \"-pad_right\" $pad_right\\n    gpl::set_pad_right_cmd $pad_right\\n  }\\n\\n  if { [ord::db_has_rows] } {\\n    sta::check_argc_eq0 \"global_placement\" $args\\n  \\n    if { [info exists flags(-incremental)] } {\\n      gpl::replace_incremental_place_cmd\\n    } else {\\n      gpl::replace_initial_place_cmd\\n\\n      if { ![info exists flags(-skip_nesterov_place)] } {\\n        gpl::replace_nesterov_place_cmd\\n      }\\n    }\\n    gpl::replace_reset_cmd\\n  } else {\\n    utl::error GPL 130 \"No rows defined in design. Use initialize_floorplan to add rows.\"\\n  }\\n}\\n\\n\\nsta::define_cmd_args \"cluster_flops\" {\\\\\\n    [-tray_weight tray_weight]\\\\\\n    [-timing_weight timing_weight]\\\\\\n    [-max_split_size max_split_size]\\\\\\n}\\n\\nproc cluster_flops { args } {\\n  sta::parse_key_args \"cluster_flops\" args \\\\\\n    keys { -tray_weight -timing_weight -max_split_size }\\n\\n\\n  set tray_weight 20.0\\n  set timing_weight 1.0\\n  set max_split_size -1\\n\\n  if { [info exists keys(-tray_weight)] } {\\n    set tray_weight $keys(-tray_weight)\\n  }\\n\\n  if { [info exists keys(-timing_weight)] } {\\n    set timing_weight $keys(-timing_weight)\\n  }\\n\\n  if { [info exists keys(-max_split_size)] } {\\n    set max_split_size $keys(-max_split_size)\\n  }\\n\\n  gpl::replace_run_mbff_cmd $max_split_size $tray_weight $timing_weight\\n}', metadata={'source': 'src/gpl/src/replace.tcl', 'file_path': 'src/gpl/src/replace.tcl', 'file_name': 'replace.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='if { [info exists keys(-max_split_size)] } {\\n    set max_split_size $keys(-max_split_size)\\n  }\\n\\n  gpl::replace_run_mbff_cmd $max_split_size $tray_weight $timing_weight\\n}\\n\\n\\nnamespace eval gpl {\\nproc global_placement_debug { args } {\\n  sta::parse_key_args \"global_placement_debug\" args \\\\\\n      keys {-pause -update -inst} \\\\\\n      flags {-draw_bins -initial}\\n\\n  set pause 10\\n  if { [info exists keys(-pause)] } {\\n    set pause $keys(-pause)\\n    sta::check_positive_integer \"-pause\" $pause\\n  }\\n\\n  set update 10\\n  if { [info exists keys(-update)] } {\\n    set update $keys(-update)\\n    sta::check_positive_integer \"-update\" $update\\n  }\\n\\n  set inst \"\"\\n  if { [info exists keys(-inst)] } {\\n    set inst $keys(-inst)\\n  }\\n\\n  set draw_bins [info exists flags(-draw_bins)]\\n  set initial [info exists flags(-initial)]\\n\\n  gpl::set_debug_cmd $pause $update $draw_bins $initial $inst\\n}\\n\\nproc get_global_placement_uniform_density { args } {\\n  sta::parse_key_args \"get_global_placement_uniform_density\" args \\\\\\n    keys { -pad_left -pad_right }\\n\\n  # no need for init IP, TD and RD \\n  gpl::set_initial_place_max_iter_cmd 0\\n  gpl::set_routability_driven_mode 0\\n  gpl::set_timing_driven_mode 0\\n\\n  \\n  # pad setting\\n  if { [info exists keys(-pad_left)] } {\\n    set pad_left $keys(-pad_left)\\n    sta::check_positive_integer \"-pad_left\" $pad_left\\n    gpl::set_pad_left_cmd $pad_left\\n  }\\n  if { [info exists keys(-pad_right)] } {\\n    set pad_right $keys(-pad_right)\\n    sta::check_positive_integer \"-pad_right\" $pad_right\\n    gpl::set_pad_right_cmd $pad_right\\n  }\\n\\n  set uniform_density 0\\n  if { [ord::db_has_rows] } {\\n    sta::check_argc_eq0 \"get_global_placement_uniform_density\" $args\\n  \\n    set uniform_density [gpl::get_global_placement_uniform_density_cmd]\\n    gpl::replace_reset_cmd\\n\\n  } else {\\n    utl::error GPL 131 \"No rows defined in design. Use initialize_floorplan to add rows.\"\\n  }\\n  return $uniform_density\\n}\\n\\n}', metadata={'source': 'src/gpl/src/replace.tcl', 'file_path': 'src/gpl/src/replace.tcl', 'file_name': 'replace.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"routeBase.h\"\\n\\n#include <algorithm>\\n#include <cmath>\\n#include <iostream>\\n#include <string>\\n#include <utility>\\n\\n#include \"grt/GlobalRouter.h\"\\n#include \"nesterovBase.h\"\\n#include \"odb/db.h\"\\n#include \"utl/Logger.h\"\\n\\nusing grt::GlobalRouter;\\nusing std::make_pair;\\nusing std::pair;\\nusing std::sort;\\nusing std::string;\\nusing std::vector;\\n\\nusing utl::GPL;\\n\\nnamespace gpl {\\n\\nTile::Tile()\\n    : x_(0),\\n      y_(0),\\n      lx_(0),\\n      ly_(0),\\n      ux_(0),\\n      uy_(0),\\n      inflationRatio_(1.0),\\n      inflatedRatio_(0)\\n{\\n}\\n\\nTile::Tile(int x, int y, int lx, int ly, int ux, int uy, int layers) : Tile()\\n{\\n  x_ = x;\\n  y_ = y;\\n  lx_ = lx;\\n  ly_ = ly;\\n  ux_ = ux;\\n  uy_ = uy;\\n}\\n\\nTile::~Tile()\\n{\\n  reset();\\n}\\n\\nvoid Tile::reset()\\n{\\n  x_ = y_ = lx_ = ly_ = ux_ = uy_ = 0;\\n  inflationRatio_ = 1.0;\\n\\n  inflatedRatio_ = 0;\\n}\\n\\nfloat Tile::inflationRatio() const\\n{\\n  return inflationRatio_;\\n}\\n\\nfloat Tile::inflatedRatio() const\\n{\\n  return inflatedRatio_;\\n}\\n\\nvoid Tile::setInflationRatio(float val)\\n{\\n  inflationRatio_ = val;\\n}\\n\\nvoid Tile::setInflatedRatio(float ratio)\\n{\\n  inflatedRatio_ = ratio;\\n}\\n\\nTileGrid::TileGrid()\\n    : log_(nullptr),\\n      lx_(0),\\n      ly_(0),\\n      tileCntX_(0),\\n      tileCntY_(0),\\n      tileSizeX_(0),\\n      tileSizeY_(0),\\n      numRoutingLayers_(0)\\n{\\n}\\n\\nTileGrid::~TileGrid()\\n{\\n  reset();\\n}\\n\\nvoid TileGrid::reset()\\n{\\n  lx_ = ly_ = 0;\\n  tileCntX_ = tileCntY_ = 0;\\n  tileSizeX_ = tileSizeY_ = 0;\\n  numRoutingLayers_ = 0;\\n\\n  tileStor_.clear();\\n  tiles_.clear();\\n\\n  tileStor_.shrink_to_fit();\\n  tiles_.shrink_to_fit();\\n}\\n\\nvoid TileGrid::setLogger(utl::Logger* log)\\n{\\n  log_ = log;\\n}\\n\\nvoid TileGrid::setTileCnt(int tileCntX, int tileCntY)\\n{\\n  tileCntX_ = tileCntX;\\n  tileCntY_ = tileCntY;\\n}\\n\\nvoid TileGrid::setTileCntX(int tileCntX)\\n{\\n  tileCntX_ = tileCntX;\\n}\\n\\nvoid TileGrid::setTileCntY(int tileCntY)\\n{\\n  tileCntY_ = tileCntY;\\n}\\n\\nvoid TileGrid::setTileSize(int tileSizeX, int tileSizeY)\\n{\\n  tileSizeX_ = tileSizeX;\\n  tileSizeY_ = tileSizeY;\\n}\\n\\nvoid TileGrid::setTileSizeX(int tileSizeX)\\n{\\n  tileSizeX_ = tileSizeX;\\n}\\n\\nvoid TileGrid::setTileSizeY(int tileSizeY)\\n{\\n  tileSizeY_ = tileSizeY;\\n}\\n\\nvoid TileGrid::setNumRoutingLayers(int num)\\n{\\n  numRoutingLayers_ = num;\\n}', metadata={'source': 'src/gpl/src/routeBase.cpp', 'file_path': 'src/gpl/src/routeBase.cpp', 'file_name': 'routeBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TileGrid::setTileSizeY(int tileSizeY)\\n{\\n  tileSizeY_ = tileSizeY;\\n}\\n\\nvoid TileGrid::setNumRoutingLayers(int num)\\n{\\n  numRoutingLayers_ = num;\\n}\\n\\nvoid TileGrid::setLx(int lx)\\n{\\n  lx_ = lx;\\n}\\n\\nvoid TileGrid::setLy(int ly)\\n{\\n  ly_ = ly;\\n}\\n\\nvoid TileGrid::initTiles()\\n{\\n  log_->info(GPL, 36, \"TileLxLy: {} {}\", lx_, ly_);\\n  log_->info(GPL, 37, \"TileSize: {} {}\", tileSizeX_, tileSizeY_);\\n  log_->info(GPL, 38, \"TileCnt: {} {}\", tileCntX_, tileCntY_);\\n  log_->info(GPL, 39, \"numRoutingLayers: {}\", numRoutingLayers_);\\n\\n  // 2D tile grid structure init\\n  int x = lx_, y = ly_;\\n  int idxX = 0, idxY = 0;\\n  tileStor_.resize(tileCntX_ * tileCntY_);\\n  for (auto& tile : tileStor_) {\\n    tile = Tile(\\n        idxX, idxY, x, y, x + tileSizeX_, y + tileSizeY_, numRoutingLayers_);\\n\\n    x += tileSizeX_;\\n    idxX += 1;\\n    if (x >= ux()) {\\n      y += tileSizeY_;\\n      x = lx_;\\n\\n      idxY++;\\n      idxX = 0;\\n    }\\n\\n    tiles_.push_back(&tile);\\n  }\\n  log_->info(GPL, 40, \"NumTiles: {}\", tiles_.size());\\n}\\n\\nint TileGrid::lx() const\\n{\\n  return lx_;\\n}\\n\\nint TileGrid::ly() const\\n{\\n  return ly_;\\n}\\n\\n// this is points\\nint TileGrid::ux() const\\n{\\n  return lx_ + tileCntX_ * tileSizeX_;\\n}\\nint TileGrid::uy() const\\n{\\n  return ly_ + tileCntY_ * tileSizeY_;\\n}\\n\\nint TileGrid::tileCntX() const\\n{\\n  return tileCntX_;\\n}\\n\\nint TileGrid::tileCntY() const\\n{\\n  return tileCntY_;\\n}\\n\\nint TileGrid::tileSizeX() const\\n{\\n  return tileSizeX_;\\n}\\n\\nint TileGrid::tileSizeY() const\\n{\\n  return tileSizeY_;\\n}\\n\\nint TileGrid::numRoutingLayers() const\\n{\\n  return numRoutingLayers_;\\n}\\n\\n/////////////////////////////////////////////\\n// RouteBaseVars\\n\\nRouteBaseVars::RouteBaseVars()\\n{\\n  reset();\\n}\\n\\nvoid RouteBaseVars::reset()\\n{\\n  inflationRatioCoef = 2.5;\\n  maxInflationRatio = 2.5;\\n  maxDensity = 0.90;\\n  targetRC = 1.25;\\n  ignoreEdgeRatio = 0.8;\\n  minInflationRatio = 1.01;\\n  rcK1 = rcK2 = 1.0;\\n  rcK3 = rcK4 = 0.0;\\n  maxBloatIter = 1;\\n  maxInflationIter = 4;\\n}\\n\\n/////////////////////////////////////////////\\n// RouteBase\\n\\nRouteBase::RouteBase()\\n    : rbVars_(),\\n      db_(nullptr),\\n      grouter_(nullptr),\\n      nbc_(nullptr),\\n      log_(nullptr),\\n      inflatedAreaDelta_(0),\\n      bloatIterCnt_(0),\\n      inflationIterCnt_(0),\\n      numCall_(0),\\n      minRc_(1e30),\\n      minRcTargetDensity_(0),\\n      minRcViolatedCnt_(0)\\n{\\n}\\n\\nRouteBase::RouteBase(RouteBaseVars rbVars,\\n                     odb::dbDatabase* db,\\n                     grt::GlobalRouter* grouter,\\n                     std::shared_ptr<NesterovBaseCommon> nbc,\\n                     std::vector<std::shared_ptr<NesterovBase>> nbVec,\\n                     utl::Logger* log)\\n    : RouteBase()\\n{\\n  rbVars_ = rbVars;\\n  db_ = db;\\n  grouter_ = grouter;\\n  nbc_ = std::move(nbc);\\n  log_ = log;\\n  nbVec_ = std::move(nbVec);\\n  init();\\n}\\n\\nRouteBase::~RouteBase()\\n{\\n}\\n\\nvoid RouteBase::reset()\\n{\\n  rbVars_.reset();\\n  db_ = nullptr;\\n  nbc_ = nullptr;\\n  log_ = nullptr;\\n\\n  bloatIterCnt_ = inflationIterCnt_ = 0;\\n  numCall_ = 0;\\n\\n  minRc_ = 1e30;\\n  minRcTargetDensity_ = 0;\\n  minRcViolatedCnt_ = 0;\\n\\n  minRcCellSize_.clear();\\n  minRcCellSize_.shrink_to_fit();\\n\\n  resetRoutabilityResources();\\n}\\n\\nvoid RouteBase::resetRoutabilityResources()\\n{\\n  inflatedAreaDelta_ = 0;\\n\\n  grouter_->clear();\\n  tg_.reset();\\n}\\n\\nvoid RouteBase::init()\\n{\\n  // tg_ init\\n  std::unique_ptr<TileGrid> tg(new TileGrid());\\n  tg_ = std::move(tg);\\n\\n  tg_->setLogger(log_);\\n  minRcCellSize_.resize(nbc_->gCells().size(), std::make_pair(0, 0));\\n}\\n\\nvoid RouteBase::getGlobalRouterResult()\\n{\\n  // update gCells\\' location to DB for GR\\n  nbc_->updateDbGCells();\\n\\n  // these two options must be on\\n  grouter_->setAllowCongestion(true);\\n  grouter_->setOverflowIterations(1);\\n\\n  // this option must be off\\n  grouter_->setCriticalNetsPercentage(0);\\n\\n  grouter_->globalRoute();\\n\\n  updateRoute();\\n}\\n\\nint64_t RouteBase::inflatedAreaDelta() const\\n{\\n  return inflatedAreaDelta_;\\n}\\n\\nint RouteBase::numCall() const\\n{\\n  return numCall_;\\n}\\n\\nint RouteBase::bloatIterCnt() const\\n{\\n  return bloatIterCnt_;\\n}', metadata={'source': 'src/gpl/src/routeBase.cpp', 'file_path': 'src/gpl/src/routeBase.cpp', 'file_name': 'routeBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content=\"int64_t RouteBase::inflatedAreaDelta() const\\n{\\n  return inflatedAreaDelta_;\\n}\\n\\nint RouteBase::numCall() const\\n{\\n  return numCall_;\\n}\\n\\nint RouteBase::bloatIterCnt() const\\n{\\n  return bloatIterCnt_;\\n}\\n\\nint RouteBase::inflationIterCnt() const\\n{\\n  return inflationIterCnt_;\\n}\\n\\nstatic float getUsageCapacityRatio(Tile* tile,\\n                                   odb::dbTechLayer* layer,\\n                                   odb::dbGCellGrid* gGrid,\\n                                   float ignoreEdgeRatio)\\n{\\n  unsigned int capH = 0, capV = 0, capU = 0;\\n  unsigned int useH = 0, useV = 0, useU = 0;\\n  unsigned int blockH = 0, blockV = 0, blockU = 0;\\n  gGrid->getCapacity(layer, tile->x(), tile->y(), capH, capV, capU);\\n  gGrid->getUsage(layer, tile->x(), tile->y(), useH, useV, useU);\\n  gGrid->getBlockage(layer, tile->x(), tile->y(), blockH, blockV, blockU);\\n\\n  bool isHorizontal\\n      = (layer->getDirection() == odb::dbTechLayerDir::HORIZONTAL);\\n\\n  // from the dbGCellGrid discussion in PR,\\n  // 'usage' contains (blockage + wire consumption).\\n  // where blockage is unavailable wires due to obstruction.\\n  //\\n  // 'capacity' contains (total capacity)\\n  // (i.e., total number of wires in the current tile)\\n  //\\n  // RePlAce/RC metric need 'blockage' because\\n  // if blockage ratio is larger than certain ratio,\\n  // need to skip.\\n  unsigned int curCap = (isHorizontal) ? capH : capV;\\n  unsigned int curUse = (isHorizontal) ? useH : useV;\\n  unsigned int blockage = (isHorizontal) ? blockH : blockV;\\n\\n  // escape tile ratio cals when capacity = 0\\n  if (curCap == 0) {\\n    return std::numeric_limits<float>::lowest();\\n  }\\n\\n  // ignore if blockage is too huge in current tile\\n  float blockageRatio = static_cast<float>(blockage) / curCap;\\n  if (blockageRatio >= ignoreEdgeRatio) {\\n    return std::numeric_limits<float>::lowest();\\n  }\\n\\n  // return usage (used routing track + blockage) / total capacity\\n  return static_cast<float>(curUse) / curCap;\\n}\\n\\n// fill\\n//\\n// TileGrids'\\n// lx_ ly_\\n// tileCntX_ tileCntY_\\n// tileSizeX_ tileSizeY_\\n//\\nvoid RouteBase::updateRoute()\\n{\\n  odb::dbGCellGrid* gGrid = db_->getChip()->getBlock()->getGCellGrid();\\n  std::vector<int> gridX, gridY;\\n  gGrid->getGridX(gridX);\\n  gGrid->getGridY(gridY);\\n\\n  // retrieve routing Layer Count from odb\\n  odb::dbTech* tech = db_->getTech();\\n  int numLayers = tech->getRoutingLayerCount();\\n  tg_->setNumRoutingLayers(numLayers);\\n\\n  // update grid tile info\\n  tg_->setLx(gridX[0]);\\n  tg_->setLy(gridY[0]);\\n  tg_->setTileSize(gridX[1] - gridX[0], gridY[1] - gridY[0]);\\n  tg_->setTileCnt(gridX.size(), gridY.size());\\n  tg_->initTiles();\\n\\n  for (int i = 1; i <= numLayers; i++) {\\n    odb::dbTechLayer* layer = tech->findRoutingLayer(i);\\n    bool isHorizontalLayer\\n        = (layer->getDirection() == odb::dbTechLayerDir::HORIZONTAL);\\n\\n    for (auto& tile : tg_->tiles()) {\\n      // Check left and down tile\\n      // and set the minimum usage/cap vals for\\n      // TileGrid setup.\\n\\n      // first extract current tiles' usage\\n      float ratio\\n          = getUsageCapacityRatio(tile, layer, gGrid, rbVars_.ignoreEdgeRatio);\\n\\n      // if horizontal layer (i.e., vertical edges)\\n      // should consider LEFT tile's RIGHT edge == current 'tile's LEFT edge\\n      // (current 'ratio' points to RIGHT edges usage)\\n      if (isHorizontalLayer && tile->x() >= 1) {\\n        Tile* leftTile\\n            = tg_->tiles()[tile->y() * tg_->tileCntX() + tile->x() - 1];\\n        float leftRatio = getUsageCapacityRatio(\\n            leftTile, layer, gGrid, rbVars_.ignoreEdgeRatio);\\n        ratio = fmax(leftRatio, ratio);\\n      }\", metadata={'source': 'src/gpl/src/routeBase.cpp', 'file_path': 'src/gpl/src/routeBase.cpp', 'file_name': 'routeBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='// if vertical layer (i.e., horizontal edges)\\n      // should consider DOWN tile\\'s UP edge == current \\'tile\\'s DOWN edge\\n      // (current \\'ratio\\' points to UP edges usage)\\n      if (!isHorizontalLayer && tile->y() >= 1) {\\n        Tile* downTile\\n            = tg_->tiles()[(tile->y() - 1) * tg_->tileCntX() + tile->x()];\\n        float downRatio = getUsageCapacityRatio(\\n            downTile, layer, gGrid, rbVars_.ignoreEdgeRatio);\\n        ratio = fmax(downRatio, ratio);\\n      }\\n\\n      ratio = fmax(ratio, 0.0f);\\n\\n      // update inflation Ratio\\n      if (ratio >= rbVars_.minInflationRatio) {\\n        float inflationRatio = pow(ratio, rbVars_.inflationRatioCoef);\\n        inflationRatio = fmin(inflationRatio, rbVars_.maxInflationRatio);\\n        tile->setInflationRatio(inflationRatio);\\n      }\\n    }\\n  }\\n\\n  // debug print\\n  for (auto& tile : tg_->tiles()) {\\n    if (tile->inflationRatio() > 1.0) {\\n      debugPrint(log_,\\n                 GPL,\\n                 \"updateInflationRatio\",\\n                 1,\\n                 \"xy: {} {}\",\\n                 tile->x(),\\n                 tile->y());\\n      debugPrint(log_,\\n                 GPL,\\n                 \"updateInflationRatio\",\\n                 1,\\n                 \"minxy: {} {}\",\\n                 tile->lx(),\\n                 tile->ly());\\n      debugPrint(log_,\\n                 GPL,\\n                 \"updateInflationRatio\",\\n                 1,\\n                 \"maxxy: {} {}\",\\n                 tile->ux(),\\n                 tile->uy());\\n      debugPrint(log_,\\n                 GPL,\\n                 \"updateInflationRatio\",\\n                 1,\\n                 \"calcInflationRatio: {}\",\\n                 tile->inflationRatio());\\n    }\\n  }\\n}\\n\\n// first: is Routability Need\\n// second: reverting procedure init need\\n//          (e.g. calling NesterovPlace\\'s init())\\nstd::pair<bool, bool> RouteBase::routability()\\n{\\n  increaseCounter();\\n\\n  // create Tile Grid\\n  std::unique_ptr<TileGrid> tg(new TileGrid());\\n  tg_ = std::move(tg);\\n  tg_->setLogger(log_);\\n\\n  getGlobalRouterResult();\\n\\n  // no need routing if RC is lower than targetRC val\\n  float curRc = getRC();\\n\\n  if (curRc < rbVars_.targetRC) {\\n    resetRoutabilityResources();\\n    return make_pair(false, false);\\n  }\\n\\n  //\\n  // saving solutions when minRc happen.\\n  // I hope to get lower Rc gradually as RD goes on\\n  //\\n  if (minRc_ > curRc) {\\n    minRc_ = curRc;\\n    minRcTargetDensity_ = nbVec_[0]->targetDensity();\\n    minRcViolatedCnt_ = 0;\\n\\n    // save cell size info\\n    for (auto& gCell : nbc_->gCells()) {\\n      if (!gCell->isStdInstance()) {\\n        continue;\\n      }\\n\\n      minRcCellSize_[&gCell - nbc_->gCells().data()]\\n          = std::make_pair(gCell->dx(), gCell->dy());\\n    }\\n  } else {\\n    minRcViolatedCnt_++;\\n  }\\n\\n  // set inflated ratio\\n  for (auto& tile : tg_->tiles()) {\\n    if (tile->inflationRatio() > 1) {\\n      tile->setInflatedRatio(tile->inflationRatio());\\n    } else {\\n      tile->setInflatedRatio(1.0);\\n    }\\n  }\\n\\n  inflatedAreaDelta_ = 0;\\n\\n  // run bloating and get inflatedAreaDelta_\\n  for (auto& gCell : nbc_->gCells()) {\\n    // only care about \"standard cell\"\\n    if (!gCell->isStdInstance()) {\\n      continue;\\n    }\\n\\n    int idxX = (gCell->dCx() - tg_->lx()) / tg_->tileSizeX();\\n    int idxY = (gCell->dCy() - tg_->ly()) / tg_->tileSizeY();\\n\\n    Tile* tile = tg_->tiles()[idxY * tg_->tileCntX() + idxX];\\n\\n    // Don\\'t care when inflRatio <= 1\\n    if (tile->inflatedRatio() <= 1.0) {\\n      continue;\\n    }\\n\\n    int64_t prevCellArea\\n        = static_cast<int64_t>(gCell->dx()) * static_cast<int64_t>(gCell->dy());\\n\\n    // bloat\\n    gCell->setSize(\\n        static_cast<int>(round(gCell->dx() * sqrt(tile->inflatedRatio()))),\\n        static_cast<int>(round(gCell->dy() * sqrt(tile->inflatedRatio()))));\\n\\n    int64_t newCellArea\\n        = static_cast<int64_t>(gCell->dx()) * static_cast<int64_t>(gCell->dy());', metadata={'source': 'src/gpl/src/routeBase.cpp', 'file_path': 'src/gpl/src/routeBase.cpp', 'file_name': 'routeBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int64_t newCellArea\\n        = static_cast<int64_t>(gCell->dx()) * static_cast<int64_t>(gCell->dy());\\n\\n    // deltaArea is equal to area * deltaRatio\\n    // both of original and density size will be changed\\n    inflatedAreaDelta_ += newCellArea - prevCellArea;\\n\\n    //    inflatedAreaDelta_\\n    //      = static_cast<int64_t>(round(\\n    //        static_cast<int64_t>(gCell->dx())\\n    //        * static_cast<int64_t>(gCell->dy())\\n    //        * (tile->inflatedRatio() - 1.0)));\\n  }\\n\\n  // target ratio\\n  float targetInflationDeltaAreaRatio\\n      = 1.0 / static_cast<float>(rbVars_.maxInflationIter);\\n\\n  // TODO: will be implemented\\n  if (inflatedAreaDelta_ > targetInflationDeltaAreaRatio\\n                               * (nbVec_[0]->whiteSpaceArea()\\n                                  - (nbVec_[0]->nesterovInstsArea()\\n                                     + nbVec_[0]->totalFillerArea()))) {\\n    // TODO dynamic inflation procedure?\\n  }\\n\\n  log_->info(GPL, 45, \"InflatedAreaDelta: {}\", inflatedAreaDelta_);\\n  log_->info(GPL, 46, \"TargetDensity: {}\", nbVec_[0]->targetDensity());\\n\\n  int64_t totalGCellArea = inflatedAreaDelta_ + nbVec_[0]->nesterovInstsArea()\\n                           + nbVec_[0]->totalFillerArea();\\n\\n  // newly set Density\\n  nbVec_[0]->setTargetDensity(\\n      static_cast<float>(totalGCellArea)\\n      / static_cast<float>(nbVec_[0]->whiteSpaceArea()));\\n\\n  //\\n  // max density detection or,\\n  // rc not improvement detection -- (not improved the RC values 3 times in a\\n  // row)\\n  //\\n  if (nbVec_[0]->targetDensity() > rbVars_.maxDensity\\n      || minRcViolatedCnt_ >= 3) {\\n    log_->report(\"Revert Routability Procedure\");\\n    log_->info(GPL, 47, \"SavedMinRC: {}\", minRc_);\\n    log_->info(GPL, 48, \"SavedTargetDensity: {}\", minRcTargetDensity_);\\n\\n    nbVec_[0]->setTargetDensity(minRcTargetDensity_);\\n\\n    revertGCellSizeToMinRc();\\n\\n    nbVec_[0]->updateDensitySize();\\n    resetRoutabilityResources();\\n\\n    return make_pair(false, true);\\n  }\\n\\n  log_->info(GPL, 49, \"WhiteSpaceArea: {}\", nbVec_[0]->whiteSpaceArea());\\n  log_->info(GPL, 50, \"NesterovInstsArea: {}\", nbVec_[0]->nesterovInstsArea());\\n  log_->info(GPL, 51, \"TotalFillerArea: {}\", nbVec_[0]->totalFillerArea());\\n  log_->info(GPL,\\n             52,\\n             \"TotalGCellsArea: {}\",\\n             nbVec_[0]->nesterovInstsArea() + nbVec_[0]->totalFillerArea());\\n  log_->info(GPL,\\n             53,\\n             \"ExpectedTotalGCellsArea: {}\",\\n             inflatedAreaDelta_ + nbVec_[0]->nesterovInstsArea()\\n                 + nbVec_[0]->totalFillerArea());\\n\\n  // cut filler cells accordingly\\n  //  if( nb_->totalFillerArea() > inflatedAreaDelta_ ) {\\n  //    nb_->cutFillerCells( nb_->totalFillerArea() - inflatedAreaDelta_ );\\n  //  }\\n  // routability-driven cannot solve this problem with the given density...\\n  // return false\\n  //  else {\\n  //    return false;\\n  //  }\\n\\n  // updateArea\\n  nbVec_[0]->updateAreas();\\n\\n  log_->info(GPL, 54, \"NewTargetDensity: {}\", nbVec_[0]->targetDensity());\\n  log_->info(GPL, 55, \"NewWhiteSpaceArea: {}\", nbVec_[0]->whiteSpaceArea());\\n  log_->info(GPL, 56, \"MovableArea: {}\", nbVec_[0]->movableArea());\\n  log_->info(\\n      GPL, 57, \"NewNesterovInstsArea: {}\", nbVec_[0]->nesterovInstsArea());\\n  log_->info(GPL, 58, \"NewTotalFillerArea: {}\", nbVec_[0]->totalFillerArea());\\n  log_->info(GPL,\\n             59,\\n             \"NewTotalGCellsArea: {}\",\\n             nbVec_[0]->nesterovInstsArea() + nbVec_[0]->totalFillerArea());\\n\\n  // update densitySizes for all gCell\\n  nbVec_[0]->updateDensitySize();\\n\\n  // reset\\n  resetRoutabilityResources();\\n\\n  return make_pair(true, true);\\n}\\n\\nvoid RouteBase::revertGCellSizeToMinRc()\\n{\\n  // revert back the gcell sizes\\n  for (auto& gCell : nbc_->gCells()) {\\n    if (!gCell->isStdInstance()) {\\n      continue;\\n    }\\n\\n    int idx = &gCell - nbc_->gCells().data();\\n\\n    gCell->setSize(minRcCellSize_[idx].first, minRcCellSize_[idx].second);\\n  }\\n}', metadata={'source': 'src/gpl/src/routeBase.cpp', 'file_path': 'src/gpl/src/routeBase.cpp', 'file_name': 'routeBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='int idx = &gCell - nbc_->gCells().data();\\n\\n    gCell->setSize(minRcCellSize_[idx].first, minRcCellSize_[idx].second);\\n  }\\n}\\n\\n// extract RC values\\nfloat RouteBase::getRC() const\\n{\\n  double totalRouteOverflowH2 = 0;\\n  double totalRouteOverflowV2 = 0;\\n  int overflowTileCnt2 = 0;\\n\\n  std::vector<double> horEdgeCongArray;\\n  std::vector<double> verEdgeCongArray;\\n\\n  odb::dbGCellGrid* gGrid = db_->getChip()->getBlock()->getGCellGrid();\\n  for (auto& tile : tg_->tiles()) {\\n    for (int i = 1; i <= tg_->numRoutingLayers(); i++) {\\n      odb::dbTechLayer* layer = db_->getTech()->findRoutingLayer(i);\\n      bool isHorizontalLayer\\n          = (layer->getDirection() == odb::dbTechLayerDir::HORIZONTAL);\\n\\n      // extract the ratio in the same way as inflation ratio cals\\n      float ratio\\n          = getUsageCapacityRatio(tile, layer, gGrid, rbVars_.ignoreEdgeRatio);\\n\\n      // escape the case when blockageRatio is too huge\\n      if (ratio >= 0.0f) {\\n        if (isHorizontalLayer) {\\n          totalRouteOverflowH2 += fmax(0.0, -1 + ratio);\\n          horEdgeCongArray.push_back(ratio);\\n        } else {\\n          totalRouteOverflowV2 += fmax(0.0, -1 + ratio);\\n          verEdgeCongArray.push_back(ratio);\\n        }\\n\\n        if (ratio > 1.0) {\\n          overflowTileCnt2++;\\n        }\\n      }\\n    }\\n  }\\n\\n  log_->info(GPL, 63, \"TotalRouteOverflowH2: {}\", totalRouteOverflowH2);\\n  log_->info(GPL, 64, \"TotalRouteOverflowV2: {}\", totalRouteOverflowV2);\\n  log_->info(GPL, 65, \"OverflowTileCnt2: {}\", overflowTileCnt2);\\n\\n  int horArraySize = horEdgeCongArray.size();\\n  int verArraySize = verEdgeCongArray.size();\\n\\n  std::sort(horEdgeCongArray.rbegin(), horEdgeCongArray.rend());\\n  std::sort(verEdgeCongArray.rbegin(), verEdgeCongArray.rend());\\n\\n  double horAvg005RC = 0;\\n  double horAvg010RC = 0;\\n  double horAvg020RC = 0;\\n  double horAvg050RC = 0;\\n  for (int i = 0; i < horArraySize; ++i) {\\n    if (i < 0.005 * horArraySize) {\\n      horAvg005RC += horEdgeCongArray[i];\\n    }\\n    if (i < 0.01 * horArraySize) {\\n      horAvg010RC += horEdgeCongArray[i];\\n    }\\n    if (i < 0.02 * horArraySize) {\\n      horAvg020RC += horEdgeCongArray[i];\\n    }\\n    if (i < 0.05 * horArraySize) {\\n      horAvg050RC += horEdgeCongArray[i];\\n    }\\n  }\\n\\n  horAvg005RC /= ceil(0.005 * horArraySize);\\n  horAvg010RC /= ceil(0.010 * horArraySize);\\n  horAvg020RC /= ceil(0.020 * horArraySize);\\n  horAvg050RC /= ceil(0.050 * horArraySize);\\n\\n  double verAvg005RC = 0;\\n  double verAvg010RC = 0;\\n  double verAvg020RC = 0;\\n  double verAvg050RC = 0;\\n  for (int i = 0; i < verArraySize; ++i) {\\n    if (i < 0.005 * verArraySize) {\\n      verAvg005RC += verEdgeCongArray[i];\\n    }\\n    if (i < 0.01 * verArraySize) {\\n      verAvg010RC += verEdgeCongArray[i];\\n    }\\n    if (i < 0.02 * verArraySize) {\\n      verAvg020RC += verEdgeCongArray[i];\\n    }\\n    if (i < 0.05 * verArraySize) {\\n      verAvg050RC += verEdgeCongArray[i];\\n    }\\n  }\\n  verAvg005RC /= ceil(0.005 * verArraySize);\\n  verAvg010RC /= ceil(0.010 * verArraySize);\\n  verAvg020RC /= ceil(0.020 * verArraySize);\\n  verAvg050RC /= ceil(0.050 * verArraySize);\\n\\n  log_->info(GPL, 66, \"0.5%RC: {}\", fmax(horAvg005RC, verAvg005RC));\\n  log_->info(GPL, 67, \"1.0%RC: {}\", fmax(horAvg010RC, verAvg010RC));\\n  log_->info(GPL, 68, \"2.0%RC: {}\", fmax(horAvg020RC, verAvg020RC));\\n  log_->info(GPL, 69, \"5.0%RC: {}\", fmax(horAvg050RC, verAvg050RC));\\n\\n  log_->info(GPL, 70, \"0.5rcK: {}\", rbVars_.rcK1);\\n  log_->info(GPL, 71, \"1.0rcK: {}\", rbVars_.rcK2);\\n  log_->info(GPL, 72, \"2.0rcK: {}\", rbVars_.rcK3);\\n  log_->info(GPL, 73, \"5.0rcK: {}\", rbVars_.rcK4);\\n\\n  float finalRC = (rbVars_.rcK1 * fmax(horAvg005RC, verAvg005RC)\\n                   + rbVars_.rcK2 * fmax(horAvg010RC, verAvg010RC)\\n                   + rbVars_.rcK3 * fmax(horAvg020RC, verAvg020RC)\\n                   + rbVars_.rcK4 * fmax(horAvg050RC, verAvg050RC))\\n                  / (rbVars_.rcK1 + rbVars_.rcK2 + rbVars_.rcK3 + rbVars_.rcK4);\\n\\n  log_->info(GPL, 74, \"FinalRC: {}\", finalRC);\\n  return finalRC;\\n}', metadata={'source': 'src/gpl/src/routeBase.cpp', 'file_path': 'src/gpl/src/routeBase.cpp', 'file_name': 'routeBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='log_->info(GPL, 74, \"FinalRC: {}\", finalRC);\\n  return finalRC;\\n}\\n\\nvoid RouteBase::increaseCounter()\\n{\\n  numCall_++;\\n  inflationIterCnt_++;\\n  if (inflationIterCnt_ > rbVars_.maxInflationIter) {\\n    inflationIterCnt_ = 0;\\n    bloatIterCnt_++;\\n  }\\n\\n  log_->info(GPL,\\n             75,\\n             \"Routability numCall: {} inflationIterCnt: {} bloatIterCnt: {}\",\\n             numCall_,\\n             inflationIterCnt_,\\n             bloatIterCnt_);\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/routeBase.cpp', 'file_path': 'src/gpl/src/routeBase.cpp', 'file_name': 'routeBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <memory>\\n#include <vector>\\n\\nnamespace odb {\\nclass dbDatabase;\\n}\\n\\nnamespace grt {\\nclass GlobalRouter;\\n}\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace gpl {\\n\\nclass NesterovBaseCommon;\\nclass NesterovBase;\\nclass GNet;\\nclass Die;\\n\\n// for GGrid\\nclass Tile\\n{\\n public:\\n  Tile();\\n  Tile(int x, int y, int lx, int ly, int ux, int uy, int layers);\\n  ~Tile();\\n\\n  // getter funcs\\n  int x() const;\\n  int y() const;\\n\\n  int lx() const;\\n  int ly() const;\\n  int ux() const;\\n  int uy() const;\\n\\n  // only area is needed\\n  int64_t area() const;\\n\\n  float inflationRatio() const;\\n  float inflatedRatio() const;\\n\\n  // setter funcs\\n  void setInflationRatio(float ratio);\\n\\n  // accumulated Ratio as iteration goes on\\n  void setInflatedRatio(float ratio);\\n\\n private:\\n  // the followings will store\\n  // blockage / capacity / route-ability\\n  // idx : metalLayer\\n\\n  int x_;\\n  int y_;\\n\\n  int lx_;\\n  int ly_;\\n  int ux_;\\n  int uy_;\\n\\n  // to bloat cells in tile\\n  float inflationRatio_;\\n  float inflatedRatio_;\\n\\n  void reset();\\n};\\n\\ninline int Tile::x() const\\n{\\n  return x_;\\n}\\n\\ninline int Tile::y() const\\n{\\n  return y_;\\n}\\n\\ninline int Tile::lx() const\\n{\\n  return lx_;\\n}\\n\\ninline int Tile::ly() const\\n{\\n  return ly_;\\n}\\n\\ninline int Tile::ux() const\\n{\\n  return ux_;\\n}\\n\\ninline int Tile::uy() const\\n{\\n  return uy_;\\n}\\n\\ninline int64_t Tile::area() const\\n{\\n  return static_cast<int64_t>(ux_ - lx_) * static_cast<int64_t>(uy_ - ly_);\\n}\\n\\nclass TileGrid\\n{\\n public:\\n  TileGrid();\\n  ~TileGrid();\\n\\n  void setLogger(utl::Logger* log);\\n  void setTileCnt(int tileCntX, int tileCntY);\\n  void setTileCntX(int tileCntX);\\n  void setTileCntY(int tileCntY);\\n  void setTileSize(int tileSizeX, int tileSizeY);\\n  void setTileSizeX(int tileSizeX);\\n  void setTileSizeY(int tileSizeY);\\n  void setNumRoutingLayers(int num);\\n\\n  void setLx(int lx);\\n  void setLy(int ly);\\n\\n  int lx() const;\\n  int ly() const;\\n  int ux() const;\\n  int uy() const;\\n\\n  int tileCntX() const;\\n  int tileCntY() const;\\n  int tileSizeX() const;\\n  int tileSizeY() const;\\n\\n  int numRoutingLayers() const;\\n\\n  const std::vector<Tile*>& tiles() const;\\n\\n  void initTiles();\\n\\n private:\\n  // for traversing layer info!\\n  utl::Logger* log_;', metadata={'source': 'src/gpl/src/routeBase.h', 'file_path': 'src/gpl/src/routeBase.h', 'file_name': 'routeBase.h', 'file_type': '.h'}),\n",
       " Document(page_content=\"int numRoutingLayers() const;\\n\\n  const std::vector<Tile*>& tiles() const;\\n\\n  void initTiles();\\n\\n private:\\n  // for traversing layer info!\\n  utl::Logger* log_;\\n\\n  std::vector<Tile> tileStor_;\\n  std::vector<Tile*> tiles_;\\n\\n  int lx_;\\n  int ly_;\\n  int tileCntX_;\\n  int tileCntY_;\\n  int tileSizeX_;\\n  int tileSizeY_;\\n  int numRoutingLayers_;\\n\\n  void reset();\\n};\\n\\ninline const std::vector<Tile*>& TileGrid::tiles() const\\n{\\n  return tiles_;\\n}\\n\\nclass RouteBaseVars\\n{\\n public:\\n  float inflationRatioCoef;\\n  float maxInflationRatio;\\n  float maxDensity;\\n  float targetRC;\\n  float ignoreEdgeRatio;\\n  float minInflationRatio;\\n\\n  // targetRC metric coefficients.\\n  float rcK1, rcK2, rcK3, rcK4;\\n\\n  int maxBloatIter;\\n  int maxInflationIter;\\n\\n  RouteBaseVars();\\n  void reset();\\n};\\n\\nclass RouteBase\\n{\\n public:\\n  RouteBase();\\n  RouteBase(RouteBaseVars rbVars,\\n            odb::dbDatabase* db,\\n            grt::GlobalRouter* grouter,\\n            std::shared_ptr<NesterovBaseCommon> nbc,\\n            std::vector<std::shared_ptr<NesterovBase>> nbVec,\\n            utl::Logger* log);\\n  ~RouteBase();\\n\\n  // update Route and Est info\\n  // from GlobalRouter\\n  void updateRoute();\\n  void getGlobalRouterResult();\\n\\n  // first: is Routability Need\\n  // second: reverting procedure need in NesterovPlace\\n  //         (e.g. calling NesterovPlace's init())\\n  std::pair<bool, bool> routability();\\n\\n  int64_t inflatedAreaDelta() const;\\n  int numCall() const;\\n  int bloatIterCnt() const;\\n  int inflationIterCnt() const;\\n\\n  float getRC() const;\\n\\n  void revertGCellSizeToMinRc();\\n\\n private:\\n  RouteBaseVars rbVars_;\\n  odb::dbDatabase* db_;\\n  grt::GlobalRouter* grouter_;\\n\\n  std::shared_ptr<NesterovBaseCommon> nbc_;\\n  std::vector<std::shared_ptr<NesterovBase>> nbVec_;\\n  utl::Logger* log_;\\n\\n  std::unique_ptr<TileGrid> tg_;\\n\\n  int64_t inflatedAreaDelta_;\\n\\n  int bloatIterCnt_;\\n  int inflationIterCnt_;\\n  int numCall_;\\n\\n  // if solutions are not improved at all,\\n  // needs to revert back to have the minimized RC values.\\n  // minRcInflationSize_ will store\\n  // GCell's width and height\\n  float minRc_;\\n  float minRcTargetDensity_;\\n  int minRcViolatedCnt_;\\n  std::vector<std::pair<int, int>> minRcCellSize_;\\n\\n  void init();\\n  void reset();\\n  void resetRoutabilityResources();\\n\\n  // update inflationIterCnt_, bloatIterCnt_ and numCall_\\n  void increaseCounter();\\n\\n  // routability funcs\\n  void initGCells();\\n};\\n}  // namespace gpl\", metadata={'source': 'src/gpl/src/routeBase.h', 'file_path': 'src/gpl/src/routeBase.h', 'file_name': 'routeBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"solver.h\"\\n\\nnamespace gpl {\\n\\n#ifdef ENABLE_GPU\\nResidualError cudaSparseSolve(int iter,\\n                              SMatrix& placeInstForceMatrixX,\\n                              Eigen::VectorXf& fixedInstForceVecX,\\n                              Eigen::VectorXf& instLocVecX,\\n                              SMatrix& placeInstForceMatrixY,\\n                              Eigen::VectorXf& fixedInstForceVecY,\\n                              Eigen::VectorXf& instLocVecY,\\n                              utl::Logger* logger)\\n{\\n  ResidualError error;\\n  GpuSolver SP1(placeInstForceMatrixX, fixedInstForceVecX, logger);\\n  SP1.cusolverCal(instLocVecX);\\n  error.x = SP1.error();\\n\\n  GpuSolver SP2(placeInstForceMatrixY, fixedInstForceVecY, logger);\\n  SP2.cusolverCal(instLocVecY);\\n  error.y = SP1.error();\\n  return error;\\n}\\n#endif\\nResidualError cpuSparseSolve(int maxSolverIter,\\n                             int iter,\\n                             SMatrix& placeInstForceMatrixX,\\n                             Eigen::VectorXf& fixedInstForceVecX,\\n                             Eigen::VectorXf& instLocVecX,\\n                             SMatrix& placeInstForceMatrixY,\\n                             Eigen::VectorXf& fixedInstForceVecY,\\n                             Eigen::VectorXf& instLocVecY,\\n                             utl::Logger* logger)\\n{\\n  ResidualError error;\\n  BiCGSTAB<SMatrix, IdentityPreconditioner> solver;\\n  solver.setMaxIterations(maxSolverIter);\\n  solver.compute(placeInstForceMatrixX);\\n  instLocVecX = solver.solveWithGuess(fixedInstForceVecX, instLocVecX);\\n  error.x = solver.error();\\n\\n  solver.compute(placeInstForceMatrixY);\\n  instLocVecY = solver.solveWithGuess(fixedInstForceVecY, instLocVecY);\\n  error.y = solver.error();\\n  return error;\\n}\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/solver.cpp', 'file_path': 'src/gpl/src/solver.cpp', 'file_name': 'solver.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='/////////////////////////////////////////////////////////////////////////////\\n//\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2019, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE\\n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\\n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\\n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\\n// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\\n// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\\n// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\\n// POSSIBILITY OF SUCH DAMAGE.\\n//\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <Eigen/IterativeLinearSolvers>\\n#include <Eigen/SparseCore>\\n#include <memory>\\n\\n#ifdef ENABLE_GPU\\n#include \"gpuSolver.h\"\\n#endif\\n#include \"graphics.h\"\\n#include \"odb/db.h\"\\n#include \"placerBase.h\"\\n#include \"utl/Logger.h\"\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace gpl {\\n\\nstruct ResidualError\\n{\\n  float x;  // The relative residual error for X\\n  float y;  // The relative residual error for Y\\n};\\n\\nusing Eigen::BiCGSTAB;\\nusing Eigen::IdentityPreconditioner;\\nusing utl::GPL;\\n\\ntypedef Eigen::SparseMatrix<float, Eigen::RowMajor> SMatrix;\\n\\n#ifdef ENABLE_GPU\\nResidualError cudaSparseSolve(int iter,\\n                              SMatrix& placeInstForceMatrixX,\\n                              Eigen::VectorXf& fixedInstForceVecX,\\n                              Eigen::VectorXf& instLocVecX,\\n                              SMatrix& placeInstForceMatrixY,\\n                              Eigen::VectorXf& fixedInstForceVecY,\\n                              Eigen::VectorXf& instLocVecY,\\n                              utl::Logger* logger);\\n#endif\\n\\nResidualError cpuSparseSolve(int maxSolverIter,\\n                             int iter,\\n                             SMatrix& placeInstForceMatrixX,\\n                             Eigen::VectorXf& fixedInstForceVecX,\\n                             Eigen::VectorXf& instLocVecX,\\n                             SMatrix& placeInstForceMatrixY,\\n                             Eigen::VectorXf& fixedInstForceVecY,\\n                             Eigen::VectorXf& instLocVecY,\\n                             utl::Logger* logger);\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/solver.h', 'file_path': 'src/gpl/src/solver.h', 'file_name': 'solver.h', 'file_type': '.h'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#include \"timingBase.h\"\\n\\n#include <algorithm>\\n#include <cmath>\\n#include <utility>\\n\\n#include \"nesterovBase.h\"\\n#include \"placerBase.h\"\\n#include \"rsz/Resizer.hh\"\\n#include \"sta/Fuzzy.hh\"\\n#include \"utl/Logger.h\"\\n\\nnamespace gpl {\\n\\nusing utl::GPL;\\n\\n// TimingBase\\nTimingBase::TimingBase()\\n    : rs_(nullptr), log_(nullptr), nbc_(nullptr), net_weight_max_(1.9)\\n{\\n}\\n\\nTimingBase::TimingBase(std::shared_ptr<NesterovBaseCommon> nbc,\\n                       rsz::Resizer* rs,\\n                       utl::Logger* log)\\n    : TimingBase()\\n{\\n  rs_ = rs;\\n  nbc_ = std::move(nbc);\\n  log_ = log;\\n}\\n\\nvoid TimingBase::initTimingOverflowChk()\\n{\\n  timingOverflowChk_.clear();\\n  timingOverflowChk_.resize(timingNetWeightOverflow_.size(), false);\\n}\\n\\nbool TimingBase::isTimingNetWeightOverflow(float overflow)\\n{\\n  int intOverflow = std::round(overflow * 100);\\n  // exception case handling\\n  if (timingNetWeightOverflow_.empty()\\n      || intOverflow > timingNetWeightOverflow_[0]) {\\n    return false;\\n  }\\n\\n  bool needTdRun = false;\\n  for (int i = 0; i < timingNetWeightOverflow_.size(); i++) {\\n    if (timingNetWeightOverflow_[i] > intOverflow) {\\n      if (!timingOverflowChk_[i]) {\\n        timingOverflowChk_[i] = true;\\n        needTdRun = true;\\n      }\\n      continue;\\n    }\\n    return needTdRun;\\n  }\\n  return needTdRun;\\n}\\n\\nvoid TimingBase::addTimingNetWeightOverflow(int overflow)\\n{\\n  std::vector<int>::iterator it = std::find(timingNetWeightOverflow_.begin(),\\n                                            timingNetWeightOverflow_.end(),\\n                                            overflow);\\n\\n  // only push overflow when the overflow is not in vector.\\n  if (it == timingNetWeightOverflow_.end()) {\\n    timingNetWeightOverflow_.push_back(overflow);\\n  }\\n\\n  // do sort in reverse order\\n  std::sort(timingNetWeightOverflow_.begin(),\\n            timingNetWeightOverflow_.end(),\\n            std::greater<int>());\\n}\\n\\nvoid TimingBase::setTimingNetWeightOverflows(std::vector<int>& overflows)\\n{\\n  // sort by decreasing order\\n  std::sort(overflows.begin(), overflows.end(), std::greater<int>());\\n  for (auto& overflow : overflows) {\\n    addTimingNetWeightOverflow(overflow);\\n  }\\n  initTimingOverflowChk();\\n}', metadata={'source': 'src/gpl/src/timingBase.cpp', 'file_path': 'src/gpl/src/timingBase.cpp', 'file_name': 'timingBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='void TimingBase::deleteTimingNetWeightOverflow(int overflow)\\n{\\n  std::vector<int>::iterator it = std::find(timingNetWeightOverflow_.begin(),\\n                                            timingNetWeightOverflow_.end(),\\n                                            overflow);\\n  // only erase overflow when the overflow is in vector.\\n  if (it != timingNetWeightOverflow_.end()) {\\n    timingNetWeightOverflow_.erase(it);\\n  }\\n}\\n\\nvoid TimingBase::clearTimingNetWeightOverflow()\\n{\\n  timingNetWeightOverflow_.clear();\\n}\\n\\nsize_t TimingBase::getTimingNetWeightOverflowSize() const\\n{\\n  return timingNetWeightOverflow_.size();\\n}\\n\\nvoid TimingBase::setTimingNetWeightMax(float max)\\n{\\n  net_weight_max_ = max;\\n}\\n\\nbool TimingBase::updateGNetWeights(float overflow)\\n{\\n  rs_->findResizeSlacks();\\n\\n  // get worst resize nets\\n  sta::NetSeq& worst_slack_nets = rs_->resizeWorstSlackNets();\\n\\n  if (worst_slack_nets.empty()) {\\n    log_->warn(GPL, 114, \"No net slacks found. Timing-driven mode disabled.\");\\n    return false;\\n  }\\n\\n  // min/max slack for worst nets\\n  auto slack_min = rs_->resizeNetSlack(worst_slack_nets[0]).value();\\n  auto slack_max\\n      = rs_->resizeNetSlack(worst_slack_nets[worst_slack_nets.size() - 1])\\n            .value();\\n\\n  log_->info(GPL, 100, \"worst slack {:.3g}\", slack_min);\\n\\n  if (sta::fuzzyInf(slack_min)) {\\n    log_->warn(GPL, 102, \"No slacks found. Timing-driven mode disabled.\");\\n    return false;\\n  }\\n\\n  int weighted_net_count = 0;\\n  for (auto& gNet : nbc_->gNets()) {\\n    // default weight\\n    gNet->setTimingWeight(1.0);\\n    if (gNet->gPins().size() > 1) {\\n      auto net_slack_opt = rs_->resizeNetSlack(gNet->net()->dbNet());\\n      if (!net_slack_opt) {\\n        continue;\\n      }\\n      auto net_slack = net_slack_opt.value();\\n      if (net_slack < slack_max) {\\n        if (slack_max == slack_min) {\\n          gNet->setTimingWeight(1.0);\\n        } else {\\n          // weight(min_slack) = net_weight_max_\\n          // weight(max_slack) = 1\\n          const float weight = 1\\n                               + (net_weight_max_ - 1) * (slack_max - net_slack)\\n                                     / (slack_max - slack_min);\\n          gNet->setTimingWeight(weight);\\n        }\\n        weighted_net_count++;\\n      }\\n      debugPrint(log_,\\n                 GPL,\\n                 \"timing\",\\n                 1,\\n                 \"net:{} slack:{} weight:{}\",\\n                 gNet->net()->dbNet()->getConstName(),\\n                 net_slack,\\n                 gNet->totalWeight());\\n    }\\n  }\\n\\n  log_->info(GPL, 103, \"Weighted {} nets.\", weighted_net_count);\\n  return true;\\n}\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/timingBase.cpp', 'file_path': 'src/gpl/src/timingBase.cpp', 'file_name': 'timingBase.cpp', 'file_type': '.cpp'}),\n",
       " Document(page_content='///////////////////////////////////////////////////////////////////////////////\\n// BSD 3-Clause License\\n//\\n// Copyright (c) 2018-2020, The Regents of the University of California\\n// All rights reserved.\\n//\\n// Redistribution and use in source and binary forms, with or without\\n// modification, are permitted provided that the following conditions are met:\\n//\\n// * Redistributions of source code must retain the above copyright notice, this\\n//   list of conditions and the following disclaimer.\\n//\\n// * Redistributions in binary form must reproduce the above copyright notice,\\n//   this list of conditions and the following disclaimer in the documentation\\n//   and/or other materials provided with the distribution.\\n//\\n// * Neither the name of the copyright holder nor the names of its\\n//   contributors may be used to endorse or promote products derived from\\n//   this software without specific prior written permission.\\n//\\n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\\n// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\\n// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\\n// ARE\\n// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE\\n// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\\n// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\\n// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER\\n// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\\n// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\\n// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\\n///////////////////////////////////////////////////////////////////////////////\\n\\n#pragma once\\n\\n#include <memory>\\n#include <vector>\\n\\nnamespace rsz {\\nclass Resizer;\\n}\\n\\nnamespace utl {\\nclass Logger;\\n}\\n\\nnamespace gpl {\\n\\nclass NesterovBaseCommon;\\nclass GNet;\\n\\nclass TimingBase\\n{\\n public:\\n  TimingBase();\\n  TimingBase(std::shared_ptr<NesterovBaseCommon> nbc,\\n             rsz::Resizer* rs,\\n             utl::Logger* log);\\n\\n  // check whether overflow reached the timingOverflow\\n  bool isTimingNetWeightOverflow(float overflow);\\n  void addTimingNetWeightOverflow(int overflow);\\n  void setTimingNetWeightOverflows(std::vector<int>& overflows);\\n  void deleteTimingNetWeightOverflow(int overflow);\\n  void clearTimingNetWeightOverflow();\\n  size_t getTimingNetWeightOverflowSize() const;\\n\\n  void setTimingNetWeightMax(float overflow);\\n\\n  // updateNetWeight.\\n  // True: successfully reweighted gnets\\n  // False: no slacks found\\n  bool updateGNetWeights(float overflow);\\n\\n private:\\n  rsz::Resizer* rs_;\\n  utl::Logger* log_;\\n  std::shared_ptr<NesterovBaseCommon> nbc_;\\n\\n  std::vector<int> timingNetWeightOverflow_;\\n  std::vector<int> timingOverflowChk_;\\n  float net_weight_max_;\\n  void initTimingOverflowChk();\\n};\\n\\n}  // namespace gpl', metadata={'source': 'src/gpl/src/timingBase.h', 'file_path': 'src/gpl/src/timingBase.h', 'file_name': 'timingBase.h', 'file_type': '.h'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nset design aes_cipher_top\\nset lib_dir library/nangate45/\\nset design_dir design/nangate45/${design}\\n\\nputs \"${design_dir}/${design}.def\"\\n\\n# Import LEF/DEF files\\nread_lef ${lib_dir}/NangateOpenCellLibrary.lef\\nread_def ${design_dir}/${design}.def\\n\\n\\n# timing-driven parameters\\nread_liberty ${lib_dir}/NangateOpenCellLibrary_typical.lib\\nread_sdc ${design_dir}/${design}.sdc\\n\\nglobal_placement -verbose 5 -density 1.0 -init_density_penalty 0.0001\\n\\nwrite_def ${design}_output_mac.def', metadata={'source': 'src/gpl/test/aes_test_01.tcl', 'file_path': 'src/gpl/test/aes_test_01.tcl', 'file_name': 'aes_test_01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport gpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"./nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"./ar01.def\")\\n\\ngpl_aux.global_placement(design, density=0.6, init_density_penalty=0.01, skip_initial_place=True)\\n\\ndef_file = helpers.make_result_file(\"ar01.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"ar01.defok\")', metadata={'source': 'src/gpl/test/ar01.py', 'file_path': 'src/gpl/test/ar01.py', 'file_name': 'ar01.py', 'file_type': '.py'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name ar01 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement -density 0.6 -init_density_penalty 0.01 -skip_initial_place\\n\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok', metadata={'source': 'src/gpl/test/ar01.tcl', 'file_path': 'src/gpl/test/ar01.tcl', 'file_name': 'ar01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport gpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"./nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"./ar02.def\")\\n\\ngpl_aux.global_placement(design, density=0.6, init_density_penalty=0.01, skip_initial_place=True)\\n\\ndef_file = helpers.make_result_file(\"ar02.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"ar02.defok\")', metadata={'source': 'src/gpl/test/ar02.py', 'file_path': 'src/gpl/test/ar02.py', 'file_name': 'ar02.py', 'file_type': '.py'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name ar02 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement -density 0.6 -init_density_penalty 0.01 -skip_initial_place\\n\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok', metadata={'source': 'src/gpl/test/ar02.tcl', 'file_path': 'src/gpl/test/ar02.tcl', 'file_name': 'ar02.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='# Tests that skipping early iterations min overflow updating produces\\n# convergence with -timing_driven (see NesterovPlace::doNesterovPlace)\\n\\nfrom openroad import Design, Tech\\nimport helpers\\nimport gpl_aux\\ntech = Tech()\\n\\ntech.readLiberty(\"asap7/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz\")\\ntech.readLiberty(\"asap7/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz\")\\ntech.readLiberty(\"asap7/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz\")\\ntech.readLiberty(\"asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz\")\\ntech.readLiberty(\"asap7/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib\")\\n\\ntech.readLef(\"./asap7/asap7_tech_1x_201209.lef\")\\ntech.readLef(\"./asap7/asap7sc7p5t_28_R_1x_220121a.lef\")\\n\\ndesign = Design(tech)\\ndesign.readDef(\"convergence01.def\")\\n\\ndesign.evalTclString(\\'read_sdc convergence01.sdc\\')\\n\\ndesign.evalTclString(\\'source asap7/setRC.tcl\\')\\n\\ngpl_aux.global_placement(design, density=0.5, timing_driven=True,\\n                         pad_left=2, pad_right=2)\\n\\ndef_file = helpers.make_result_file(\"convergence01.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"convergence01.defok\")', metadata={'source': 'src/gpl/test/convergence01.py', 'file_path': 'src/gpl/test/convergence01.py', 'file_name': 'convergence01.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Tests that skipping early iterations min overflow updating produces\\n# convergence with -timing_driven (see NesterovPlace::doNesterovPlace)\\n\\nsource helpers.tcl\\nset test_name convergence01\\n\\nread_liberty asap7/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz\\nread_liberty asap7/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz\\nread_liberty asap7/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz\\nread_liberty asap7/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz\\nread_liberty asap7/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib\\n\\nread_lef ./asap7/asap7_tech_1x_201209.lef\\nread_lef ./asap7/asap7sc7p5t_28_R_1x_220121a.lef\\nread_def convergence01.def\\n\\nread_sdc convergence01.sdc\\n\\nsource asap7/setRC.tcl\\n\\nglobal_placement -density 0.5 -timing_driven \\\\\\n    -pad_left 2 \\\\\\n    -pad_right 2\\n\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok', metadata={'source': 'src/gpl/test/convergence01.tcl', 'file_path': 'src/gpl/test/convergence01.tcl', 'file_name': 'convergence01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport gpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"./nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"./core01.def\")\\n\\ngpl_aux.global_placement(design, density=0.6, init_density_penalty=0.01, skip_initial_place=True)\\n\\ndef_file = helpers.make_result_file(\"core01.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"core01.defok\")', metadata={'source': 'src/gpl/test/core01.py', 'file_path': 'src/gpl/test/core01.py', 'file_name': 'core01.py', 'file_type': '.py'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name core01 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement -density 0.6 -init_density_penalty 0.01 -skip_initial_place\\n\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok', metadata={'source': 'src/gpl/test/core01.tcl', 'file_path': 'src/gpl/test/core01.tcl', 'file_name': 'core01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name density01 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\n# test scripts\\nforeach val {0 1 2} {\\n  set density [gpl::get_global_placement_uniform_density -pad_left $val -pad_right $val]\\n  puts \"pad : $val -> [format {%.3f} $density]\"\\n}\\n\\n# in-memory test after retrieving the all required densities.\\nglobal_placement -init_density_penalty 0.01 -skip_initial_place\\n\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok', metadata={'source': 'src/gpl/test/density01.tcl', 'file_path': 'src/gpl/test/density01.tcl', 'file_name': 'density01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name diverge01 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\ncatch {global_placement -init_density_penalty 100 -skip_initial_place} error\\nputs $error', metadata={'source': 'src/gpl/test/diverge01.tcl', 'file_path': 'src/gpl/test/diverge01.tcl', 'file_name': 'diverge01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport gpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"./nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"./error01.def\")\\n\\ntry:\\n    gpl_aux.global_placement(design, init_density_penalty=0.01,\\n                             skip_initial_place=True, density=0.001)\\nexcept Exception as inst:\\n    print(inst.args[0])', metadata={'source': 'src/gpl/test/error01.py', 'file_path': 'src/gpl/test/error01.py', 'file_name': 'error01.py', 'file_type': '.py'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name error01 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\ncatch {global_placement -init_density_penalty 0.01 \\\\\\n         -skip_initial_place -density 0.001} error\\nputs $error', metadata={'source': 'src/gpl/test/error01.tcl', 'file_path': 'src/gpl/test/error01.tcl', 'file_name': 'error01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source \"helpers.tcl\"\\nset design gcd\\nset lib_dir library/nangate45/\\nset design_dir design/nangate45/${design}\\n\\n# Import LEF/DEF files\\nread_lef ${lib_dir}/NangateOpenCellLibrary.lef\\nread_def ${design_dir}/${design}_fragmented_row.def\\n\\n\\n# timing-driven parameters\\nread_liberty ${lib_dir}/NangateOpenCellLibrary_typical.lib\\nread_sdc ${design_dir}/${design}.sdc\\n\\nglobal_placement -timing_driven -verbose 3 -skip_initial_place', metadata={'source': 'src/gpl/test/fragmented_row_test_01.tcl', 'file_path': 'src/gpl/test/fragmented_row_test_01.tcl', 'file_name': 'fragmented_row_test_01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='import utl\\n\\n# Definitions\\nDEFAULT_TARGET_DENSITY = 0.7\\n\\n\\n# Besides design, there are no positional args here. General strategy is that \\n# when an arg is None, we just skip setting it, otherwise we will set the\\n# parameter after a quick type check.\\ndef global_placement(design, *,\\n    skip_initial_place=False,\\n    skip_nesterov_place=False,\\n    timing_driven=False,\\n    routability_driven=False,\\n    incremental=False,\\n    force_cpu=False,\\n    skip_io=False,\\n    bin_grid_count=None,       # positive int, default 0\\n    density=None,              # \\'uniform\\' or 0.0 < d < 1.0  default 0.7\\n    init_density_penalty=None, # positive float  default 0.00008\\n    init_wirelength_coef=None, # positive float  default 0.25\\n    min_phi_coef=None,         # positive float  default 0.95\\n    max_phi_coef=None,         # positive float  default 1.05\\n    reference_hpwl=None,       # positive int    default 446000000\\n    overflow=None,             # positive float\\n    initial_place_max_iter=None,     # positive int, default 20\\n    initial_place_max_fanout=None,   # positive int, default 200\\n    routability_check_overflow=None, # positive float\\n    routability_max_density=None,    # positive float  default  0.99\\n    routability_max_bloat_iter=None, # positive int  default  1\\n    routability_max_inflation_iter=None,      # positive int  default 4\\n    routability_target_rc_metric=None,        # positive float\\n    routability_inflation_ratio_coef=None,    # positive float\\n    routability_max_inflation_ratio=None,     # positive float\\n    routability_rc_coefficients=None,         # a list of four floats\\n    timing_driven_net_reweight_overflow=None, # list of ints\\n    timing_driven_net_weight_max=None,        # float\\n    timing_driven_nets_percentage=None,       # float\\n    pad_left=None, # positive int\\n    pad_right=None # positive int\\n):\\n    gpl = design.getReplace()\\n\\n    if skip_initial_place:\\n        gpl.setInitialPlaceMaxIter(0)\\n    elif is_pos_int(initial_place_max_iter):\\n        gpl.setInitialPlaceMaxIter(initial_place_max_iter)\\n\\n    gpl.setForceCPU(force_cpu)\\n\\n    gpl.setSkipIoMode(skip_io)\\n    if skip_io:\\n        gpl.setInitialPlaceMaxIter(0) \\n\\n    gpl.setTimingDrivenMode(timing_driven)\\n\\n    if timing_driven:\\n        if design.evalTclString(\\'get_libs -quiet \"*\"\\') == \\'\\':\\n            utl.error(utl.GPL, 502, \"No liberty libraries found.\")\\n\\n        if skip_io:\\n            utl.warn(utl.GPL, 503, \"-skip_io will disable timing driven mode.\")\\n            gpl.setTimingDrivenMode(False)\\n\\n        if timing_driven_net_reweight_overflow != None:\\n            overflow_list = timing_driven_net_reweight_overflow\\n        else:\\n            overflow_list = [79, 64, 49, 29, 21, 15]\\n            \\n        for ov in overflow_list:\\n            gpl.addTimingNetWeightOverflow(ov)\\n\\n        if is_pos_float(timing_driven_net_weight_max):\\n            gpl.setTimingNetWeightMax(timing_driven_net_weight_max)\\n\\n        if is_pos_float(timing_driven_nets_percentage):\\n            design.evalTclString(f\"rsz::set_worst_slack_nets_percent {timing_driven_nets_percentage}\")\\n\\n    gpl.setRoutabilityDrivenMode(routability_driven)\\n\\n    if routability_driven:\\n        utl.warn(utl.GPL, 504, \"-skip_io will disable routability driven mode.\")\\n        gpl.setRoutabilityDrivenMode(False)\\n\\n    if is_pos_int(initial_place_max_fanout):\\n        gpl.setInitialPlaceMaxFanout(initial_place_max_fanout)\\n    elif initial_place_max_fanout != None:\\n        utl.error(utl.GPL, 505, \"initial_place_max_fanout must be a positive integer\")\\n\\n    uniform_mode = False\\n\\n    if density != None:\\n        target_density = density\\n    else: \\n        target_density = DEFAULT_TARGET_DENSITY\\n\\n    if target_density == \"uniform\":\\n        uniform_mode = True\\n    elif is_pos_float(target_density):\\n        gpl.setTargetDensity(target_density)\\n\\n    gpl.setUniformTargetDensityMode(uniform_mode)\\n\\n    if is_pos_float(routability_max_density):\\n        gpl.setRoutabilityMaxDensity(routability_max_density)', metadata={'source': 'src/gpl/test/gpl_aux.py', 'file_path': 'src/gpl/test/gpl_aux.py', 'file_name': 'gpl_aux.py', 'file_type': '.py'}),\n",
       " Document(page_content='gpl.setUniformTargetDensityMode(uniform_mode)\\n\\n    if is_pos_float(routability_max_density):\\n        gpl.setRoutabilityMaxDensity(routability_max_density)\\n\\n    if is_pos_float(min_phi_coef):\\n        gpl.setMinPhiCoef(min_phi_coef)\\n\\n    if is_pos_float(max_phi_coef):\\n        gpl.setMaxPhiCoef(max_phi_coef)\\n\\n    if is_pos_float(init_density_penalty):\\n        gpl.setInitDensityPenalityFactor(init_density_penalty)\\n\\n    if is_pos_float(init_wirelength_coef):\\n        gpl.setInitWireLengthCoef(init_wirelength_coef)\\n\\n    if is_pos_float(reference_hpwl):\\n        gpl.setReferenceHpwl(reference_hpwl)\\n\\n    if is_pos_int(bin_grid_count):\\n        gpl.setBinGridCnt(bin_grid_count, bin_grid_count)\\n\\n    if is_pos_float(overflow):\\n        gpl.setTargetOverflow(overflow)\\n\\n    if is_pos_float(routability_check_overflow):\\n        gpl.setRoutabilityCheckOverflow(routability_check_overflow)\\n\\n    if is_pos_float(routability_max_bloat_iter):\\n        gpl.setRoutabilityMaxBloatIter(routability_max_bloat_iter)\\n\\n    if is_pos_float(routability_max_inflation_iter):\\n        gpl.setRoutabilityMaxInflationIter(routability_max_inflation_iter)\\n\\n    if is_pos_float(routability_target_rc_metric):\\n        gpl.setRoutabilityTargetRcMetric(routability_target_rc_metric)\\n\\n    if is_pos_float(routability_inflation_ratio_coef):\\n        gpl.setRoutabilityInflationRatioCoef(routability_inflation_ratio_coef)\\n\\n    if is_pos_float(routability_max_inflation_ratio):\\n        gpl.setRoutabilityMaxInflationRatio(routability_max_inflation_ratio)\\n\\n    if routability_rc_coefficients != None:\\n        k1, k2, k3, k4 = routability_rc_coefficients\\n        gpl.setRoutabilityRcCoefficients(k1, k2, k3, k4)\\n\\n    # Now here is a section that is marked \"temp code\" in the tcl file\\n\\n    if is_pos_int(pad_left):\\n        gpl.setPadLeft(pad_left)\\n\\n    if is_pos_int(pad_right):\\n        gpl.setPadRight(pad_right)\\n\\n    if len(design.getBlock().getRows()) > 0:  # db_has_rows\\n        if incremental:\\n            gpl.doIncrementalPlace()\\n        else:\\n            gpl.doInitialPlace()\\n            if not skip_nesterov_place:\\n                gpl.doNesterovPlace()\\n        gpl.reset()\\n    else:\\n        utl.error(utl.GPL, 506, \"No rows defined in design. Use initialize_floorplan to add rows.\")\\n\\n\\ndef is_pos_int(x):\\n    if x == None:\\n        return False\\n    elif isinstance(x, int) and x > 0 :\\n        return True\\n    else:\\n        utl.error(utl.GPL, 507, f\"TypeError: {x} is not a postive integer\")\\n    return False\\n\\n\\ndef is_pos_float(x):\\n    if x == None:\\n        return False\\n    elif isinstance(x, float) and x > 0.0:\\n        return True\\n    else:\\n        utl.error(utl.GPL, 508, f\"TypeError: {x} is not a positive float\")\\n    return False', metadata={'source': 'src/gpl/test/gpl_aux.py', 'file_path': 'src/gpl/test/gpl_aux.py', 'file_name': 'gpl_aux.py', 'file_type': '.py'}),\n",
       " Document(page_content='import odb\\nimport os\\nimport utl\\n\\ndef make_rect(design, xl, yl, xh, yh):\\n    xl = design.micronToDBU(xl)\\n    yl = design.micronToDBU(yl)\\n    xh = design.micronToDBU(xh)\\n    yh = design.micronToDBU(yh)\\n    return odb.Rect(xl, yl, xh, yh)\\n\\ndef make_result_file(filename):\\n    result_dir = os.path.join(os.getcwd(), \\'results\\')\\n    if not os.path.exists(result_dir):\\n        os.mkdir(result_dir)\\n\\n    root_ext = os.path.splitext(filename)\\n    filename = \"{}-py{}\".format(*root_ext)\\n    return os.path.join(result_dir, filename)\\n\\ndef diff_files(file1, file2):\\n    with open(file1, \\'r\\') as f:\\n        lines1 = f.readlines()\\n\\n    with open(file2, \\'r\\') as f:\\n        lines2 = f.readlines()\\n\\n    num_lines1 = len(lines1)\\n    num_lines2 = len(lines2)\\n    for i in range(min(num_lines1, num_lines2)):\\n        if lines1[i] != lines2[i]:\\n            utl.report(f\"Differences found at line {i+1}.\")\\n            utl.report(lines1[i][:-1])\\n            utl.report(lines2[i][:-1])\\n            return 1\\n\\n    if num_lines1 != num_lines2:\\n        utl.report(f\"Number of lines differs {num_lines1} vs {num_lines2}.\")\\n        return 1\\n\\n    utl.report(\"No differences found.\")\\n    return 0\\n\\n# Output voltage file is specified as ...\\nutl.suppress_message(utl.PSM, 2)\\n# Output current file specified ...\\nutl.suppress_message(utl.PSM, 3)\\n# Error file is specified as ...\\nutl.suppress_message(utl.PSM, 83)\\n# Output spice file is specified as\\nutl.suppress_message(utl.PSM, 5)\\n# SPICE file is written at\\nutl.suppress_message(utl.PSM, 6)\\n# Reading DEF file\\nutl.suppress_message(utl.ODB, 127)\\n# Finished DEF file\\nutl.suppress_message(utl.ODB, 134)\\n\\n# suppress PPL info messages\\nutl.suppress_message(utl.PPL, 41)\\nutl.suppress_message(utl.PPL, 48)\\nutl.suppress_message(utl.PPL, 49)\\nutl.suppress_message(utl.PPL, 60)\\n\\n# suppress tap info messages\\nutl.suppress_message(utl.TAP, 100)\\nutl.suppress_message(utl.TAP, 101)\\n\\n\\n# suppress par messages with runtime\\nutl.suppress_message(utl.PAR, 1)\\nutl.suppress_message(utl.PAR, 30)\\nutl.suppress_message(utl.PAR, 109)\\nutl.suppress_message(utl.PAR, 110)', metadata={'source': 'src/gpl/test/helpers.py', 'file_path': 'src/gpl/test/helpers.py', 'file_name': 'helpers.py', 'file_type': '.py'}),\n",
       " Document(page_content='# Helper functions common to multiple regressions.\\n\\nset test_dir [file dirname [file normalize [info script]]]\\nset result_dir [file join $test_dir \"results\"]\\n\\nproc make_result_file { filename } {\\n  variable result_dir\\n  if { ![file exists $result_dir] } {\\n    file mkdir $result_dir\\n  }\\n  set root [file rootname $filename]\\n  set ext [file extension $filename]\\n  set filename \"$root-tcl$ext\"\\n  return [file join $result_dir $filename]\\n}\\n\\n# puts [exec cat $file] without forking.\\nproc report_file { file } {\\n  set stream [open $file r]\\n  \\n  while { [gets $stream line] >= 0 } {\\n    puts $line\\n  }\\n  close $stream\\n}\\n\\n#===========================================================================================\\n# Routines to run equivalence tests when they are enabled. \\nproc write_verilog_for_eqy {test stage remove_cells} {\\n    set netlist [make_result_file \"${test}_$stage.v\"]\\n    if { [string equal $remove_cells \"None\"] } {\\n\\twrite_verilog $netlist \\n    } else {\\n\\twrite_verilog -remove_cells $remove_cells $netlist \\n    }\\n}\\n\\nproc run_equivalence_test {test lib remove_cells} {\\n    write_verilog_for_eqy $test after $remove_cells\\n    # eqy config file for test\\n    set test_script [make_result_file \"${test}.eqy\"]\\n    # golden verilog (pre repair_timing)\\n    set before_netlist [make_result_file \"${test}_before.v\"]\\n    # netlist post repair_timing    \\n    set after_netlist [make_result_file \"${test}_after.v\"]\\n    # output directory for test    \\n    set run_dir [make_result_file \"${test}_output\"]\\n    # verilog lib files to run test    \\n    set lib_files [glob $lib/*]\\n    set outfile [open $test_script w] \\n\\n    set top_cell [current_design]\\n    # Gold netlist\\n    puts $outfile \"\\\\[gold]\\\\nread_verilog -sv $before_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n    # Modified netlist \\n    puts $outfile \"\\\\[gate]\\\\nread_verilog -sv  $after_netlist $lib_files\\\\nprep -top $top_cell -flatten\\\\nmemory_map\\\\n\\\\n\"\\n\\n    # Equivalence check recipe\\n    puts $outfile \"\\\\[strategy basic]\\\\nuse sat\\\\ndepth 10\\\\n\\\\n\"\\n    close $outfile\\n\\n    if {[info exists ::env(EQUIVALENCE_CHECK)]} {\\n\\texec rm -rf $run_dir\\n\\tcatch { exec eqy -d $run_dir $test_script > /dev/null }\\n\\tset count 0\\n\\tcatch {\\n\\t    set count [exec grep -c \"Successfully proved designs equivalent\" $run_dir/logfile.txt]\\n\\t}\\n\\tif { $count == 0 } {\\n\\t    puts \"Repair timing output failed equivalence test\"\\n\\t} else {\\n\\t    puts \"Repair timing output passed/skipped equivalence test\"\\n\\t}\\n    } else {\\n\\tputs \"Repair timing output passed/skipped equivalence test\"\\n    }\\n  \\n}\\n#===========================================================================================\\n\\nproc diff_files { file1 file2 } {\\n  set stream1 [open $file1 r]\\n  set stream2 [open $file2 r]\\n  \\n  set line 1\\n  set found_diff 0\\n  set line1_length [gets $stream1 line1]\\n  set line2_length [gets $stream2 line2]\\n  while { $line1_length >= 0 && $line2_length >= 0 } {\\n    if { $line1 != $line2 } {\\n      set found_diff 1\\n      break\\n    }\\n    incr line\\n    set line1_length [gets $stream1 line1]\\n    set line2_length [gets $stream2 line2]\\n  }\\n  close $stream1\\n  close $stream2\\n  if { $found_diff || $line1_length != $line2_length} {\\n    puts \"Differences found at line $line.\"\\n    puts \"$line1\"\\n    puts \"$line2\"\\n    return 1\\n  } else {\\n    puts \"No differences found.\"\\n    return 0\\n  }\\n}\\n\\nproc run_unit_test_and_exit { relative_path } {\\n  set test_dir [pwd]\\n  set openroad_dir [file dirname [file dirname [file dirname $test_dir]]]\\n  set test_path [file join $openroad_dir {*}$relative_path]\\n\\n  set test_status [catch { exec sh -c \"BASE_DIR=$test_dir $test_path\" } output option]\\n\\n  puts $test_status\\n  puts $output\\n  if { $test_status != 0 } {\\n    set test_err_info [lassign [dict get $option -errorcode] err_type]\\n    switch -exact -- $err_type {\\n      NONE {\\n        #passed\\n      }\\n      CHILDSTATUS {\\n        # non-zero exit status\\n        set exit_status [lindex $test_err_info 1]\\n        puts \"ERROR: test returned exit code $exit_status\"\\n        exit 1', metadata={'source': 'src/gpl/test/helpers.tcl', 'file_path': 'src/gpl/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='}\\n      default {\\n        puts \"ERROR: $option\"\\n        exit 1\\n      }\\n    }\\n  }\\n  puts \"pass\"\\n  exit 0\\n}\\n\\n# Note: required e.g. in CentOS 7 environment.\\nif {[package vcompare [package present Tcl] 8.6] == -1} {\\n    proc lmap {args} {\\n        set result {}\\n        set var [lindex $args 0]\\n        foreach item [lindex $args 1] {\\n            uplevel 1 \"set $var $item\"\\n            lappend result [uplevel 1 [lindex $args end]]\\n        }\\n        return $result\\n    }\\n}\\n\\nset ::failing_checks 0\\nset ::passing_checks 0\\n\\nproc check {description test expected_value} {\\n    if {[catch {set return_value [uplevel 1 $test]} msg]} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Command \\\\{$test\\\\}\\\\n$msg\"\\n    } elseif {$return_value != $expected_value} {\\n        incr ::failing_checks\\n        error \"FAIL: $description: Expected $expected_value, got $return_value\"\\n    } else {\\n        incr ::passing_checks\\n    }\\n}\\n\\nproc exit_summary {} {\\n    set total_checks [expr $::passing_checks + $::failing_checks]\\n    if {$total_checks > 0} {\\n        puts \"Summary $::passing_checks / $total_checks ([expr round(100.0 * $::passing_checks / $total_checks)]% pass)\"\\n\\n        if {$total_checks == $::passing_checks} {\\n          puts \"pass\"\\n        }\\n    } else {\\n        puts \"Summary 0 checks run\"\\n    }\\n    exit $::failing_checks\\n}\\n\\n# Output voltage file is specified as ...\\nsuppress_message PSM 2\\n# Output current file specified ...\\nsuppress_message PSM 3\\n# Error file is specified as ...\\nsuppress_message PSM 83\\n# Output spice file is specified as\\nsuppress_message PSM 5\\n# SPICE file is written at\\nsuppress_message PSM 6\\n# Reading DEF file\\nsuppress_message ODB 127\\n# Finished DEF file\\nsuppress_message ODB 134\\n\\n# suppress ppl info messages. The ones defined in tcl can never\\n# match between tcl and Python\\nsuppress_message PPL 41\\nsuppress_message PPL 48\\nsuppress_message PPL 49\\nsuppress_message PPL 60\\n\\n# suppress tap info messages\\nsuppress_message TAP 100\\nsuppress_message TAP 101\\n\\n# suppress par messages with runtime\\nsuppress_message PAR 1\\nsuppress_message PAR 30\\nsuppress_message PAR 109\\nsuppress_message PAR 110', metadata={'source': 'src/gpl/test/helpers.tcl', 'file_path': 'src/gpl/test/helpers.tcl', 'file_name': 'helpers.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport gpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"./nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"./incremental01.def\")\\n\\ngpl_aux.global_placement(design, init_density_penalty=0.1, incremental=True)\\n\\ndef_file = helpers.make_result_file(\"incremental01.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"incremental01.defok\")', metadata={'source': 'src/gpl/test/incremental01.py', 'file_path': 'src/gpl/test/incremental01.py', 'file_name': 'incremental01.py', 'file_type': '.py'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name incremental01 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement -init_density_penalty 0.1 -incremental\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok', metadata={'source': 'src/gpl/test/incremental01.tcl', 'file_path': 'src/gpl/test/incremental01.tcl', 'file_name': 'incremental01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='from openroad import Design, Tech\\nimport helpers\\nimport gpl_aux\\n\\ntech = Tech()\\ntech.readLef(\"./nangate45.lef\")\\ndesign = Design(tech)\\ndesign.readDef(\"./incremental02.def\")\\n\\ngpl_aux.global_placement(design, incremental=True, density=0.3, pad_left=2, pad_right=2)\\n\\ndef_file = helpers.make_result_file(\"incremental02.def\")\\ndesign.writeDef(def_file)\\nhelpers.diff_files(def_file, \"incremental02.defok\")', metadata={'source': 'src/gpl/test/incremental02.py', 'file_path': 'src/gpl/test/incremental02.py', 'file_name': 'incremental02.py', 'file_type': '.py'}),\n",
       " Document(page_content='# This is a version of aes where some of the gates have been unplaced to\\n# simulate rmp.\\n\\nsource helpers.tcl\\nset test_name incremental02\\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement -incremental -density 0.3 -pad_left 2 -pad_right 2\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok', metadata={'source': 'src/gpl/test/incremental02.tcl', 'file_path': 'src/gpl/test/incremental02.tcl', 'file_name': 'incremental02.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name large01 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement \\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok\\nsource report_hpwl.tcl', metadata={'source': 'src/gpl/test/large01.tcl', 'file_path': 'src/gpl/test/large01.tcl', 'file_name': 'large01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name large02 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement \\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok\\nsource report_hpwl.tcl', metadata={'source': 'src/gpl/test/large02.tcl', 'file_path': 'src/gpl/test/large02.tcl', 'file_name': 'large02.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name large03\\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok\\nsource report_hpwl.tcl', metadata={'source': 'src/gpl/test/large03.tcl', 'file_path': 'src/gpl/test/large03.tcl', 'file_name': 'large03.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name macro01 \\nread_lef ./nangate45.lef\\nread_lef ./bp_be_top_macro.lef\\nread_def ./$test_name.def\\n\\nglobal_placement -density 0.7\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok\\nsource report_hpwl.tcl', metadata={'source': 'src/gpl/test/macro01.tcl', 'file_path': 'src/gpl/test/macro01.tcl', 'file_name': 'macro01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name macro02 \\nread_lef ./nangate45.lef\\nread_lef ./bp_fe_top_macro.lef\\nread_def ./$test_name.def\\n\\nglobal_placement -density 0.7\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok\\nsource report_hpwl.tcl', metadata={'source': 'src/gpl/test/macro02.tcl', 'file_path': 'src/gpl/test/macro02.tcl', 'file_name': 'macro02.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name macro03 \\nread_lef ./nangate45.lef\\nread_lef ./swerv_wrapper_macro.lef\\nread_def ./$test_name.def\\n\\nglobal_placement -density 0.7\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok\\nsource report_hpwl.tcl', metadata={'source': 'src/gpl/test/macro03.tcl', 'file_path': 'src/gpl/test/macro03.tcl', 'file_name': 'macro03.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name medium01 \\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement\\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok\\nsource report_hpwl.tcl', metadata={'source': 'src/gpl/test/medium01.tcl', 'file_path': 'src/gpl/test/medium01.tcl', 'file_name': 'medium01.tcl', 'file_type': '.tcl'}),\n",
       " Document(page_content='source helpers.tcl\\nset test_name medium02\\nread_lef ./nangate45.lef\\nread_def ./$test_name.def\\n\\nglobal_placement \\nset def_file [make_result_file $test_name.def]\\nwrite_def $def_file\\ndiff_file $def_file $test_name.defok\\nsource report_hpwl.tcl', metadata={'source': 'src/gpl/test/medium02.tcl', 'file_path': 'src/gpl/test/medium02.tcl', 'file_name': 'medium02.tcl', 'file_type': '.tcl'}),\n",
       " ...]"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# The original approach loads too many files. \n",
    "# Instead, focus on Tcl, Cpp files\n",
    "\n",
    "cpp_exts = ['.cpp', 'cc', 'c++',\n",
    "            'hpp', 'hh', 'h++', 'h']\n",
    "other_exts = ['.tcl', '.i', '.py', '.md']\n",
    "exts = cpp_exts + other_exts\n",
    "\n",
    "loader = GitLoader(\n",
    "    clone_url=\"https://github.com/The-OpenROAD-Project/OpenROAD\",\n",
    "    repo_path=\"./data\",\n",
    "    branch=\"master\",\n",
    "    file_filter = lambda file_path: any(file_path.endswith(ext) for ext in exts)\n",
    ")\n",
    "\n",
    "data = loader.load_and_split()\n",
    "data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "0f5a1d4f-8faa-402a-a865-b88464721ffe",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "7037"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "81278fc8-5015-4467-93e1-4e6f2ee4209b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Code is adapted from https://github.com/langchain-ai/langchain/issues/3016\n",
    "def save_docs_to_jsonl(array:Iterable[Document], file_path:str)->None:\n",
    "    with open(file_path, 'w') as jsonl_file:\n",
    "        for doc in array:\n",
    "            jsonl_file.write(doc.json() + '\\n')\n",
    "\n",
    "def load_docs_from_jsonl(file_path)->Iterable[Document]:\n",
    "    array = []\n",
    "    with open(file_path, 'r') as jsonl_file:\n",
    "        for line in jsonl_file:\n",
    "            data = json.loads(line)\n",
    "            obj = Document(**data)\n",
    "            array.append(obj)\n",
    "    return array\n",
    "    \n",
    "save_docs_to_jsonl(data,'tempdata/data.jsonl')\n",
    "data2=load_docs_from_jsonl('tempdata/data.jsonl')\n",
    "assert len(data) == len(data2)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4661c921-0332-49d2-8cc0-5c2705c707c1",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
