

================================================================
== Vitis HLS Report for 'vect_mult'
================================================================
* Date:           Thu Sep 21 16:35:49 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vect_mult_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|        19|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 2, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 21 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [vect_mult.cpp:3]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %size"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %size, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %size, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [vect_mult.cpp:3]   --->   Operation 36 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [vect_mult.cpp:3]   --->   Operation 37 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [vect_mult.cpp:3]   --->   Operation 38 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%size_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %size" [vect_mult.cpp:3]   --->   Operation 39 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.14ns)   --->   "%icmp_ln10 = icmp_sgt  i64 %size_read, i64 0" [vect_mult.cpp:10]   --->   Operation 40 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %a_read, i32 2, i32 63" [vect_mult.cpp:10]   --->   Operation 41 'partselect' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i62 %trunc_ln10_1" [vect_mult.cpp:10]   --->   Operation 42 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [vect_mult.cpp:10]   --->   Operation 43 'partselect' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i62 %trunc_ln10_2" [vect_mult.cpp:10]   --->   Operation 44 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [vect_mult.cpp:10]   --->   Operation 45 'partselect' 'trunc_ln10_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln10_2 = sext i62 %trunc_ln10_3" [vect_mult.cpp:10]   --->   Operation 46 'sext' 'sext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln10_2" [vect_mult.cpp:10]   --->   Operation 47 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i64 %size_read" [vect_mult.cpp:10]   --->   Operation 48 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.22ns)   --->   "%empty = select i1 %icmp_ln10, i32 %trunc_ln10, i32 0" [vect_mult.cpp:10]   --->   Operation 49 'select' 'empty' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln10 = store i63 0, i63 %i" [vect_mult.cpp:10]   --->   Operation 50 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln10 = br void %for.inc" [vect_mult.cpp:10]   --->   Operation 51 'br' 'br_ln10' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 52 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i_1 = load i63 %i" [vect_mult.cpp:10]   --->   Operation 53 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i63 %i_1" [vect_mult.cpp:10]   --->   Operation 54 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.14ns)   --->   "%icmp_ln10_1 = icmp_slt  i64 %zext_ln10, i64 %size_read" [vect_mult.cpp:10]   --->   Operation 55 'icmp' 'icmp_ln10_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.13ns)   --->   "%add_ln10 = add i63 %i_1, i63 1" [vect_mult.cpp:10]   --->   Operation 56 'add' 'add_ln10' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_1, void %for.end.loopexit, void %new.body.for.inc" [vect_mult.cpp:10]   --->   Operation 57 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [vect_mult.cpp:10]   --->   Operation 58 'br' 'br_ln10' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.13ns)   --->   "%add_ln12 = add i64 %zext_ln10, i64 %sext_ln10" [vect_mult.cpp:12]   --->   Operation 59 'add' 'add_ln12' <Predicate = (icmp_ln10_1)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %add_ln12" [vect_mult.cpp:12]   --->   Operation 60 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.13ns)   --->   "%add_ln12_1 = add i64 %zext_ln10, i64 %sext_ln10_1" [vect_mult.cpp:12]   --->   Operation 61 'add' 'add_ln12_1' <Predicate = (icmp_ln10_1)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %add_ln12_1" [vect_mult.cpp:12]   --->   Operation 62 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i63 %add_ln10" [vect_mult.cpp:10]   --->   Operation 63 'zext' 'zext_ln10_1' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.14ns)   --->   "%icmp_ln10_2 = icmp_slt  i64 %zext_ln10_1, i64 %size_read" [vect_mult.cpp:10]   --->   Operation 64 'icmp' 'icmp_ln10_2' <Predicate = (icmp_ln10_1)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_2, void %last.iter.for.inc.split, void %new.latch.for.inc.split" [vect_mult.cpp:10]   --->   Operation 65 'br' 'br_ln10' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln10 = store i63 %add_ln10, i63 %i" [vect_mult.cpp:10]   --->   Operation 66 'store' 'store_ln10' <Predicate = (icmp_ln10_1)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc" [vect_mult.cpp:10]   --->   Operation 67 'br' 'br_ln10' <Predicate = (icmp_ln10_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 68 [1/1] (2.92ns)   --->   "%empty_18 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 %empty" [vect_mult.cpp:10]   --->   Operation 68 'writereq' 'empty_18' <Predicate = (icmp_ln10_1 & first_iter_0)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc.split" [vect_mult.cpp:10]   --->   Operation 69 'br' 'br_ln10' <Predicate = (icmp_ln10_1 & first_iter_0)> <Delay = 0.00>
ST_3 : Operation 70 [8/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 70 'readreq' 'gmem_load_req' <Predicate = (icmp_ln10_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 71 [7/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 71 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 72 [8/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 72 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 73 [6/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 73 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 74 [7/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 74 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 75 [5/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 75 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [6/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 76 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 77 [4/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 77 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [5/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 78 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 79 [3/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 79 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [4/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 80 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 81 [2/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 81 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 82 [3/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 82 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 83 [1/8] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vect_mult.cpp:12]   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [2/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 84 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 85 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [vect_mult.cpp:12]   --->   Operation 85 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 86 [1/8] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vect_mult.cpp:12]   --->   Operation 86 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 87 [1/1] (2.92ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [vect_mult.cpp:12]   --->   Operation 87 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.29>
ST_13 : Operation 88 [2/2] (2.29ns)   --->   "%mul_ln12 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [vect_mult.cpp:12]   --->   Operation 88 'mul' 'mul_ln12' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.29>
ST_14 : Operation 89 [1/2] (2.29ns)   --->   "%mul_ln12 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [vect_mult.cpp:12]   --->   Operation 89 'mul' 'mul_ln12' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [vect_mult.cpp:11]   --->   Operation 90 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [vect_mult.cpp:10]   --->   Operation 91 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (2.92ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln12, i4 15" [vect_mult.cpp:12]   --->   Operation 92 'write' 'write_ln12' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 93 [5/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 93 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 94 [4/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 94 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 95 [3/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 95 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 96 [2/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 96 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 97 [1/5] (2.92ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vect_mult.cpp:13]   --->   Operation 97 'writeresp' 'empty_19' <Predicate = (!icmp_ln10_2)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln10 = br void %new.latch.for.inc.split" [vect_mult.cpp:10]   --->   Operation 98 'br' 'br_ln10' <Predicate = (!icmp_ln10_2)> <Delay = 0.00>

State 21 <SV = 2> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [vect_mult.cpp:13]   --->   Operation 99 'ret' 'ret_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.374ns
The critical path consists of the following:
	s_axi read operation ('size_read', vect_mult.cpp:3) on port 'size' (vect_mult.cpp:3) [23]  (1.000 ns)
	'icmp' operation ('icmp_ln10', vect_mult.cpp:10) [24]  (1.147 ns)
	'select' operation ('empty', vect_mult.cpp:10) [33]  (0.227 ns)

 <State 2>: 2.281ns
The critical path consists of the following:
	'load' operation ('i', vect_mult.cpp:10) on local variable 'i' [38]  (0.000 ns)
	'add' operation ('add_ln10', vect_mult.cpp:10) [41]  (1.134 ns)
	'icmp' operation ('icmp_ln10_2', vect_mult.cpp:10) [62]  (1.147 ns)

 <State 3>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_18', vect_mult.cpp:10) on port 'gmem' (vect_mult.cpp:10) [46]  (2.920 ns)

 <State 4>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [53]  (2.920 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [53]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [53]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [53]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [53]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [53]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [53]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [54]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [58]  (2.920 ns)

 <State 13>: 2.291ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', vect_mult.cpp:12) [59]  (2.291 ns)

 <State 14>: 2.291ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', vect_mult.cpp:12) [59]  (2.291 ns)

 <State 15>: 2.920ns
The critical path consists of the following:
	bus write operation ('write_ln12', vect_mult.cpp:12) on port 'gmem' (vect_mult.cpp:12) [60]  (2.920 ns)

 <State 16>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_19', vect_mult.cpp:13) on port 'gmem' (vect_mult.cpp:13) [65]  (2.920 ns)

 <State 17>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_19', vect_mult.cpp:13) on port 'gmem' (vect_mult.cpp:13) [65]  (2.920 ns)

 <State 18>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_19', vect_mult.cpp:13) on port 'gmem' (vect_mult.cpp:13) [65]  (2.920 ns)

 <State 19>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_19', vect_mult.cpp:13) on port 'gmem' (vect_mult.cpp:13) [65]  (2.920 ns)

 <State 20>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_19', vect_mult.cpp:13) on port 'gmem' (vect_mult.cpp:13) [65]  (2.920 ns)

 <State 21>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
