
---------- Begin Simulation Statistics ----------
final_tick                                57926858500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208282                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434624                       # Number of bytes of host memory used
host_op_rate                                   332356                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.92                       # Real time elapsed on the host
host_tick_rate                              805453983                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14979242                       # Number of instructions simulated
sim_ops                                      23902476                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057927                       # Number of seconds simulated
sim_ticks                                 57926858500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4979241                       # Number of instructions committed
system.cpu0.committedOps                      9393108                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             23.267331                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3103886                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     786143                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2012                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4754661                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        18123                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      100174601                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.042979                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1964142                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          193                       # TLB misses on write requests
system.cpu0.numCycles                       115853649                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4431104     47.17%     47.20% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.20% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.25% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.13%     49.39% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.42%     50.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     50.83% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4618640     49.17%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9393108                       # Class of committed instruction
system.cpu0.tickCycles                       15679048                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.585371                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920446                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365554                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28448                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       95882335                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086316                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313326                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          242                       # TLB misses on write requests
system.cpu1.numCycles                       115853717                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19971382                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1496627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2994314                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1540091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3080248                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            164                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1487694                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8933                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1488495                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1488494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9192                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4492000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4492000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4492000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191064320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191064320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191064320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1497687                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1497687    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1497687                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9514753500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7808273500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1955213                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1955213                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1955213                       # number of overall hits
system.cpu0.icache.overall_hits::total        1955213                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8886                       # number of overall misses
system.cpu0.icache.overall_misses::total         8886                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    241850500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    241850500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    241850500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    241850500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1964099                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1964099                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1964099                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1964099                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004524                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004524                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004524                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004524                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27217.026784                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27217.026784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27217.026784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27217.026784                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8870                       # number of writebacks
system.cpu0.icache.writebacks::total             8870                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8886                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    232964500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    232964500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    232964500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    232964500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004524                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004524                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004524                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004524                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26217.026784                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26217.026784                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26217.026784                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26217.026784                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8870                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1955213                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1955213                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    241850500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    241850500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1964099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1964099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27217.026784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27217.026784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    232964500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    232964500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004524                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004524                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26217.026784                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26217.026784                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999764                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1964099                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8886                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           221.032973                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999764                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15721678                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15721678                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4343937                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4343937                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4343937                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4343937                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1182705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1182705                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1182705                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1182705                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 104101466500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 104101466500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 104101466500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 104101466500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5526642                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5526642                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5526642                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5526642                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214001                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214001                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214001                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214001                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88019.807560                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88019.807560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88019.807560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88019.807560                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       586231                       # number of writebacks
system.cpu0.dcache.writebacks::total           586231                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       582125                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       582125                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       582125                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       582125                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       600580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       600580                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       600580                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       600580                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  51655393000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  51655393000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  51655393000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  51655393000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108670                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108670                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108670                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108670                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86009.179460                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86009.179460                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86009.179460                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86009.179460                       # average overall mshr miss latency
system.cpu0.dcache.replacements                600563                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       767212                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         767212                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    440266000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    440266000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       783608                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       783608                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.020924                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020924                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26852.037082                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26852.037082                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16095                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16095                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    410577500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    410577500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.020540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25509.630320                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25509.630320                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3576725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3576725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1166309                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1166309                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 103661200500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 103661200500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4743034                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4743034                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.245899                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.245899                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88879.705550                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88879.705550                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       581824                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       581824                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       584485                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       584485                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  51244815500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  51244815500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123230                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123230                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87675.159328                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87675.159328                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999779                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4944516                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           600579                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.232915                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999779                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         44813715                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        44813715                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302148                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302148                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302148                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302148                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11111                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11111                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11111                       # number of overall misses
system.cpu1.icache.overall_misses::total        11111                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    278339000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    278339000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    278339000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    278339000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313259                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313259                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313259                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313259                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004803                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004803                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004803                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004803                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25050.760508                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25050.760508                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25050.760508                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25050.760508                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11095                       # number of writebacks
system.cpu1.icache.writebacks::total            11095                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11111                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11111                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11111                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11111                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    267228000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    267228000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    267228000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    267228000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004803                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004803                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004803                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004803                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24050.760508                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24050.760508                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24050.760508                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24050.760508                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11095                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11111                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11111                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    278339000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    278339000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004803                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004803                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25050.760508                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25050.760508                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11111                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11111                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    267228000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    267228000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004803                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004803                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24050.760508                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24050.760508                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999754                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313259                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11111                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.195392                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999754                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517183                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517183                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320495                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320495                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320495                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320495                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465347                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465347                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465347                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465347                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  99541361000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  99541361000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  99541361000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  99541361000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166785                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166785                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166785                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166785                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67930.231542                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67930.231542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67930.231542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67930.231542                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912297                       # number of writebacks
system.cpu1.dcache.writebacks::total           912297                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       545767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       545767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       545767                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       545767                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919580                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  79351590000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  79351590000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  79351590000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  79351590000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86291.122034                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86291.122034                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86291.122034                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86291.122034                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919563                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495637                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495637                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9373                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9373                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    332513500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    332513500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35475.674811                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35475.674811                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    309417500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    309417500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34227.599558                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34227.599558                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824858                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824858                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1455974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1455974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99208847500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99208847500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.199974                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.199974                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68139.161482                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68139.161482                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79042172500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79042172500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86808.017770                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86808.017770                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999770                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8240074                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919579                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960703                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999770                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206315                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206315                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18360                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9281                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7657                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42469                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7171                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18360                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9281                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7657                       # number of overall hits
system.l2.overall_hits::total                   42469                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1715                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            582220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911923                       # number of demand (read+write) misses
system.l2.demand_misses::total                1497688                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1715                       # number of overall misses
system.l2.overall_misses::.cpu0.data           582220                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1830                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911923                       # number of overall misses
system.l2.overall_misses::total               1497688                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    140016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  50489726500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    147657000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77883361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     128660761000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    140016000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  50489726500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    147657000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77883361500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    128660761000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          600580                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1540157                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         600580                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1540157                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.193000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.969430                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.164702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.193000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.969430                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.164702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81641.982507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86719.326887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80686.885246                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85405.633480                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85906.250835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81641.982507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86719.326887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80686.885246                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85405.633480                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85906.250835                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1487694                       # number of writebacks
system.l2.writebacks::total                   1487694                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       582220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1497688                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       582220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1497688                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    122866000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  44667536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    129357000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68764141500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113683901000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    122866000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  44667536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    129357000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68764141500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113683901000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.193000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.969430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.164702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.193000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.969430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.164702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972426                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71641.982507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76719.344062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70686.885246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75405.644446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75906.264189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71641.982507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76719.344062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70686.885246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75405.644446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75906.264189                       # average overall mshr miss latency
system.l2.replacements                        1496775                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1498528                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1498528                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1498528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1498528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19965                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19965                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19965                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19965                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6529                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         579364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1488496                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  50243328500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77654742500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127898071000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       584485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1495025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.991238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86721.523084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85416.355931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85924.363250                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       579364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1488496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  44449698500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68563432500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 113013131000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.991238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76721.540344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75416.366930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75924.376686                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16452                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    140016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    147657000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    287673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.193000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.164702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.177277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81641.982507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80686.885246                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81148.942172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    122866000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    129357000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    252223000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.193000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.164702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.177277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71641.982507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70686.885246                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71148.942172                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19488                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    246398000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    228619000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    475017000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.177446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.308739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.224667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86273.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81912.934432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84118.469984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2791                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    217838000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    200709000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    418547000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.177446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.308739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.224667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76273.809524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71912.934432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74118.469984                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.589347                       # Cycle average of tags in use
system.l2.tags.total_refs                     3080230                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1497799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.056504                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.143067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.639320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      382.184877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.351599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      637.270484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.373227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.622334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999599                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26139783                       # Number of tag accesses
system.l2.tags.data_accesses                 26139783                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        109760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37262080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58363008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95851968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       109760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        226880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95212416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95212416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         582220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1497687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1487694                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1487694                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1894803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        643260846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2021860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1007529314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1654706823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1894803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2021860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3916663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1643666142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1643666142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1643666142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1894803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       643260846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2021860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1007529314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3298372965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1487694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    582182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164828250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92780                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92780                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4155772                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1397975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1497687                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1487694                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497687                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1487694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92956                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23591250250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7488180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51671925250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15752.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34502.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1386694                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497687                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1487694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  775416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  581176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  140836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  96589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       208061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    918.281158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.674217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.258180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4587      2.20%      2.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6143      2.95%      5.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5240      2.52%      7.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4924      2.37%     10.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4619      2.22%     12.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4808      2.31%     14.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4644      2.23%     16.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5081      2.44%     19.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       168015     80.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       208061                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.141733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.058708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.946604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92663     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            56      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            36      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92780                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.030967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.356966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91773     98.91%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              136      0.15%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              238      0.26%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              134      0.14%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              336      0.36%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              146      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92780                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95848704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95210880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95851968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95212416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1654.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1643.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1654.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1643.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57926825000                       # Total gap between requests
system.mem_ctrls.avgGap                      19403.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       109760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37259648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58362176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95210880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1894803.254348757910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 643218861.937765955925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2021860.032337158453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1007514950.944560647011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1643639625.304382801056                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       582220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1487694                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     52400500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  20438874500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54302000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31126348250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1481826838500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30554.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35105.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29673.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34132.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    996056.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            741667500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            394205625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5342990520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3881132640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4572306960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23069139180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2817270240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40818712665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        704.659526                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6882748250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1934140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49109970250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            743902320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            395385870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5350130520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3884504760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4572306960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23195708820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2710685280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40852624530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        705.244952                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6608952750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1934140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49383765750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2986222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19965                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1495025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1495023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25135                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1801722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4620403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     75955840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1421184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117240064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195753472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1496775                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95212416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3036932                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007348                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3036768     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    164      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3036932                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3058617000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379437861                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16678476                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         900888959                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13342473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57926858500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
