.text
	.align	2
	.arch armv7ve
	.syntax unified
	.arm
	.fpu vfp
	.global	main
	.type	main	%function
main:
.main1:
Push { LR }
Push { r11 }
ADD	r11, SP, #4
SUB	SP, SP, #116
SUB	SP, SP, #12
SUB	r4, r11, #16
STR r4, [ r11 , #-136 ]
SUB	SP, SP, #20
SUB	r4, r11, #36
STR r4, [ r11 , #-140 ]
SUB	SP, SP, #64
SUB	r4, r11, #100
STR r4, [ r11 , #-144 ]
SUB	SP, SP, #24
SUB	r4, r11, #124
STR r4, [ r11 , #-148 ]
SUB	SP, SP, #8
SUB	r4, r11, #132
STR r4, [ r11 , #-152 ]
mov	r2, #8
mov	r1, #0
LDR r6, [ r11 , #-152 ]
mov	r0, r6
BLX	memset
mov	r4, r0
STR r4, [ r11 , #-156 ]
mov	r4, #1
STR r4, [ r11 , #-160 ]
LDR r7, [ r11 , #-152 ]
STR r4, [ r7 ]
STR r4, [ r11 , #-160 ]
LDR r5, [ r11 , #-152 ]
ADD	r4, r5, #4
STR r4, [ r11 , #-164 ]
mov	r4, #3
STR r4, [ r11 , #-168 ]
LDR r7, [ r11 , #-164 ]
STR r4, [ r7 ]
STR r4, [ r11 , #-168 ]
mov	r2, #24
mov	r1, #0
LDR r6, [ r11 , #-148 ]
mov	r0, r6
BLX	memset
mov	r4, r0
STR r4, [ r11 , #-172 ]
mov	r4, #1
STR r4, [ r11 , #-176 ]
LDR r7, [ r11 , #-148 ]
STR r4, [ r7 ]
STR r4, [ r11 , #-176 ]
mov	r2, #20
mov	r1, #0
LDR r6, [ r11 , #-140 ]
mov	r0, r6
BLX	memset
mov	r4, r0
STR r4, [ r11 , #-180 ]
mov	r2, #12
mov	r1, #0
LDR r6, [ r11 , #-136 ]
mov	r0, r6
BLX	memset
mov	r4, r0
STR r4, [ r11 , #-184 ]
mov	r4, #1
STR r4, [ r11 , #-188 ]
LDR r7, [ r11 , #-136 ]
STR r4, [ r7 ]
STR r4, [ r11 , #-188 ]
LDR r5, [ r11 , #-136 ]
ADD	r4, r5, #4
STR r4, [ r11 , #-192 ]
mov	r4, #2
STR r4, [ r11 , #-196 ]
LDR r7, [ r11 , #-192 ]
STR r4, [ r7 ]
STR r4, [ r11 , #-196 ]
LDR r5, [ r11 , #-152 ]
ADD	r4, r5, #4
STR r4, [ r11 , #-200 ]
LDR r7, [ r11 , #-200 ]
LDR r4, [ r7 ]
STR r4, [ r11 , #-204 ]
LDR r7, [ r11 , #-148 ]
LDR r4, [ r7 ]
STR r4, [ r11 , #-208 ]
LDR r5, [ r11 , #-204 ]
LDR r6, [ r11 , #-208 ]
ADD	r4, r5, r6
STR r4, [ r11 , #-212 ]
LDR r7, [ r11 , #-152 ]
LDR r4, [ r7 ]
STR r4, [ r11 , #-216 ]
LDR r5, [ r11 , #-212 ]
LDR r6, [ r11 , #-216 ]
ADD	r4, r5, r6
STR r4, [ r11 , #-220 ]
LDR r5, [ r11 , #-136 ]
ADD	r4, r5, #4
STR r4, [ r11 , #-224 ]
LDR r7, [ r11 , #-224 ]
LDR r4, [ r7 ]
STR r4, [ r11 , #-228 ]
LDR r5, [ r11 , #-220 ]
LDR r6, [ r11 , #-228 ]
ADD	r4, r5, r6
STR r4, [ r11 , #-232 ]
LDR r5, [ r11 , #-140 ]
ADD	r4, r5, #16
STR r4, [ r11 , #-236 ]
LDR r7, [ r11 , #-236 ]
LDR r4, [ r7 ]
STR r4, [ r11 , #-240 ]
LDR r5, [ r11 , #-232 ]
LDR r6, [ r11 , #-240 ]
ADD	r4, r5, r6
STR r4, [ r11 , #-244 ]
LDR r6, [ r11 , #-244 ]
mov	r0, r6
BLX	putint
mov	r4, r0
STR r4, [ r11 , #-248 ]
mov	r0, #0
SUB	SP, r11, #4
Pop { r11 }
Pop { PC }

.size	main, .-main

