--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_main.twx brainwars_main.ncd -o
brainwars_main.twr brainwars_main.pcf -ucf brainwars_main.ucf

Design file:              brainwars_main.ncd
Physical constraint file: brainwars_main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    7.050(R)|      SLOW  |   -2.197(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
rst_n_in    |    6.402(R)|      SLOW  |   -1.904(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_cs<0>   |         8.343(R)|      SLOW  |         4.390(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_cs<1>   |         7.631(R)|      SLOW  |         4.007(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<0> |         8.871(R)|      SLOW  |         4.729(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<1> |         8.637(R)|      SLOW  |         4.558(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<2> |         8.676(R)|      SLOW  |         4.675(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<3> |         8.543(R)|      SLOW  |         4.572(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<4> |         8.655(R)|      SLOW  |         4.615(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<5> |         8.420(R)|      SLOW  |         4.464(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<6> |         8.434(R)|      SLOW  |         4.455(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<7> |         8.200(R)|      SLOW  |         4.308(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_di      |         8.862(R)|      SLOW  |         4.704(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_en      |         8.763(R)|      SLOW  |         4.630(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_bck   |         7.382(R)|      SLOW  |         3.930(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         8.138(R)|      SLOW  |         3.786(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         7.065(R)|      SLOW  |         3.643(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.778|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.886|
game_cancel    |game_cancel_out|    8.666|
game_invite    |game_invite_out|    8.926|
rst_n          |LCD_rst        |    9.749|
rst_n          |rst_n_out      |    8.954|
rst_n_in       |LCD_rst        |    9.101|
---------------+---------------+---------+


Analysis completed Thu Jun 18 23:24:51 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 322 MB



