
@article{survey,
           month = {March},
           title = {{FPGA} dynamic and partial reconfiguration : a survey of architectures, methods, and applications},
          author = {Kizheppatt Vipin and Suhaib A. Fahmy},
       publisher = {Association for Computing Machinery},
            year = {2018},
         journal = {ACM Computing Surveys},
             url = {http://wrap.warwick.ac.uk/100301/},
        abstract = {Dynamic and partial reconfiguration are key differentiating capabilities of field programmable gate arrays (FPGAs). While they have been studied extensively in academic literature, they find limited use in deployed systems. We review FPGA reconfiguration, looking at architectures built for the purpose, and the properties of modern commercial architectures. We then investigate design flows, and identify the key challenges in making reconfigurable FPGA systems easier to design. Finally, we look at applications where reconfiguration has found use, as well as proposing new areas where this capability places FPGAs in a unique position for adoption.}
}

@INPROCEEDINGS{racos,
author={C. Vatsolakis and D. Pnevmatikatos},
booktitle={2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)},
title={{RACOS}: Transparent access and virtualization of reconfigurable hardware accelerators},
year={2017},
volume={},
number={},
pages={11-19},
keywords={Acceleration;Field programmable gate arrays;Hardware;Libraries;Linux;Software;Throughput},
doi={10.1109/SAMOS.2017.8344606},
ISSN={},
month={July},}

@ARTICLE{reconos, 
author={A. Agne and M. Happe and A. Keller and E. Lübbers and B. Plattner and M. Platzner and C. Plessl}, 
journal={IEEE Micro}, 
title={{ReconOS}: An Operating System Approach for Reconfigurable Computing}, 
year={2014}, 
volume={34}, 
number={1}, 
pages={60-71}, 
keywords={multi-threading;operating systems (computers);reconfigurable architectures;software portability;structured programming;OS services;ReconOS;design-space exploration;hardware accelerators;operating system;reconfigurable computing systems;reconfigurable hardware;structured application development process;thread mapping;unified multithreaded programming model;Computational modeling;Message systems;Operating systems;Programming;Reconfigurable architecturese;Synchronization;multithreading;operating system;reconfigurable computing}, 
doi={10.1109/MM.2013.110}, 
ISSN={0272-1732}, 
month={Jan},}

@INPROCEEDINGS{vipin, 
author={K. Vipin and S. Shreejith and D. Gunasekera and S. A. Fahmy and N. Kapre}, 
booktitle={2013 International Conference on Field-Programmable Technology (FPT)}, 
title={System-level {FPGA} device driver with high-level synthesis support}, 
year={2013}, 
volume={}, 
number={}, 
pages={128-135}, 
keywords={DRAM chips;device drivers;field programmable gate arrays;high level synthesis;local area networks;network routing;parallel architectures;API;AXI-compliant;BRAM;Bluespec;CUDA-like driver behavior;DRAM;Ethernet;PCIe-based FPGA;RIFFA 1.0 driver;SCORE;Vivado HLS;Xilinx ML605 platform;communication abstractions;high-level synthesis support;lightweight interface switch;multiple physical interfaces;portable routing capability;standardization;system-level FPGA device driver;Field programmable gate arrays;Graphics processing units;Hardware;Kernel;Random access memory;Switches}, 
doi={10.1109/FPT.2013.6718342}, 
ISSN={}, 
month={Dec},}

@INPROCEEDINGS{mprace,
author={G. Marcus and W. Gao and A. Kugel and R. Männer}, 
booktitle={2011 VII Southern Conference on Programmable Logic (SPL)}, 
title={The {MPRACE} framework: An open source stack for communication with custom {FPGA}-based accelerators}, 
year={2011}, 
volume={}, 
number={}, 
pages={155-160}, 
keywords={Linux;electronic engineering computing;field programmable gate arrays;logic design;peripheral interfaces;public domain software;DMA engine;FPGA design;IP core;Linux distributions;MPRACE framework;PCI driver;PCI express interconnects;bit rate 380 Mbit/s;bit rate 700 Mbit/s;buffer management library;custom FPGA-based accelerators;hardware abstraction library;open source stack;Driver circuits;Engines;Field programmable gate arrays;Kernel;Libraries;Registers}, 
doi={10.1109/SPL.2011.5782641}, 
ISSN={}, 
month={April},}

@INPROCEEDINGS{sirc, 
author={K. Eguro}, 
booktitle={2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines}, 
title={{SIRC}: An Extensible Reconfigurable Computing Communication {API}}, 
year={2010}, 
volume={}, 
number={}, 
pages={135-138}, 
keywords={C++ language;application program interfaces;field programmable gate arrays;hardware description languages;API;C++ code running;FPGA;Verilog-based circuit;desktop processor;extensible reconfigurable computing communication;hardware mapping;hardware-side interface;open-source communication;simple interface for reconfigurable computing;software-side interface;Application software;Circuits;Computer applications;Computer interfaces;Embedded computing;Embedded software;Field programmable gate arrays;Hardware design languages;Open source software;USA Councils;FPGA;communication API;open-source}, 
doi={10.1109/FCCM.2010.29}, 
ISSN={}, 
month={May},}

@INPROCEEDINGS{speedy,
author={R. Bittner}, 
booktitle={22nd International Conference on Field Programmable Logic and Applications (FPL)}, 
title={Speedy bus mastering {PCI} express}, 
year={2012}, 
volume={}, 
number={}, 
pages={523-526}, 
keywords={field programmable gate arrays;logic design;peripheral interfaces;FPGA;high performance design;speedy PCIe core;speedy bus mastering PCI express;ubiquitous bus interface;Bandwidth;Clocks;Field programmable gate arrays;Hardware;Operating systems;Protocols}, 
doi={10.1109/FPL.2012.6339270}, 
ISSN={1946-147X}, 
month={Aug},}

@article{fflink,
 author = {de la Chevallerie, David and Korinth, Jens and Koch, Andreas},
 title = {{ffLink}: A Lightweight High-Performance Open-Source {PCI} Express {Gen3} Interface for Reconfigurable Accelerators},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2015},
 volume = {43},
 number = {4},
 month = apr,
 year = {2016},
 issn = {0163-5964},
 pages = {34--39},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2927964.2927971},
 doi = {10.1145/2927964.2927971},
 acmid = {2927971},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {AXI4, DMA, Double-Buffering, FPGA, Heterogeneous Computing, High Throughput, Intel64, Linux-Driver, PCI Express, PCIe Gen3, VC709},
} 

@article{riffa,
 author = {Jacobsen, Matthew and Richmond, Dustin and Hogains, Matthew and Kastner, Ryan},
 title = {{RIFFA} 2.1: A Reusable Integration Framework for {FPGA} Accelerators},
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 issue_date = {October 2015},
 volume = {8},
 number = {4},
 month = sep,
 year = {2015},
 issn = {1936-7406},
 pages = {22:1--22:23},
 articleno = {22},
 numpages = {23},
 url = {http://doi.acm.org/10.1145/2815631},
 doi = {10.1145/2815631},
 acmid = {2815631},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, communication, framework, integration, synchronization},
} 

@inproceedings{epee,
 author = {Gong, Jian and Chen, Jiahua and Wu, Haoyang and Ye, Fan and Lu, Songwu and Cong, Jason and Wang, Tao},
 title = {{EPEE}: An Efficient {PCIe} Communication Library with Easy-host-integration Property for {FPGA} Accelerators (Abstract Only)},
 booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '14},
 year = {2014},
 isbn = {978-1-4503-2671-1},
 location = {Monterey, California, USA},
 pages = {255--255},
 numpages = {1},
 url = {http://doi.acm.org/10.1145/2554688.2554723},
 doi = {10.1145/2554688.2554723},
 acmid = {2554723},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dma, easy-host-integration, efficient, extensible, fpga, pcie},
}

@INPROCEEDINGS{dyract,
author={K. Vipin and S. A. Fahmy},
booktitle={2014 24th International Conference on Field Programmable Logic and Applications (FPL)},
title={{DyRACT}: A partial reconfiguration enabled accelerator and test platform},
year={2014},
volume={},
number={},
pages={1-7},
keywords={application program interfaces;field programmable gate arrays;peripheral interfaces;API;DyRACT;PCIe interface;PR management logic;PR-enabled FPGA platform;data transfer;field programmable gate arrays;high level functions;partial reconfiguration enabled accelerator;static region;test platform;user modules;Clocks;Data transfer;Field programmable gate arrays;Hardware;Registers;Software;Throughput},
doi={10.1109/FPL.2014.6927507},
ISSN={1946-147X},
month={Sept},}

@INPROCEEDINGS{jetstream,
author={M. Vesper and D. Koch and K. Vipin and S. A. Fahmy},
booktitle={2016 26th International Conference on Field Programmable Logic and Applications (FPL)},
title={JetStream: An open-source high-performance {PCI} Express 3 streaming library for {FPGA-to-Host} and {FPGA-to-FPGA} communication},
year={2016},
volume={},
number={},
pages={1-9},
keywords={field programmable gate arrays;peripheral interfaces;FIR filter spanning;FPGA-based accelerators;FPGA-to-Host communication;JetStream;PCIe solutions;direct FPGA-to-FPGA communication;memory bandwidth;multiFPGA solutions;multicast modes;open-source1 modular PCIe 3 library;Bandwidth;Engines;Field programmable gate arrays;Hardware;Payloads;Registers;Throughput},
doi={10.1109/FPL.2016.7577334},
ISSN={},
month={Aug},}

@conference{fpgamanager,
	author		= "Alan Tull",
	institution	= "Altera Corp. Embedded Linux Group",
	title		= "Reprogrammable Hardware under Linux",
	booktitle	= "Embedded Linux Conference",
	year		= "2015",
}

@conference{dto,
	author		= "Pantelis Antoniou",
	institution	= "Konsulko Group",
	title		= "Transactional Device Tree \& Overlays",
	booktitle	= "Embedded Linux Conference",
	year		= "2015",
}

@conference{fpgakernel,
	author		= "Alan Tull",
	institution	= "Intel Corp.",
	title		= "FPGA Support in Upstream Kernel",
	booktitle	= "Linux Plumbers Conference",
	year		= "2016",
}

@conference{fpgamanagerwhatsnew,
	author		= "Moritz Fischer",
	institution	= "National Instruments",
	title		= "What's New with {FPGA} Manager",
	booktitle	= "FOSDEM",
	year		= "2018",
}

@mastersthesis{charitopoulos,
	author		= "Georgios Charitopoulos",
	institution	= "School of Electronic and Computer Engineering, Technical University of Crete",
	title		= "Implementing a Run-Time System Manager on Partially Reconfigurable {FPGA} Systems",
}

@manual{xapp1231,
	author		= "Xilinx",
	title		= "Partial Reconfiguration of a Hardware Accelerator with Vivado Design Suite for Zynq-7000 {AP SoC} Processor",
}

@manual{xapp1159,
	author		= "Xilinx",
	title		= "Partial Reconfiguration of a Hardware Accelerator on Zynq-7000 All Programmable {SoC} Devices",
}

@misc{devicetree,
	author		= "Linaro",
	title		= "{Device Tree} Official Site",
	howpublished	= "\\\url{www.devicetree.org/}",
}

@manual{zedboard-oled,
	author		= "Ali Aljaani",
	institution	= "Texas {A\&M} University at Qatar",
	title		= "{ZedboardOLED IP}",
	howpublished 	= "\\\url{github.com/ama142/ZedboardOLED-v1.0-IP}",
}

@manual{amba,
	author		= "ARM",
	title		= "{The ``Advanced Microcontroller Bus Architecture'' Specification}",
	howpublished	= "\\\url{www.arm.com/products/system-ip/amba-specifications}",
}

@manual{ug585,
	author		= "Xilinx",
	title		= "Zynq-7000 {All Programmable SoC} -- {Technical Reference Manual}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf},"
}

@manual{ug1085,
	author		= "Xilinx",
	title		= "{Zynq {UltraScale+} Device Technical Reference Manual}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf}",
}

@manual{pg059,
	author		= "Xilinx",
	title		= "{AXI Interconnect v2.1 -- LogiCORE IP Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/axi_interconnect/v2_1/pg059-axi-interconnect.pdf}",
}

@manual{pg021,
	author		= "Xilinx",
	title		= "{AXI DMA v7.1 -- LogiCORE IP Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/axi_dma/v7_1/pg021_axi_dma.pdf}",
}

@manual{pg085,
	author		= "Xilinx",
	title		= "{AXI4-Stream -- Infrastructure IP Suite v2.2}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/axis_infrastructure_ip_suite/v1_1/pg085-axi4stream-infrastructure.pdf}",
}
@manual{ug571,
	author		= "Xilinx",
	title		= "{LogiCORE IP Virtex-6 Integrated Block for PCI Express -- User Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/user_guides/v6_pcie_ug517.pdf}",
}

@manual{ug197,
	author		= "Xilinx",
	title		= "{Virtex-5 FPGA Integrated Endpoint Block for PCI Express Designs -- User Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/pcie_blk_plus/v1_15/ug197.pdf}",
}

@manual{pg054,
	author		= "Xilinx",
	title		= "{7 Series FPGAs Integrated Block for PCI Express v3.3 -- LogiCORE IP Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/pcie_7x/v3_3/pg054-7series-pcie.pdf}",
}

@manual{pg102,
	author		= "Xilinx",
	title 		= "{AXI Memory Mapped to Stream Mapper v1.1 -- LogiCORE IP Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/axi_mm2s_mapper/v1_1/pg102-axi-mm2s-mapper.pdf}",
}

@manual{ug671,
	author		= "Xilinx",
	title		= "{Virtex-6 FPGA Integrated Block for PCI Express -- User Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/v6_pcie/v2_5/ug671_V6_IntBlock_PCIe.pdf}",
}

@manual{pg156,
	author		= "Xilinx",
	title		= "{UltraScale Devices Gen3 Integrated Block for PCI Express v4.4 -- LogiCORE IP Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/pcie3_ultrascale/v4_4/pg156-ultrascale-pcie-gen3.pdf}",
}

@manual{pg195,
	author		= "Xilinx",
	title		= "{DMA/Bridge Subsystem for PCI Express v4.1 -- Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/xdma/v4_1/pg195-pcie-dma.pdf}",
}

@manual{dmapcie,
	author		= "Xilinx",
	title		= "{Resource Utilization for DMA/Bridge Subsystem for PCI Express (PCIe) v4.1}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/ru/xdma.html}",
}

@misc{tapasco,
	author		= "TU-Darmstadt",
	title		= "{TaPaSCo - The Task Parallel System Composer}",
	howpublished	= "\\\url{git.esa.informatik.tu-darmstadt.de/tapasco/tapasco}",
}
@INPROCEEDINGS{tpc, 
author={J. Korinth and D. d. l. Chevallerie and A. Koch}, 
booktitle={2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines}, 
title={An Open-Source Tool Flow for the Composition of Reconfigurable Hardware Thread Pool Architectures}, 
year={2015}, 
volume={}, 
number={}, 
pages={195-198}, 
keywords={application program interfaces;high level languages;high level synthesis;parallel architectures;public domain software;reconfigurable architectures;API;Vivado HLS;application program interface;general-purpose languages;heterogeneous parallel computing;high-level language;high-level synthesis;open-source tool flow;reconfigurable accelerators;reconfigurable hardware thread pool architecture;thread pool composer;Computer architecture;Hardware;IP networks;Instruction sets;Kernel;Message systems;FPGA;Zynq;accelerators;architecture;design automation;hardware thread pools;meta flow}, 
doi={10.1109/FCCM.2015.22}, 
ISSN={}, 
month={May},}
