Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 01:09:04 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_479_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.932ns (26.372%)  route 2.602ns (73.628%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 6.448 - 4.000 ) 
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.921ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.836ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=22784, routed)       1.944     2.881    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X125Y330       FDCE                                         r  Delay1No16_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y330       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.960 r  Delay1No16_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.604     3.564    Delay1No16_instance/Q[1]
    SLICE_X127Y364       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     3.688 r  Delay1No16_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.009     3.697    Sum11_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X127Y364       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.887 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.913    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y365       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.928 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.954    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y366       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.006 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.296     4.302    Delay1No17_instance/CO[0]
    SLICE_X125Y366       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.337 f  Delay1No17_instance/shiftedFracY_d1[45]_i_3__0/O
                         net (fo=32, routed)          0.651     4.988    Delay1No17_instance/eqOp
    SLICE_X130Y365       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     5.039 r  Delay1No17_instance/shiftedFracY_d1[28]_i_5__0/O
                         net (fo=4, routed)           0.394     5.433    Delay1No17_instance/shiftedFracY_d1[28]_i_5__0_n_0
    SLICE_X126Y367       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.581 r  Delay1No17_instance/shiftedFracY_d1[26]_i_2__0/O
                         net (fo=5, routed)           0.454     6.035    Delay1No17_instance/level2[19]
    SLICE_X130Y365       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.184 r  Delay1No17_instance/shiftedFracY_d1[34]_i_1__0/O
                         net (fo=2, routed)           0.093     6.277    Delay1No16_instance/Y_reg[26]_0[11]
    SLICE_X130Y365       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     6.366 r  Delay1No16_instance/shiftedFracY_d1[18]_i_1__0/O
                         net (fo=1, routed)           0.049     6.415    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY[7]
    SLICE_X130Y365       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=22784, routed)       1.801     6.448    Sum11_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X130Y365       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/C
                         clock pessimism              0.376     6.823    
                         clock uncertainty           -0.035     6.788    
    SLICE_X130Y365       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.813    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  0.398    




