

================================================================
== Vivado HLS Report for 'SubS_1080_1920_16_unsigned_char_16_s'
================================================================
* Date:           Fri Dec  4 16:20:17 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      4.79|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2077921|    1|  2077921|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    0|  2077920| 3 ~ 1924 |          -|          -| 0 ~ 1080 |    no    |
        | + Loop 1.1  |    0|     1921|         3|          1|          1| 0 ~ 1920 |    yes   |
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	6  / (exitcond4)
	4  / (!exitcond4)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_2_V, [8 x i8]* @str209, i32 0, i32 0, i32 0, [8 x i8]* @str209) ; <i32> [#uses=0]

ST_1: empty_148 [1/1] 0.00ns
entry:1  %empty_148 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_1_V, [8 x i8]* @str206, i32 0, i32 0, i32 0, [8 x i8]* @str206) ; <i32> [#uses=0]

ST_1: empty_149 [1/1] 0.00ns
entry:2  %empty_149 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str203, i32 0, i32 0, i32 0, [8 x i8]* @str203) ; <i32> [#uses=0]

ST_1: empty_150 [1/1] 0.00ns
entry:3  %empty_150 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_2_V, [8 x i8]* @str200, i32 0, i32 0, i32 0, [8 x i8]* @str200) ; <i32> [#uses=0]

ST_1: empty_151 [1/1] 0.00ns
entry:4  %empty_151 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_1_V, [8 x i8]* @str197, i32 0, i32 0, i32 0, [8 x i8]* @str197) ; <i32> [#uses=0]

ST_1: empty_152 [1/1] 0.00ns
entry:5  %empty_152 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str194, i32 0, i32 0, i32 0, [8 x i8]* @str194) ; <i32> [#uses=0]

ST_1: dst_cols_V_read_1 [1/1] 0.00ns
entry:6  %dst_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %dst_cols_V_read) ; <i12> [#uses=1]

ST_1: dst_rows_V_read_1 [1/1] 0.00ns
entry:7  %dst_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %dst_rows_V_read) ; <i12> [#uses=1]

ST_1: src_cols_V_read6 [1/1] 0.00ns
entry:8  %src_cols_V_read6 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=0]

ST_1: src_rows_V_read5 [1/1] 0.00ns
entry:9  %src_rows_V_read5 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=0]

ST_1: stg_17 [1/1] 1.39ns
entry:10  br label %bb9.i


 <State 2>: 2.14ns
ST_2: t_V [1/1] 0.00ns
bb9.i:0  %t_V = phi i12 [ %i_V, %bb7.i ], [ 0, %entry ]  ; <i12> [#uses=2]

ST_2: exitcond [1/1] 2.14ns
bb9.i:1  %exitcond = icmp eq i12 %t_V, %dst_rows_V_read_1 ; <i1> [#uses=1]

ST_2: i_V [1/1] 1.84ns
bb9.i:2  %i_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_2: stg_21 [1/1] 0.00ns
bb9.i:3  br i1 %exitcond, label %"arithm_pro<kernel_sub,1080,1920,16,unsigned char,16,int>.exit", label %bb.i

ST_2: tmp_i [1/1] 0.00ns
bb.i:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30) ; <i32> [#uses=1]

ST_2: stg_23 [1/1] 0.00ns
bb.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1080, i32 0, [1 x i8]* @p_str20) nounwind

ST_2: stg_24 [1/1] 1.39ns
bb.i:2  br label %bb6.i

ST_2: stg_25 [1/1] 0.00ns
arithm_pro<kernel_sub,1080,1920,16,unsigned char,16,int>.exit:0  ret void


 <State 3>: 2.14ns
ST_3: t_V_5 [1/1] 0.00ns
bb6.i:0  %t_V_5 = phi i12 [ 0, %bb.i ], [ %j_V, %bb1.i ] ; <i12> [#uses=2]

ST_3: exitcond4 [1/1] 2.14ns
bb6.i:1  %exitcond4 = icmp eq i12 %t_V_5, %dst_cols_V_read_1 ; <i1> [#uses=1]

ST_3: j_V [1/1] 1.84ns
bb6.i:2  %j_V = add i12 %t_V_5, 1                        ; <i12> [#uses=1]

ST_3: stg_29 [1/1] 0.00ns
bb6.i:3  br i1 %exitcond4, label %bb7.i, label %bb1.i


 <State 4>: 1.70ns
ST_4: tmp_149 [1/1] 1.70ns
bb1.i:3  %tmp_149 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: tmp_150 [1/1] 1.70ns
bb1.i:4  %tmp_150 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_1_V) ; <i8> [#uses=1]

ST_4: tmp_151 [1/1] 1.70ns
bb1.i:5  %tmp_151 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_2_V) ; <i8> [#uses=1]


 <State 5>: 4.79ns
ST_5: tmp_i_153 [1/1] 0.00ns
bb1.i:0  %tmp_i_153 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31) ; <i32> [#uses=1]

ST_5: stg_34 [1/1] 0.00ns
bb1.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1920, i32 0, [1 x i8]* @p_str20) nounwind

ST_5: stg_35 [1/1] 0.00ns
bb1.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_5: tmp18_cast_i [1/1] 0.00ns
bb1.i:6  %tmp18_cast_i = zext i8 %tmp_149 to i9          ; <i9> [#uses=1]

ST_5: v_assign [1/1] 1.72ns
bb1.i:7  %v_assign = add i9 %tmp18_cast_i, -50           ; <i9> [#uses=2]

ST_5: tmp [1/1] 0.00ns
bb1.i:8  %tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %v_assign, i32 8) ; <i1> [#uses=1]

ST_5: tmp_144 [1/1] 0.00ns
bb1.i:9  %tmp_144 = trunc i9 %v_assign to i8             ; <i8> [#uses=1]

ST_5: d_val_0 [1/1] 1.37ns
bb1.i:10  %d_val_0 = select i1 %tmp, i8 0, i8 %tmp_144    ; <i8> [#uses=1]

ST_5: tmp_1_cast_i [1/1] 0.00ns
bb1.i:11  %tmp_1_cast_i = zext i8 %tmp_150 to i9          ; <i9> [#uses=1]

ST_5: v_assign_3 [1/1] 1.72ns
bb1.i:12  %v_assign_3 = add i9 %tmp_1_cast_i, -50         ; <i9> [#uses=2]

ST_5: tmp_145 [1/1] 0.00ns
bb1.i:13  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %v_assign_3, i32 8) ; <i1> [#uses=1]

ST_5: tmp_146 [1/1] 0.00ns
bb1.i:14  %tmp_146 = trunc i9 %v_assign_3 to i8           ; <i8> [#uses=1]

ST_5: d_val_1 [1/1] 1.37ns
bb1.i:15  %d_val_1 = select i1 %tmp_145, i8 0, i8 %tmp_146 ; <i8> [#uses=1]

ST_5: tmp_2_cast_i [1/1] 0.00ns
bb1.i:16  %tmp_2_cast_i = zext i8 %tmp_151 to i9          ; <i9> [#uses=1]

ST_5: v_assign_4 [1/1] 1.72ns
bb1.i:17  %v_assign_4 = add i9 %tmp_2_cast_i, -50         ; <i9> [#uses=2]

ST_5: tmp_147 [1/1] 0.00ns
bb1.i:18  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %v_assign_4, i32 8) ; <i1> [#uses=1]

ST_5: tmp_148 [1/1] 0.00ns
bb1.i:19  %tmp_148 = trunc i9 %v_assign_4 to i8           ; <i8> [#uses=1]

ST_5: d_val_2 [1/1] 1.37ns
bb1.i:20  %d_val_2 = select i1 %tmp_147, i8 0, i8 %tmp_148 ; <i8> [#uses=1]

ST_5: stg_51 [1/1] 1.70ns
bb1.i:21  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %d_val_0)

ST_5: stg_52 [1/1] 1.70ns
bb1.i:22  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_1_V, i8 %d_val_1)

ST_5: stg_53 [1/1] 1.70ns
bb1.i:23  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_2_V, i8 %d_val_2)

ST_5: empty_154 [1/1] 0.00ns
bb1.i:24  %empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_i_153) ; <i32> [#uses=0]

ST_5: stg_55 [1/1] 0.00ns
bb1.i:25  br label %bb6.i


 <State 6>: 0.00ns
ST_6: empty_155 [1/1] 0.00ns
bb7.i:0  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_i) ; <i32> [#uses=0]

ST_6: stg_57 [1/1] 0.00ns
bb7.i:1  br label %bb9.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa8c9810; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa8c9870; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xa8c98d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_1_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xa8c9930; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_2_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xa8c9990; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa8c99f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa8c9a50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0xa8c9ab0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0xa8c9b10; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x9bf8b50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specfifo         ) [ 0000000]
empty_148         (specfifo         ) [ 0000000]
empty_149         (specfifo         ) [ 0000000]
empty_150         (specfifo         ) [ 0000000]
empty_151         (specfifo         ) [ 0000000]
empty_152         (specfifo         ) [ 0000000]
dst_cols_V_read_1 (wireread         ) [ 0011111]
dst_rows_V_read_1 (wireread         ) [ 0011111]
src_cols_V_read6  (wireread         ) [ 0000000]
src_rows_V_read5  (wireread         ) [ 0000000]
stg_17            (br               ) [ 0111111]
t_V               (phi              ) [ 0010000]
exitcond          (icmp             ) [ 0011111]
i_V               (add              ) [ 0111111]
stg_21            (br               ) [ 0000000]
tmp_i             (specregionbegin  ) [ 0001111]
stg_23            (speclooptripcount) [ 0000000]
stg_24            (br               ) [ 0011111]
stg_25            (ret              ) [ 0000000]
t_V_5             (phi              ) [ 0001000]
exitcond4         (icmp             ) [ 0011111]
j_V               (add              ) [ 0011111]
stg_29            (br               ) [ 0000000]
tmp_149           (fiforead         ) [ 0001010]
tmp_150           (fiforead         ) [ 0001010]
tmp_151           (fiforead         ) [ 0001010]
tmp_i_153         (specregionbegin  ) [ 0000000]
stg_34            (speclooptripcount) [ 0000000]
stg_35            (specpipeline     ) [ 0000000]
tmp18_cast_i      (zext             ) [ 0000000]
v_assign          (add              ) [ 0000000]
tmp               (bitselect        ) [ 0000000]
tmp_144           (trunc            ) [ 0000000]
d_val_0           (select           ) [ 0000000]
tmp_1_cast_i      (zext             ) [ 0000000]
v_assign_3        (add              ) [ 0000000]
tmp_145           (bitselect        ) [ 0000000]
tmp_146           (trunc            ) [ 0000000]
d_val_1           (select           ) [ 0000000]
tmp_2_cast_i      (zext             ) [ 0000000]
v_assign_4        (add              ) [ 0000000]
tmp_147           (bitselect        ) [ 0000000]
tmp_148           (trunc            ) [ 0000000]
d_val_2           (select           ) [ 0000000]
stg_51            (fifowrite        ) [ 0000000]
stg_52            (fifowrite        ) [ 0000000]
stg_53            (fifowrite        ) [ 0000000]
empty_154         (specregionend    ) [ 0000000]
stg_55            (br               ) [ 0011111]
empty_155         (specregionend    ) [ 0000000]
stg_57            (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_rows_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_cols_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_data_stream_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_data_stream_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str209"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str206"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str203"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str200"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str197"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str194"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="dst_cols_V_read_1_wireread_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="12" slack="0"/>
<pin id="77" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="dst_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="dst_rows_V_read_1_wireread_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="12" slack="0"/>
<pin id="83" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="dst_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="src_cols_V_read6_wireread_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_cols_V_read6/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="src_rows_V_read5_wireread_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_rows_V_read5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_149_fiforead_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_149/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_150_fiforead_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_150/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_151_fiforead_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_151/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="stg_51_fifowrite_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_51/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="stg_52_fifowrite_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_52/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stg_53_fifowrite_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_53/5 "/>
</bind>
</comp>

<comp id="137" class="1005" name="t_V_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="1"/>
<pin id="139" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="t_V_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="t_V_5_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="1"/>
<pin id="150" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="t_V_5_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="1"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="exitcond4_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="0"/>
<pin id="173" dir="0" index="1" bw="12" slack="2"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="j_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="0"/>
<pin id="179" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp18_cast_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp18_cast_i/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="v_assign_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_assign/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_144_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_144/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="d_val_0_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="d_val_0/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_1_cast_i_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1_cast_i/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="v_assign_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_assign_3/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_145_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_145/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_146_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_146/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="d_val_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="d_val_1/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_2_cast_i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_2_cast_i/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="v_assign_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_assign_4/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_147_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_147/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_148_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_148/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="d_val_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="8" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="d_val_2/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="dst_cols_V_read_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="2"/>
<pin id="274" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="dst_cols_V_read_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="dst_rows_V_read_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="1"/>
<pin id="279" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dst_rows_V_read_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="exitcond4_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="0"/>
<pin id="296" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_149_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_149 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_150_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_150 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_151_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_151 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="141" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="141" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="152" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="152" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="185" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="185" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="191" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="215" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="221" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="68" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="245" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="251" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="68" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="263" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="275"><net_src comp="74" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="280"><net_src comp="80" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="288"><net_src comp="165" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="293"><net_src comp="171" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="176" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="302"><net_src comp="98" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="307"><net_src comp="104" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="312"><net_src comp="110" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="242" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {5 }
	Port: dst_data_stream_1_V | {5 }
	Port: dst_data_stream_2_V | {5 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_V : 1
		stg_21 : 2
	State 3
		exitcond4 : 1
		j_V : 1
		stg_29 : 2
	State 4
	State 5
		v_assign : 1
		tmp : 2
		tmp_144 : 2
		d_val_0 : 3
		v_assign_3 : 1
		tmp_145 : 2
		tmp_146 : 2
		d_val_1 : 3
		v_assign_4 : 1
		tmp_147 : 2
		tmp_148 : 2
		d_val_2 : 3
		stg_51 : 4
		stg_52 : 4
		stg_53 : 4
		empty_154 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            i_V_fu_165            |    0    |    12   |
|          |            j_V_fu_176            |    0    |    12   |
|    add   |          v_assign_fu_185         |    0    |    8    |
|          |         v_assign_3_fu_215        |    0    |    8    |
|          |         v_assign_4_fu_245        |    0    |    8    |
|----------|----------------------------------|---------|---------|
|   icmp   |          exitcond_fu_160         |    0    |    14   |
|          |         exitcond4_fu_171         |    0    |    14   |
|----------|----------------------------------|---------|---------|
|          |          d_val_0_fu_203          |    0    |    8    |
|  select  |          d_val_1_fu_233          |    0    |    8    |
|          |          d_val_2_fu_263          |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          | dst_cols_V_read_1_wireread_fu_74 |    0    |    0    |
| wireread | dst_rows_V_read_1_wireread_fu_80 |    0    |    0    |
|          |  src_cols_V_read6_wireread_fu_86 |    0    |    0    |
|          |  src_rows_V_read5_wireread_fu_92 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      tmp_149_fiforead_fu_98      |    0    |    0    |
| fiforead |      tmp_150_fiforead_fu_104     |    0    |    0    |
|          |      tmp_151_fiforead_fu_110     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      stg_51_fifowrite_fu_116     |    0    |    0    |
| fifowrite|      stg_52_fifowrite_fu_123     |    0    |    0    |
|          |      stg_53_fifowrite_fu_130     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        tmp18_cast_i_fu_182       |    0    |    0    |
|   zext   |        tmp_1_cast_i_fu_212       |    0    |    0    |
|          |        tmp_2_cast_i_fu_242       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_191            |    0    |    0    |
| bitselect|          tmp_145_fu_221          |    0    |    0    |
|          |          tmp_147_fu_251          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          tmp_144_fu_199          |    0    |    0    |
|   trunc  |          tmp_146_fu_229          |    0    |    0    |
|          |          tmp_148_fu_259          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   100   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|dst_cols_V_read_1_reg_272|   12   |
|dst_rows_V_read_1_reg_277|   12   |
|    exitcond4_reg_290    |    1   |
|       i_V_reg_285       |   12   |
|       j_V_reg_294       |   12   |
|      t_V_5_reg_148      |   12   |
|       t_V_reg_137       |   12   |
|     tmp_149_reg_299     |    8   |
|     tmp_150_reg_304     |    8   |
|     tmp_151_reg_309     |    8   |
+-------------------------+--------+
|          Total          |   97   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   100  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   97   |    -   |
+-----------+--------+--------+
|   Total   |   97   |   100  |
+-----------+--------+--------+
