timestamp 1428907381
version 7.5
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use ../cells/mux1 mux1_0 1 0 64 0 1 -29
use ../cells/shift1 shift1_0 1 0 181 0 1 -4
use ../cells/reg1 reg1_0 1 0 288 0 1 65
node "GND" 0 380 459 -9 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 24 0 0
node "m2_254_n9#" 0 304 254 -9 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_151_n9#" 0 304 151 -9 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "GND" 0 304 -19 -9 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_151_12#" 0 456 151 12 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "m2_254_18#" 0 532 254 18 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28 22 0 0
node "dividendin" 0 228 -19 29 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "Vdd" 0 608 459 51 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 24 0 0
node "m2_254_51#" 0 304 254 51 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_151_51#" 0 304 151 51 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "Vdd" 0 304 -19 51 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "reset_n" 0 1269 452 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "clk" 0 1269 269 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "clk_n" 0 1269 262 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "outbit" 0 1269 173 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "shift_n" 0 1269 166 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "shift" 0 1269 159 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "S1_n" 0 1269 136 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "S1" 0 1269 129 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "S0_n" 0 1269 3 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "S0" 0 1269 -4 -36 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "quotient" 4 25660 459 -32 v 0 0 0 0 0 0 0 0 0 0 0 0 170 118 1016 688 0 0
node "reset_n" 0 564 452 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "clk" 0 564 269 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "clk_n" 0 564 262 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "inbit" 0 564 173 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "shift_n" 0 564 166 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "shift" 0 564 159 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "S1_n" 0 564 136 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "S1" 0 564 129 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "S0_n" 0 564 3 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "S0" 0 564 -4 73 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
cap "quotient" "GND" 540
cap "shift" "quotient" 405
cap "clk_n" "quotient" 405
cap "shift_n" "quotient" 405
cap "clk" "quotient" 405
cap "outbit" "quotient" 405
cap "reset_n" "quotient" 405
merge "shift1_0/shift_n" "shift_n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0
merge "mux1_0/S1_n" "S1_n" -11844 0 0 0 0 0 0 0 0 0 0 0 0 -252 -186 0 0 0 0
merge "mux1_0/S0" "S0" -11844 0 0 0 0 0 0 0 0 0 0 0 0 -252 -186 0 0 0 0
merge "reg1_0/Vdd" "shift1_0/Vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0
merge "shift1_0/Vdd" "mux1_0/Vdd"
merge "mux1_0/Vdd" "Vdd"
merge "Vdd" "m2_151_51#"
merge "m2_151_51#" "m2_254_51#"
merge "mux1_0/S1" "S1" -11844 0 0 0 0 0 0 0 0 0 0 0 0 -252 -186 0 0 0 0
merge "mux1_0/D0" "dividendin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 0
merge "shift1_0/A" "outbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 -12 0 0
merge "outbit" "mux1_0/Y"
merge "mux1_0/Y" "m2_151_12#"
merge "mux1_0/S0_n" "S0_n" -11844 0 0 0 0 0 0 0 0 0 0 0 0 -252 -186 0 0 0 0
merge "reg1_0/GND" "shift1_0/GND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0
merge "shift1_0/GND" "mux1_0/GND"
merge "mux1_0/GND" "GND"
merge "GND" "m2_151_n9#"
merge "m2_151_n9#" "m2_254_n9#"
merge "reg1_0/D" "shift1_0/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0
merge "shift1_0/B" "m2_254_18#"
merge "reg1_0/reset_n" "reset_n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0
merge "reg1_0/Q" "mux1_0/D2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18 0 0
merge "mux1_0/D2" "mux1_0/D1"
merge "mux1_0/D1" "quotient"
merge "reg1_0/clk_n" "clk_n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0
merge "shift1_0/inbit" "inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0
merge "reg1_0/clk" "clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0
merge "shift1_0/shift" "shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0
