#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 14 09:21:25 2020
# Process ID: 8160
# Current directory: D:/Xilinx/Projects/ass5_carry_select_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16000 D:\Xilinx\Projects\ass5_carry_select_adder\ass5_carry_select_adder.xpr
# Log file: D:/Xilinx/Projects/ass5_carry_select_adder/vivado.log
# Journal file: D:/Xilinx/Projects/ass5_carry_select_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.645 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_select_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj carry_select_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_select_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.sim/sim_1/behav/xsim'
"xelab -wto 628b25fecca4487891ba89ca04669033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_select_adder_tb_behav xil_defaultlib.carry_select_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 628b25fecca4487891ba89ca04669033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_select_adder_tb_behav xil_defaultlib.carry_select_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'out' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.carry_select_adder
Compiling module xil_defaultlib.carry_select_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot carry_select_adder_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.sim/sim_1/behav/xsim/xsim.dir/carry_select_adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1036.645 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1036.645 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_select_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj carry_select_adder_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.sim/sim_1/behav/xsim'
"xelab -wto 628b25fecca4487891ba89ca04669033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_select_adder_tb_behav xil_defaultlib.carry_select_adder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 628b25fecca4487891ba89ca04669033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_select_adder_tb_behav xil_defaultlib.carry_select_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'out' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:39]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "carry_select_adder_tb_behav -key {Behavioral:sim_1:Functional:carry_select_adder_tb} -tclbatch {carry_select_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source carry_select_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'carry_select_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1036.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.645 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 14 09:29:58 2020...
