(edif THINPAD_top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 12 1 15 24 21)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure THINPAD_top.ngc THINPAD_top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library THINPAD_top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell THINPAD_top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port COM_rdn
              (direction OUTPUT)
            )
            (port COM_wrn
              (direction OUTPUT)
            )
            (port SRAM2_EN
              (direction OUTPUT)
            )
            (port VGA_HS
              (direction OUTPUT)
            )
            (port PS2_DATA
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port SRAM2_OE
              (direction OUTPUT)
            )
            (port SRAM1_EN
              (direction OUTPUT)
            )
            (port VGA_VS
              (direction OUTPUT)
            )
            (port clk_VGA
              (direction INPUT)
            )
            (port SRAM2_WE
              (direction OUTPUT)
            )
            (port clk_top
              (direction INPUT)
            )
            (port SRAM1_OE
              (direction OUTPUT)
            )
            (port COM_tbre
              (direction INPUT)
            )
            (port SRAM1_WE
              (direction OUTPUT)
            )
            (port COM_tsre
              (direction INPUT)
            )
            (port COM_data_ready
              (direction INPUT)
            )
            (port clk_PS2
              (direction INPUT)
            )
            (port (array (rename SRAM1_DATA "SRAM1_DATA<15:0>") 16)
              (direction INOUT))
            (port (array (rename SRAM2_DATA "SRAM2_DATA<15:0>") 16)
              (direction INOUT))
            (port (array (rename SRAM1_ADDR "SRAM1_ADDR<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename SRAM2_ADDR "SRAM2_ADDR<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename VGA_B "VGA_B<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename VGA_G "VGA_G<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename VGA_R "VGA_R<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename Light "Light<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DYP1 "DYP1<6:0>") 7)
              (direction OUTPUT))
            (port (array (rename DYP2 "DYP2<6:0>") 7)
              (direction OUTPUT))
            (port (array (rename Switch "Switch<15:0>") 16)
              (direction INPUT))
            (designator "xc3s1200e-4-fg320")
            (property TYPE (string "THINPAD_top") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:SRAM1_DATA<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:SRAM2_DATA<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:SRAM1_ADDR<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:SRAM2_ADDR<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:VGA_B<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:VGA_G<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:VGA_R<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:Light<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:DYP1<6:0>") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:DYP2<6:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:Switch<15:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "THINPAD_top_THINPAD_top") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0 "c_CPU/EXMEM/ExData_o_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_1 "c_CPU/IF_PCReg/pc_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_2 "c_CPU/IF_PCReg/pc_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_3 "c_CPU/IF_PCReg/pc_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_4 "c_CPU/IF_PCReg/pc_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_5 "c_CPU/IF_PCReg/pc_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_6 "c_CPU/IF_PCReg/pc_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_7 "c_CPU/IF_PCReg/pc_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_8 "c_CPU/IF_PCReg/pc_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_9 "c_CPU/IF_PCReg/pc_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_10 "c_CPU/IF_PCReg/pc_10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_11 "c_CPU/IF_PCReg/pc_11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_12 "c_CPU/IF_PCReg/pc_12")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_13 "c_CPU/IF_PCReg/pc_13")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_14 "c_CPU/IF_PCReg/pc_14")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_IF_PCReg_pc_15 "c_CPU/IF_PCReg/pc_15")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_15__ "c_CPU/Madd_ex_PCOffset_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_14__ "c_CPU/Madd_ex_PCOffset_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_14__ "c_CPU/Madd_ex_PCOffset_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_13__ "c_CPU/Madd_ex_PCOffset_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_13__ "c_CPU/Madd_ex_PCOffset_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_12__ "c_CPU/Madd_ex_PCOffset_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_12__ "c_CPU/Madd_ex_PCOffset_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_11__ "c_CPU/Madd_ex_PCOffset_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_11__ "c_CPU/Madd_ex_PCOffset_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_10__ "c_CPU/Madd_ex_PCOffset_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_10__ "c_CPU/Madd_ex_PCOffset_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_9__ "c_CPU/Madd_ex_PCOffset_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_9__ "c_CPU/Madd_ex_PCOffset_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_8__ "c_CPU/Madd_ex_PCOffset_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_8__ "c_CPU/Madd_ex_PCOffset_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_7__ "c_CPU/Madd_ex_PCOffset_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_7__ "c_CPU/Madd_ex_PCOffset_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_6__ "c_CPU/Madd_ex_PCOffset_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_6__ "c_CPU/Madd_ex_PCOffset_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_5__ "c_CPU/Madd_ex_PCOffset_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_5__ "c_CPU/Madd_ex_PCOffset_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_4__ "c_CPU/Madd_ex_PCOffset_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_4__ "c_CPU/Madd_ex_PCOffset_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_3__ "c_CPU/Madd_ex_PCOffset_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_3__ "c_CPU/Madd_ex_PCOffset_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_2__ "c_CPU/Madd_ex_PCOffset_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_2__ "c_CPU/Madd_ex_PCOffset_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_xor_1__ "c_CPU/Madd_ex_PCOffset_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_1__ "c_CPU/Madd_ex_PCOffset_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_Madd_ex_PCOffset_cy_0__ "c_CPU/Madd_ex_PCOffset_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_0 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_DATA_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_DATA_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance COM_rdn_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance COM_wrn_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_EN_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_HS_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_OE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_EN_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_VS_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_WE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_OE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_WE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_17_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_16_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM1_ADDR_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_17_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_16_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM2_ADDR_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_B_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_B_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_B_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_G_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_G_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_G_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_R_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_R_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance VGA_R_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Light_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP1_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP2_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP2_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP2_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP2_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP2_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP2_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DYP2_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_top_BUFGP_renamed_1 "clk_top_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_MEMWB_rst_inv1_INV_0 "c_CPU/MEMWB/rst_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_1_renamed_2 "c_CPU/EXMEM/ExData_o_0_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_2_renamed_3 "c_CPU/EXMEM/ExData_o_0_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_3_renamed_4 "c_CPU/EXMEM/ExData_o_0_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_4_renamed_5 "c_CPU/EXMEM/ExData_o_0_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_5_renamed_6 "c_CPU/EXMEM/ExData_o_0_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_6_renamed_7 "c_CPU/EXMEM/ExData_o_0_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_7_renamed_8 "c_CPU/EXMEM/ExData_o_0_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_8_renamed_9 "c_CPU/EXMEM/ExData_o_0_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_9_renamed_10 "c_CPU/EXMEM/ExData_o_0_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_10_renamed_11 "c_CPU/EXMEM/ExData_o_0_10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_11_renamed_12 "c_CPU/EXMEM/ExData_o_0_11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_12_renamed_13 "c_CPU/EXMEM/ExData_o_0_12")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_13_renamed_14 "c_CPU/EXMEM/ExData_o_0_13")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_14_renamed_15 "c_CPU/EXMEM/ExData_o_0_14")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename c_CPU_EXMEM_ExData_o_0_15_renamed_16 "c_CPU/EXMEM/ExData_o_0_15")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (net COM_rdn
              (joined
                (portRef COM_rdn)
                (portRef O (instanceRef COM_rdn_OBUF))
              )
            )
            (net COM_wrn
              (joined
                (portRef COM_wrn)
                (portRef O (instanceRef COM_wrn_OBUF))
              )
            )
            (net (rename DYP1_0_ "DYP1<0>")
              (joined
                (portRef (member DYP1 6))
                (portRef O (instanceRef DYP1_0_OBUF))
              )
            )
            (net (rename DYP1_1_ "DYP1<1>")
              (joined
                (portRef (member DYP1 5))
                (portRef O (instanceRef DYP1_1_OBUF))
              )
            )
            (net (rename DYP1_2_ "DYP1<2>")
              (joined
                (portRef (member DYP1 4))
                (portRef O (instanceRef DYP1_2_OBUF))
              )
            )
            (net (rename DYP1_3_ "DYP1<3>")
              (joined
                (portRef (member DYP1 3))
                (portRef O (instanceRef DYP1_3_OBUF))
              )
            )
            (net (rename DYP1_4_ "DYP1<4>")
              (joined
                (portRef (member DYP1 2))
                (portRef O (instanceRef DYP1_4_OBUF))
              )
            )
            (net (rename DYP1_5_ "DYP1<5>")
              (joined
                (portRef (member DYP1 1))
                (portRef O (instanceRef DYP1_5_OBUF))
              )
            )
            (net (rename DYP1_6_ "DYP1<6>")
              (joined
                (portRef (member DYP1 0))
                (portRef O (instanceRef DYP1_6_OBUF))
              )
            )
            (net (rename DYP2_0_ "DYP2<0>")
              (joined
                (portRef (member DYP2 6))
                (portRef O (instanceRef DYP2_0_OBUF))
              )
            )
            (net (rename DYP2_1_ "DYP2<1>")
              (joined
                (portRef (member DYP2 5))
                (portRef O (instanceRef DYP2_1_OBUF))
              )
            )
            (net (rename DYP2_2_ "DYP2<2>")
              (joined
                (portRef (member DYP2 4))
                (portRef O (instanceRef DYP2_2_OBUF))
              )
            )
            (net (rename DYP2_3_ "DYP2<3>")
              (joined
                (portRef (member DYP2 3))
                (portRef O (instanceRef DYP2_3_OBUF))
              )
            )
            (net (rename DYP2_4_ "DYP2<4>")
              (joined
                (portRef (member DYP2 2))
                (portRef O (instanceRef DYP2_4_OBUF))
              )
            )
            (net (rename DYP2_5_ "DYP2<5>")
              (joined
                (portRef (member DYP2 1))
                (portRef O (instanceRef DYP2_5_OBUF))
              )
            )
            (net (rename DYP2_6_ "DYP2<6>")
              (joined
                (portRef (member DYP2 0))
                (portRef O (instanceRef DYP2_6_OBUF))
              )
            )
            (net (rename Light_0_ "Light<0>")
              (joined
                (portRef (member Light 15))
                (portRef O (instanceRef Light_0_OBUF))
              )
            )
            (net (rename Light_10_ "Light<10>")
              (joined
                (portRef (member Light 5))
                (portRef O (instanceRef Light_10_OBUF))
              )
            )
            (net (rename Light_11_ "Light<11>")
              (joined
                (portRef (member Light 4))
                (portRef O (instanceRef Light_11_OBUF))
              )
            )
            (net (rename Light_12_ "Light<12>")
              (joined
                (portRef (member Light 3))
                (portRef O (instanceRef Light_12_OBUF))
              )
            )
            (net (rename Light_13_ "Light<13>")
              (joined
                (portRef (member Light 2))
                (portRef O (instanceRef Light_13_OBUF))
              )
            )
            (net (rename Light_14_ "Light<14>")
              (joined
                (portRef (member Light 1))
                (portRef O (instanceRef Light_14_OBUF))
              )
            )
            (net (rename Light_15_ "Light<15>")
              (joined
                (portRef (member Light 0))
                (portRef O (instanceRef Light_15_OBUF))
              )
            )
            (net (rename Light_1_ "Light<1>")
              (joined
                (portRef (member Light 14))
                (portRef O (instanceRef Light_1_OBUF))
              )
            )
            (net (rename Light_2_ "Light<2>")
              (joined
                (portRef (member Light 13))
                (portRef O (instanceRef Light_2_OBUF))
              )
            )
            (net (rename Light_3_ "Light<3>")
              (joined
                (portRef (member Light 12))
                (portRef O (instanceRef Light_3_OBUF))
              )
            )
            (net (rename Light_4_ "Light<4>")
              (joined
                (portRef (member Light 11))
                (portRef O (instanceRef Light_4_OBUF))
              )
            )
            (net (rename Light_5_ "Light<5>")
              (joined
                (portRef (member Light 10))
                (portRef O (instanceRef Light_5_OBUF))
              )
            )
            (net (rename Light_6_ "Light<6>")
              (joined
                (portRef (member Light 9))
                (portRef O (instanceRef Light_6_OBUF))
              )
            )
            (net (rename Light_7_ "Light<7>")
              (joined
                (portRef (member Light 8))
                (portRef O (instanceRef Light_7_OBUF))
              )
            )
            (net (rename Light_8_ "Light<8>")
              (joined
                (portRef (member Light 7))
                (portRef O (instanceRef Light_8_OBUF))
              )
            )
            (net (rename Light_9_ "Light<9>")
              (joined
                (portRef (member Light 6))
                (portRef O (instanceRef Light_9_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_0_ "SRAM1_ADDR<0>")
              (joined
                (portRef (member SRAM1_ADDR 17))
                (portRef O (instanceRef SRAM1_ADDR_0_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_10_ "SRAM1_ADDR<10>")
              (joined
                (portRef (member SRAM1_ADDR 7))
                (portRef O (instanceRef SRAM1_ADDR_10_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_11_ "SRAM1_ADDR<11>")
              (joined
                (portRef (member SRAM1_ADDR 6))
                (portRef O (instanceRef SRAM1_ADDR_11_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_12_ "SRAM1_ADDR<12>")
              (joined
                (portRef (member SRAM1_ADDR 5))
                (portRef O (instanceRef SRAM1_ADDR_12_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_13_ "SRAM1_ADDR<13>")
              (joined
                (portRef (member SRAM1_ADDR 4))
                (portRef O (instanceRef SRAM1_ADDR_13_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_14_ "SRAM1_ADDR<14>")
              (joined
                (portRef (member SRAM1_ADDR 3))
                (portRef O (instanceRef SRAM1_ADDR_14_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_15_ "SRAM1_ADDR<15>")
              (joined
                (portRef (member SRAM1_ADDR 2))
                (portRef O (instanceRef SRAM1_ADDR_15_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_16_ "SRAM1_ADDR<16>")
              (joined
                (portRef (member SRAM1_ADDR 1))
                (portRef O (instanceRef SRAM1_ADDR_16_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_17_ "SRAM1_ADDR<17>")
              (joined
                (portRef (member SRAM1_ADDR 0))
                (portRef O (instanceRef SRAM1_ADDR_17_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_1_ "SRAM1_ADDR<1>")
              (joined
                (portRef (member SRAM1_ADDR 16))
                (portRef O (instanceRef SRAM1_ADDR_1_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_2_ "SRAM1_ADDR<2>")
              (joined
                (portRef (member SRAM1_ADDR 15))
                (portRef O (instanceRef SRAM1_ADDR_2_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_3_ "SRAM1_ADDR<3>")
              (joined
                (portRef (member SRAM1_ADDR 14))
                (portRef O (instanceRef SRAM1_ADDR_3_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_4_ "SRAM1_ADDR<4>")
              (joined
                (portRef (member SRAM1_ADDR 13))
                (portRef O (instanceRef SRAM1_ADDR_4_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_5_ "SRAM1_ADDR<5>")
              (joined
                (portRef (member SRAM1_ADDR 12))
                (portRef O (instanceRef SRAM1_ADDR_5_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_6_ "SRAM1_ADDR<6>")
              (joined
                (portRef (member SRAM1_ADDR 11))
                (portRef O (instanceRef SRAM1_ADDR_6_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_7_ "SRAM1_ADDR<7>")
              (joined
                (portRef (member SRAM1_ADDR 10))
                (portRef O (instanceRef SRAM1_ADDR_7_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_8_ "SRAM1_ADDR<8>")
              (joined
                (portRef (member SRAM1_ADDR 9))
                (portRef O (instanceRef SRAM1_ADDR_8_OBUF))
              )
            )
            (net (rename SRAM1_ADDR_9_ "SRAM1_ADDR<9>")
              (joined
                (portRef (member SRAM1_ADDR 8))
                (portRef O (instanceRef SRAM1_ADDR_9_OBUF))
              )
            )
            (net (rename SRAM1_DATA_0_ "SRAM1_DATA<0>")
              (joined
                (portRef (member SRAM1_DATA 15))
                (portRef O (instanceRef SRAM1_DATA_0_OBUF))
              )
            )
            (net (rename SRAM1_DATA_10_ "SRAM1_DATA<10>")
              (joined
                (portRef (member SRAM1_DATA 5))
                (portRef O (instanceRef SRAM1_DATA_10_OBUF))
              )
            )
            (net (rename SRAM1_DATA_11_ "SRAM1_DATA<11>")
              (joined
                (portRef (member SRAM1_DATA 4))
                (portRef O (instanceRef SRAM1_DATA_11_OBUF))
              )
            )
            (net (rename SRAM1_DATA_12_ "SRAM1_DATA<12>")
              (joined
                (portRef (member SRAM1_DATA 3))
                (portRef O (instanceRef SRAM1_DATA_12_OBUF))
              )
            )
            (net (rename SRAM1_DATA_13_ "SRAM1_DATA<13>")
              (joined
                (portRef (member SRAM1_DATA 2))
                (portRef O (instanceRef SRAM1_DATA_13_OBUF))
              )
            )
            (net (rename SRAM1_DATA_14_ "SRAM1_DATA<14>")
              (joined
                (portRef (member SRAM1_DATA 1))
                (portRef O (instanceRef SRAM1_DATA_14_OBUF))
              )
            )
            (net (rename SRAM1_DATA_15_ "SRAM1_DATA<15>")
              (joined
                (portRef (member SRAM1_DATA 0))
                (portRef O (instanceRef SRAM1_DATA_15_OBUF))
              )
            )
            (net (rename SRAM1_DATA_1_ "SRAM1_DATA<1>")
              (joined
                (portRef (member SRAM1_DATA 14))
                (portRef O (instanceRef SRAM1_DATA_1_OBUF))
              )
            )
            (net (rename SRAM1_DATA_2_ "SRAM1_DATA<2>")
              (joined
                (portRef (member SRAM1_DATA 13))
                (portRef O (instanceRef SRAM1_DATA_2_OBUF))
              )
            )
            (net (rename SRAM1_DATA_3_ "SRAM1_DATA<3>")
              (joined
                (portRef (member SRAM1_DATA 12))
                (portRef O (instanceRef SRAM1_DATA_3_OBUF))
              )
            )
            (net (rename SRAM1_DATA_4_ "SRAM1_DATA<4>")
              (joined
                (portRef (member SRAM1_DATA 11))
                (portRef O (instanceRef SRAM1_DATA_4_OBUF))
              )
            )
            (net (rename SRAM1_DATA_5_ "SRAM1_DATA<5>")
              (joined
                (portRef (member SRAM1_DATA 10))
                (portRef O (instanceRef SRAM1_DATA_5_OBUF))
              )
            )
            (net (rename SRAM1_DATA_6_ "SRAM1_DATA<6>")
              (joined
                (portRef (member SRAM1_DATA 9))
                (portRef O (instanceRef SRAM1_DATA_6_OBUF))
              )
            )
            (net (rename SRAM1_DATA_7_ "SRAM1_DATA<7>")
              (joined
                (portRef (member SRAM1_DATA 8))
                (portRef O (instanceRef SRAM1_DATA_7_OBUF))
              )
            )
            (net (rename SRAM1_DATA_8_ "SRAM1_DATA<8>")
              (joined
                (portRef (member SRAM1_DATA 7))
                (portRef O (instanceRef SRAM1_DATA_8_OBUF))
              )
            )
            (net (rename SRAM1_DATA_9_ "SRAM1_DATA<9>")
              (joined
                (portRef (member SRAM1_DATA 6))
                (portRef O (instanceRef SRAM1_DATA_9_OBUF))
              )
            )
            (net SRAM1_EN
              (joined
                (portRef SRAM1_EN)
                (portRef O (instanceRef SRAM1_EN_OBUF))
              )
            )
            (net SRAM1_OE
              (joined
                (portRef SRAM1_OE)
                (portRef O (instanceRef SRAM1_OE_OBUF))
              )
            )
            (net SRAM1_WE
              (joined
                (portRef SRAM1_WE)
                (portRef O (instanceRef SRAM1_WE_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_0_ "SRAM2_ADDR<0>")
              (joined
                (portRef (member SRAM2_ADDR 17))
                (portRef O (instanceRef SRAM2_ADDR_0_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_10_ "SRAM2_ADDR<10>")
              (joined
                (portRef (member SRAM2_ADDR 7))
                (portRef O (instanceRef SRAM2_ADDR_10_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_11_ "SRAM2_ADDR<11>")
              (joined
                (portRef (member SRAM2_ADDR 6))
                (portRef O (instanceRef SRAM2_ADDR_11_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_12_ "SRAM2_ADDR<12>")
              (joined
                (portRef (member SRAM2_ADDR 5))
                (portRef O (instanceRef SRAM2_ADDR_12_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_13_ "SRAM2_ADDR<13>")
              (joined
                (portRef (member SRAM2_ADDR 4))
                (portRef O (instanceRef SRAM2_ADDR_13_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_14_ "SRAM2_ADDR<14>")
              (joined
                (portRef (member SRAM2_ADDR 3))
                (portRef O (instanceRef SRAM2_ADDR_14_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_15_ "SRAM2_ADDR<15>")
              (joined
                (portRef (member SRAM2_ADDR 2))
                (portRef O (instanceRef SRAM2_ADDR_15_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_16_ "SRAM2_ADDR<16>")
              (joined
                (portRef (member SRAM2_ADDR 1))
                (portRef O (instanceRef SRAM2_ADDR_16_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_17_ "SRAM2_ADDR<17>")
              (joined
                (portRef (member SRAM2_ADDR 0))
                (portRef O (instanceRef SRAM2_ADDR_17_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_1_ "SRAM2_ADDR<1>")
              (joined
                (portRef (member SRAM2_ADDR 16))
                (portRef O (instanceRef SRAM2_ADDR_1_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_2_ "SRAM2_ADDR<2>")
              (joined
                (portRef (member SRAM2_ADDR 15))
                (portRef O (instanceRef SRAM2_ADDR_2_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_3_ "SRAM2_ADDR<3>")
              (joined
                (portRef (member SRAM2_ADDR 14))
                (portRef O (instanceRef SRAM2_ADDR_3_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_4_ "SRAM2_ADDR<4>")
              (joined
                (portRef (member SRAM2_ADDR 13))
                (portRef O (instanceRef SRAM2_ADDR_4_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_5_ "SRAM2_ADDR<5>")
              (joined
                (portRef (member SRAM2_ADDR 12))
                (portRef O (instanceRef SRAM2_ADDR_5_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_6_ "SRAM2_ADDR<6>")
              (joined
                (portRef (member SRAM2_ADDR 11))
                (portRef O (instanceRef SRAM2_ADDR_6_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_7_ "SRAM2_ADDR<7>")
              (joined
                (portRef (member SRAM2_ADDR 10))
                (portRef O (instanceRef SRAM2_ADDR_7_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_8_ "SRAM2_ADDR<8>")
              (joined
                (portRef (member SRAM2_ADDR 9))
                (portRef O (instanceRef SRAM2_ADDR_8_OBUF))
              )
            )
            (net (rename SRAM2_ADDR_9_ "SRAM2_ADDR<9>")
              (joined
                (portRef (member SRAM2_ADDR 8))
                (portRef O (instanceRef SRAM2_ADDR_9_OBUF))
              )
            )
            (net (rename SRAM2_DATA_0_ "SRAM2_DATA<0>")
              (joined
                (portRef (member SRAM2_DATA 15))
                (portRef O (instanceRef SRAM2_DATA_0_OBUF))
              )
            )
            (net (rename SRAM2_DATA_10_ "SRAM2_DATA<10>")
              (joined
                (portRef (member SRAM2_DATA 5))
                (portRef O (instanceRef SRAM2_DATA_10_OBUF))
              )
            )
            (net (rename SRAM2_DATA_11_ "SRAM2_DATA<11>")
              (joined
                (portRef (member SRAM2_DATA 4))
                (portRef O (instanceRef SRAM2_DATA_11_OBUF))
              )
            )
            (net (rename SRAM2_DATA_12_ "SRAM2_DATA<12>")
              (joined
                (portRef (member SRAM2_DATA 3))
                (portRef O (instanceRef SRAM2_DATA_12_OBUF))
              )
            )
            (net (rename SRAM2_DATA_13_ "SRAM2_DATA<13>")
              (joined
                (portRef (member SRAM2_DATA 2))
                (portRef O (instanceRef SRAM2_DATA_13_OBUF))
              )
            )
            (net (rename SRAM2_DATA_14_ "SRAM2_DATA<14>")
              (joined
                (portRef (member SRAM2_DATA 1))
                (portRef O (instanceRef SRAM2_DATA_14_OBUF))
              )
            )
            (net (rename SRAM2_DATA_15_ "SRAM2_DATA<15>")
              (joined
                (portRef (member SRAM2_DATA 0))
                (portRef O (instanceRef SRAM2_DATA_15_OBUF))
              )
            )
            (net (rename SRAM2_DATA_1_ "SRAM2_DATA<1>")
              (joined
                (portRef (member SRAM2_DATA 14))
                (portRef O (instanceRef SRAM2_DATA_1_OBUF))
              )
            )
            (net (rename SRAM2_DATA_2_ "SRAM2_DATA<2>")
              (joined
                (portRef (member SRAM2_DATA 13))
                (portRef O (instanceRef SRAM2_DATA_2_OBUF))
              )
            )
            (net (rename SRAM2_DATA_3_ "SRAM2_DATA<3>")
              (joined
                (portRef (member SRAM2_DATA 12))
                (portRef O (instanceRef SRAM2_DATA_3_OBUF))
              )
            )
            (net (rename SRAM2_DATA_4_ "SRAM2_DATA<4>")
              (joined
                (portRef (member SRAM2_DATA 11))
                (portRef O (instanceRef SRAM2_DATA_4_OBUF))
              )
            )
            (net (rename SRAM2_DATA_5_ "SRAM2_DATA<5>")
              (joined
                (portRef (member SRAM2_DATA 10))
                (portRef O (instanceRef SRAM2_DATA_5_OBUF))
              )
            )
            (net (rename SRAM2_DATA_6_ "SRAM2_DATA<6>")
              (joined
                (portRef (member SRAM2_DATA 9))
                (portRef O (instanceRef SRAM2_DATA_6_OBUF))
              )
            )
            (net (rename SRAM2_DATA_7_ "SRAM2_DATA<7>")
              (joined
                (portRef (member SRAM2_DATA 8))
                (portRef O (instanceRef SRAM2_DATA_7_OBUF))
              )
            )
            (net (rename SRAM2_DATA_8_ "SRAM2_DATA<8>")
              (joined
                (portRef (member SRAM2_DATA 7))
                (portRef O (instanceRef SRAM2_DATA_8_OBUF))
              )
            )
            (net (rename SRAM2_DATA_9_ "SRAM2_DATA<9>")
              (joined
                (portRef (member SRAM2_DATA 6))
                (portRef O (instanceRef SRAM2_DATA_9_OBUF))
              )
            )
            (net SRAM2_EN
              (joined
                (portRef SRAM2_EN)
                (portRef O (instanceRef SRAM2_EN_OBUF))
              )
            )
            (net SRAM2_OE
              (joined
                (portRef SRAM2_OE)
                (portRef O (instanceRef SRAM2_OE_OBUF))
              )
            )
            (net SRAM2_WE
              (joined
                (portRef SRAM2_WE)
                (portRef O (instanceRef SRAM2_WE_OBUF))
              )
            )
            (net (rename VGA_B_0_ "VGA_B<0>")
              (joined
                (portRef (member VGA_B 2))
                (portRef O (instanceRef VGA_B_0_OBUF))
              )
            )
            (net (rename VGA_B_1_ "VGA_B<1>")
              (joined
                (portRef (member VGA_B 1))
                (portRef O (instanceRef VGA_B_1_OBUF))
              )
            )
            (net (rename VGA_B_2_ "VGA_B<2>")
              (joined
                (portRef (member VGA_B 0))
                (portRef O (instanceRef VGA_B_2_OBUF))
              )
            )
            (net (rename VGA_G_0_ "VGA_G<0>")
              (joined
                (portRef (member VGA_G 2))
                (portRef O (instanceRef VGA_G_0_OBUF))
              )
            )
            (net (rename VGA_G_1_ "VGA_G<1>")
              (joined
                (portRef (member VGA_G 1))
                (portRef O (instanceRef VGA_G_1_OBUF))
              )
            )
            (net (rename VGA_G_2_ "VGA_G<2>")
              (joined
                (portRef (member VGA_G 0))
                (portRef O (instanceRef VGA_G_2_OBUF))
              )
            )
            (net VGA_HS
              (joined
                (portRef VGA_HS)
                (portRef O (instanceRef VGA_HS_OBUF))
              )
            )
            (net (rename VGA_R_0_ "VGA_R<0>")
              (joined
                (portRef (member VGA_R 2))
                (portRef O (instanceRef VGA_R_0_OBUF))
              )
            )
            (net (rename VGA_R_1_ "VGA_R<1>")
              (joined
                (portRef (member VGA_R 1))
                (portRef O (instanceRef VGA_R_1_OBUF))
              )
            )
            (net (rename VGA_R_2_ "VGA_R<2>")
              (joined
                (portRef (member VGA_R 0))
                (portRef O (instanceRef VGA_R_2_OBUF))
              )
            )
            (net VGA_VS
              (joined
                (portRef VGA_VS)
                (portRef O (instanceRef VGA_VS_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_ "c_CPU/EXMEM/ExData_o<0>")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0))
                (portRef I (instanceRef SRAM1_ADDR_0_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_1 "c_CPU/EXMEM/ExData_o_0_1")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_1_renamed_2))
                (portRef I (instanceRef SRAM1_ADDR_15_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_10 "c_CPU/EXMEM/ExData_o_0_10")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_10_renamed_11))
                (portRef I (instanceRef SRAM1_ADDR_6_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_11 "c_CPU/EXMEM/ExData_o_0_11")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_11_renamed_12))
                (portRef I (instanceRef SRAM1_ADDR_5_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_12 "c_CPU/EXMEM/ExData_o_0_12")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_12_renamed_13))
                (portRef I (instanceRef SRAM1_ADDR_4_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_13 "c_CPU/EXMEM/ExData_o_0_13")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_13_renamed_14))
                (portRef I (instanceRef SRAM1_ADDR_3_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_14 "c_CPU/EXMEM/ExData_o_0_14")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_14_renamed_15))
                (portRef I (instanceRef SRAM1_ADDR_2_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_15 "c_CPU/EXMEM/ExData_o_0_15")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_15_renamed_16))
                (portRef I (instanceRef SRAM1_ADDR_1_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_2 "c_CPU/EXMEM/ExData_o_0_2")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_2_renamed_3))
                (portRef I (instanceRef SRAM1_ADDR_14_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_3 "c_CPU/EXMEM/ExData_o_0_3")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_3_renamed_4))
                (portRef I (instanceRef SRAM1_ADDR_13_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_4 "c_CPU/EXMEM/ExData_o_0_4")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_4_renamed_5))
                (portRef I (instanceRef SRAM1_ADDR_12_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_5 "c_CPU/EXMEM/ExData_o_0_5")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_5_renamed_6))
                (portRef I (instanceRef SRAM1_ADDR_11_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_6 "c_CPU/EXMEM/ExData_o_0_6")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_6_renamed_7))
                (portRef I (instanceRef SRAM1_ADDR_10_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_7 "c_CPU/EXMEM/ExData_o_0_7")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_7_renamed_8))
                (portRef I (instanceRef SRAM1_ADDR_9_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_8 "c_CPU/EXMEM/ExData_o_0_8")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_8_renamed_9))
                (portRef I (instanceRef SRAM1_ADDR_8_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_ExData_o_0_9 "c_CPU/EXMEM/ExData_o_0_9")
              (joined
                (portRef Q (instanceRef c_CPU_EXMEM_ExData_o_0_9_renamed_10))
                (portRef I (instanceRef SRAM1_ADDR_7_OBUF))
              )
            )
            (net (rename c_CPU_EXMEM_rst_inv "c_CPU/EXMEM/rst_inv")
              (joined
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0))
                (portRef O (instanceRef c_CPU_MEMWB_rst_inv1_INV_0))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_1_renamed_2))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_2_renamed_3))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_3_renamed_4))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_4_renamed_5))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_5_renamed_6))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_6_renamed_7))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_7_renamed_8))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_8_renamed_9))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_9_renamed_10))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_10_renamed_11))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_11_renamed_12))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_12_renamed_13))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_13_renamed_14))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_14_renamed_15))
                (portRef CLR (instanceRef c_CPU_EXMEM_ExData_o_0_15_renamed_16))
              )
            )
            (net (rename c_CPU_ID_Controller_Mtridata_ALUSrc "c_CPU/ID_Controller/Mtridata_ALUSrc")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef SRAM2_EN_OBUF))
                (portRef I (instanceRef VGA_HS_OBUF))
                (portRef I (instanceRef SRAM2_OE_OBUF))
                (portRef I (instanceRef SRAM1_EN_OBUF))
                (portRef I (instanceRef VGA_VS_OBUF))
                (portRef I (instanceRef SRAM1_ADDR_17_OBUF))
                (portRef I (instanceRef SRAM1_ADDR_16_OBUF))
                (portRef I (instanceRef SRAM2_ADDR_17_OBUF))
                (portRef I (instanceRef SRAM2_ADDR_16_OBUF))
                (portRef I (instanceRef VGA_B_2_OBUF))
                (portRef I (instanceRef VGA_B_1_OBUF))
                (portRef I (instanceRef VGA_B_0_OBUF))
                (portRef I (instanceRef VGA_G_2_OBUF))
                (portRef I (instanceRef VGA_G_1_OBUF))
                (portRef I (instanceRef VGA_G_0_OBUF))
                (portRef I (instanceRef VGA_R_2_OBUF))
                (portRef I (instanceRef VGA_R_1_OBUF))
                (portRef I (instanceRef VGA_R_0_OBUF))
                (portRef I (instanceRef DYP1_6_OBUF))
                (portRef I (instanceRef DYP1_5_OBUF))
                (portRef I (instanceRef DYP1_4_OBUF))
                (portRef I (instanceRef DYP1_3_OBUF))
                (portRef I (instanceRef DYP1_2_OBUF))
                (portRef I (instanceRef DYP1_1_OBUF))
                (portRef I (instanceRef DYP1_0_OBUF))
                (portRef I (instanceRef DYP2_6_OBUF))
                (portRef I (instanceRef DYP2_5_OBUF))
                (portRef I (instanceRef DYP2_4_OBUF))
                (portRef I (instanceRef DYP2_3_OBUF))
                (portRef I (instanceRef DYP2_2_OBUF))
                (portRef I (instanceRef DYP2_1_OBUF))
                (portRef I (instanceRef DYP2_0_OBUF))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_0__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_10__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_10__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_11__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_11__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_12__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_12__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_13__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_13__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_14__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_14__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_15__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_1__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_1__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_2__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_2__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_3__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_3__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_4__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_4__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_5__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_5__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_6__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_6__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_7__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_7__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_8__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_8__))
                (portRef S (instanceRef c_CPU_Madd_ex_PCOffset_cy_9__))
                (portRef LI (instanceRef c_CPU_Madd_ex_PCOffset_xor_9__))
                (portRef I (instanceRef SRAM1_DATA_0_OBUF))
                (portRef I (instanceRef SRAM1_DATA_1_OBUF))
                (portRef I (instanceRef SRAM1_DATA_10_OBUF))
                (portRef I (instanceRef SRAM1_DATA_11_OBUF))
                (portRef I (instanceRef SRAM1_DATA_12_OBUF))
                (portRef I (instanceRef SRAM1_DATA_13_OBUF))
                (portRef I (instanceRef SRAM1_DATA_14_OBUF))
                (portRef I (instanceRef SRAM1_DATA_15_OBUF))
                (portRef I (instanceRef SRAM1_DATA_2_OBUF))
                (portRef I (instanceRef SRAM1_DATA_3_OBUF))
                (portRef I (instanceRef SRAM1_DATA_4_OBUF))
                (portRef I (instanceRef SRAM1_DATA_5_OBUF))
                (portRef I (instanceRef SRAM1_DATA_6_OBUF))
                (portRef I (instanceRef SRAM1_DATA_7_OBUF))
                (portRef I (instanceRef SRAM1_DATA_8_OBUF))
                (portRef I (instanceRef SRAM1_DATA_9_OBUF))
                (portRef I (instanceRef SRAM2_ADDR_0_OBUF))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_14__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_13__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_12__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_11__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_10__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_9__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_8__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_7__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_6__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_5__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_4__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_3__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_2__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_1__))
                (portRef DI (instanceRef c_CPU_Madd_ex_PCOffset_cy_0__))
              )
            )
            (net (rename c_CPU_ID_Controller_Mtridata_WBSrc "c_CPU/ID_Controller/Mtridata_WBSrc")
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0))
                (portRef I (instanceRef SRAM2_DATA_15_OBUF))
                (portRef I (instanceRef SRAM2_DATA_14_OBUF))
                (portRef I (instanceRef SRAM2_DATA_13_OBUF))
                (portRef I (instanceRef SRAM2_DATA_12_OBUF))
                (portRef I (instanceRef SRAM2_DATA_11_OBUF))
                (portRef I (instanceRef SRAM2_DATA_10_OBUF))
                (portRef I (instanceRef SRAM2_DATA_9_OBUF))
                (portRef I (instanceRef SRAM2_DATA_8_OBUF))
                (portRef I (instanceRef SRAM2_DATA_7_OBUF))
                (portRef I (instanceRef SRAM2_DATA_6_OBUF))
                (portRef I (instanceRef SRAM2_DATA_5_OBUF))
                (portRef I (instanceRef SRAM2_DATA_4_OBUF))
                (portRef I (instanceRef SRAM2_DATA_3_OBUF))
                (portRef I (instanceRef SRAM2_DATA_2_OBUF))
                (portRef I (instanceRef SRAM2_DATA_1_OBUF))
                (portRef I (instanceRef SRAM2_DATA_0_OBUF))
                (portRef I (instanceRef SRAM2_WE_OBUF))
                (portRef I (instanceRef Light_15_OBUF))
                (portRef I (instanceRef Light_14_OBUF))
                (portRef I (instanceRef Light_13_OBUF))
                (portRef I (instanceRef Light_12_OBUF))
                (portRef I (instanceRef Light_11_OBUF))
                (portRef I (instanceRef Light_10_OBUF))
                (portRef I (instanceRef Light_9_OBUF))
                (portRef I (instanceRef Light_8_OBUF))
                (portRef I (instanceRef Light_7_OBUF))
                (portRef I (instanceRef Light_6_OBUF))
                (portRef I (instanceRef Light_5_OBUF))
                (portRef I (instanceRef Light_4_OBUF))
                (portRef I (instanceRef Light_3_OBUF))
                (portRef I (instanceRef Light_2_OBUF))
                (portRef I (instanceRef Light_1_OBUF))
                (portRef I (instanceRef Light_0_OBUF))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_1))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_2))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_3))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_4))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_5))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_6))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_7))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_8))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_9))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_10))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_11))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_12))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_13))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_14))
                (portRef CE (instanceRef c_CPU_IF_PCReg_pc_15))
                (portRef I (instanceRef SRAM1_OE_OBUF))
                (portRef I (instanceRef SRAM1_WE_OBUF))
                (portRef I (instanceRef COM_rdn_OBUF))
                (portRef I (instanceRef COM_wrn_OBUF))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_0__))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_1_renamed_2))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_1_renamed_2))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_2_renamed_3))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_2_renamed_3))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_3_renamed_4))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_3_renamed_4))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_4_renamed_5))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_4_renamed_5))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_5_renamed_6))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_5_renamed_6))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_6_renamed_7))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_6_renamed_7))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_7_renamed_8))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_7_renamed_8))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_8_renamed_9))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_8_renamed_9))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_9_renamed_10))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_9_renamed_10))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_10_renamed_11))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_10_renamed_11))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_11_renamed_12))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_11_renamed_12))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_12_renamed_13))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_12_renamed_13))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_13_renamed_14))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_13_renamed_14))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_14_renamed_15))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_14_renamed_15))
                (portRef CE (instanceRef c_CPU_EXMEM_ExData_o_0_15_renamed_16))
                (portRef D (instanceRef c_CPU_EXMEM_ExData_o_0_15_renamed_16))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res101 "c_CPU/IF_Mux3/Mmux_res101")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_13))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_13__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res121 "c_CPU/IF_Mux3/Mmux_res121")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_14))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_14__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res14 "c_CPU/IF_Mux3/Mmux_res14")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_15))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_15__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res16 "c_CPU/IF_Mux3/Mmux_res16")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_1))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_1__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res181 "c_CPU/IF_Mux3/Mmux_res181")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_2))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_2__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res201 "c_CPU/IF_Mux3/Mmux_res201")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_3))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_3__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res221 "c_CPU/IF_Mux3/Mmux_res221")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_4))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_4__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res241 "c_CPU/IF_Mux3/Mmux_res241")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_5))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_5__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res261 "c_CPU/IF_Mux3/Mmux_res261")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_6))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_6__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res281 "c_CPU/IF_Mux3/Mmux_res281")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_7))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_7__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res301 "c_CPU/IF_Mux3/Mmux_res301")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_8))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_8__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res321 "c_CPU/IF_Mux3/Mmux_res321")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_9))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_9__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res41 "c_CPU/IF_Mux3/Mmux_res41")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_10))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_10__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res61 "c_CPU/IF_Mux3/Mmux_res61")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_11))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_11__))
              )
            )
            (net (rename c_CPU_IF_Mux3_Mmux_res81 "c_CPU/IF_Mux3/Mmux_res81")
              (joined
                (portRef D (instanceRef c_CPU_IF_PCReg_pc_12))
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_xor_12__))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_1_ "c_CPU/IF_PCReg/pc<1>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_1))
                (portRef I (instanceRef SRAM2_ADDR_1_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_10_ "c_CPU/IF_PCReg/pc<10>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_10))
                (portRef I (instanceRef SRAM2_ADDR_10_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_11_ "c_CPU/IF_PCReg/pc<11>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_11))
                (portRef I (instanceRef SRAM2_ADDR_11_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_12_ "c_CPU/IF_PCReg/pc<12>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_12))
                (portRef I (instanceRef SRAM2_ADDR_12_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_13_ "c_CPU/IF_PCReg/pc<13>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_13))
                (portRef I (instanceRef SRAM2_ADDR_13_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_14_ "c_CPU/IF_PCReg/pc<14>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_14))
                (portRef I (instanceRef SRAM2_ADDR_14_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_15_ "c_CPU/IF_PCReg/pc<15>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_15))
                (portRef I (instanceRef SRAM2_ADDR_15_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_2_ "c_CPU/IF_PCReg/pc<2>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_2))
                (portRef I (instanceRef SRAM2_ADDR_2_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_3_ "c_CPU/IF_PCReg/pc<3>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_3))
                (portRef I (instanceRef SRAM2_ADDR_3_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_4_ "c_CPU/IF_PCReg/pc<4>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_4))
                (portRef I (instanceRef SRAM2_ADDR_4_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_5_ "c_CPU/IF_PCReg/pc<5>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_5))
                (portRef I (instanceRef SRAM2_ADDR_5_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_6_ "c_CPU/IF_PCReg/pc<6>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_6))
                (portRef I (instanceRef SRAM2_ADDR_6_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_7_ "c_CPU/IF_PCReg/pc<7>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_7))
                (portRef I (instanceRef SRAM2_ADDR_7_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_8_ "c_CPU/IF_PCReg/pc<8>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_8))
                (portRef I (instanceRef SRAM2_ADDR_8_OBUF))
              )
            )
            (net (rename c_CPU_IF_PCReg_pc_9_ "c_CPU/IF_PCReg/pc<9>")
              (joined
                (portRef Q (instanceRef c_CPU_IF_PCReg_pc_9))
                (portRef I (instanceRef SRAM2_ADDR_9_OBUF))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_0_ "c_CPU/Madd_ex_PCOffset_cy<0>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_0__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_1__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_1__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_10_ "c_CPU/Madd_ex_PCOffset_cy<10>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_10__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_11__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_11__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_11_ "c_CPU/Madd_ex_PCOffset_cy<11>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_11__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_12__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_12__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_12_ "c_CPU/Madd_ex_PCOffset_cy<12>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_12__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_13__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_13__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_13_ "c_CPU/Madd_ex_PCOffset_cy<13>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_13__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_14__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_14__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_14_ "c_CPU/Madd_ex_PCOffset_cy<14>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_14__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_15__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_1_ "c_CPU/Madd_ex_PCOffset_cy<1>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_1__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_2__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_2__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_2_ "c_CPU/Madd_ex_PCOffset_cy<2>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_2__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_3__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_3__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_3_ "c_CPU/Madd_ex_PCOffset_cy<3>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_3__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_4__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_4__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_4_ "c_CPU/Madd_ex_PCOffset_cy<4>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_4__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_5__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_5__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_5_ "c_CPU/Madd_ex_PCOffset_cy<5>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_5__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_6__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_6__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_6_ "c_CPU/Madd_ex_PCOffset_cy<6>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_6__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_7__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_7__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_7_ "c_CPU/Madd_ex_PCOffset_cy<7>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_7__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_8__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_8__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_8_ "c_CPU/Madd_ex_PCOffset_cy<8>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_8__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_9__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_9__))
              )
            )
            (net (rename c_CPU_Madd_ex_PCOffset_cy_9_ "c_CPU/Madd_ex_PCOffset_cy<9>")
              (joined
                (portRef O (instanceRef c_CPU_Madd_ex_PCOffset_cy_9__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_cy_10__))
                (portRef CI (instanceRef c_CPU_Madd_ex_PCOffset_xor_10__))
              )
            )
            (net clk_top
              (joined
                (portRef clk_top)
                (portRef I (instanceRef clk_top_BUFGP_renamed_1))
              )
            )
            (net clk_top_BUFGP
              (joined
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_1))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_2))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_3))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_4))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_5))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_6))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_7))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_8))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_9))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_10))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_11))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_12))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_13))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_14))
                (portRef C (instanceRef c_CPU_IF_PCReg_pc_15))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0))
                (portRef O (instanceRef clk_top_BUFGP_renamed_1))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_1_renamed_2))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_2_renamed_3))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_3_renamed_4))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_4_renamed_5))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_5_renamed_6))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_6_renamed_7))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_7_renamed_8))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_8_renamed_9))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_9_renamed_10))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_10_renamed_11))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_11_renamed_12))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_12_renamed_13))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_13_renamed_14))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_14_renamed_15))
                (portRef C (instanceRef c_CPU_EXMEM_ExData_o_0_15_renamed_16))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_0))
              )
            )
            (net rst_IBUF
              (joined
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_1))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_2))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_3))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_4))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_5))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_6))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_7))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_8))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_9))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_10))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_11))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_12))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_13))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_14))
                (portRef CLR (instanceRef c_CPU_IF_PCReg_pc_15))
                (portRef O (instanceRef rst_IBUF_renamed_0))
                (portRef I (instanceRef c_CPU_MEMWB_rst_inv1_INV_0))
              )
            )
          )
      )
    )
  )

  (design THINPAD_top
    (cellRef THINPAD_top
      (libraryRef THINPAD_top_lib)
    )
    (property PART (string "xc3s1200e-4-fg320") (owner "Xilinx"))
  )
)

