/*
 * stm32f446xx.h
 *
 *  Created on: Nov 5, 2020
 *      Author: bhavi
 */

#ifndef INC_STM32F446XX_H_
#define INC_STM32F446XX_H_

#define __vo volatile
/*
 * base address of Flash and SRAM memories
 */

#define FLASH_BASEADDR			0x08000000U			/* Flash base address */
#define SRAM1_BASEADDR			0x20000000U			/*SRAM1 base address */
#define SRAM2_BASEADDR			0x20001C00U			/*SRAM2 base address */
#define ROM_BASEADDR			0x1FFF0000U			/*ROM base address */
#define SRAM 					SRAM1_BASEADDR		/*The main internal ram is SRAM1*/

/*
 * AHBx and APBx Bus peripheral base address
 */

#define PERIPH_BASE				0x40000000			/*peripheral base address*/
#define APB1PERIPH_BASEADDR  	PERIPH_BASE			/*APB1 peripheral bus address is Initial address of peripherial base address*/
#define APB2PERIPH_BASEADDR		0x40010000U			/*APB2 peripheral base address*/
#define AHB1PERIPH_BASEADDR 	0x40020000U			/*AHB1 peripheral base address*/
#define AHB2PERIPH_BASEADDR 	0X50000000U			/*AHB2 peripheral base address

/*
 * Base Addresses of peripherals which are hanging on AHB1 bus
 */

#define GPIOA_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x0000)			/*GPIO PORT-A base address */
#define GPIOB_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x0400)			/*GPIO PORT-B base address */
#define GPIOC_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x0800)			/*GPIO PORT-C base address */
#define GPIOD_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x0C00)			/*GPIO PORT-D base address */
#define GPIOE_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x1000)			/*GPIO PORT-E base address */
#define GPIOF_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x1400)			/*GPIO PORT-F base address */
#define GPIOG_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x1800)			/*GPIO PORT-G base address */
#define GPIOH_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x1C00)			/*GPIO PORT-H base address */
#define GPIOI_BASEADDR 			(AHB1PERIPH_BASEADDR + 0x2000)			/*GPIO PORT-I base address */

/*
 * base Addresses of peripherals which are hanging on APB1 bus
 */

#define I2C1_BASEADDR          	(APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR			(APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR			(APB1PERIPH_BASEADDR + 0x5C00)
#define UART5_BASEADDR			(APB1PERIPH_BASEADDR + 0x5000)
#define UART4_BASEADDR			(APB1PERIPH_BASEADDR + 0x4C00)
#define USART3_BASEADDR			(APB1PERIPH_BASEADDR + 0x4800)
#define USART2_BASEADDR			(APB1PERIPH_BASEADDR + 0x4400)
#define SPI3_BASEADDR			(APB1PERIPH_BASEADDR + 0x3C00)
#define SPI2_BASEADDR			(APB1PERIPH_BASEADDR + 0x3800)

/*
*base addresses of peripherals which are hanging on APB2 Bus
*/
#define EXT1_BASEADDR			(APB2PERIPH_BASEADDR + 0x3C00)
#define SPI1_BASEADDR		    (APB2PERIPH_BASEADDR + 0x3000)
#define SYSCFG					(APB2PERIPH_BASEADDR + 0x3800)
#define USART1_BASEADDR			(APB2PERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR			(APB2PERIPH_BASEADDR + 0x1400)


/*********************************peripheral register definition structure ****************************/

/*
 * NOTE : Registers of a peripherals are specific to MCU
 * e.g : Number of Registers of SPI peripheral of STM32F4x family of MCUs may be different (more or less)
 * Compared to number of registers of SPI peripheral of STM32Lx or STM32F0x family of MCUs
 * Please check your device RM
 */

typedef struct
{
	__vo uint32_t MODER;						/*GPIO port mode register 												Address offset : 0x00 */
	__vo uint32_t OTYPER;					/*GPIO port output type register 											Address offset : 0x04 */
	__vo uint32_t OSPEEDR;					/*GPIO port output speed register 											Address offset : 0x08 */
	__vo uint32_t PUPDR;						/*GPIO port pull-up/pull-down register 									Address offset : 0x0C */
	__vo uint32_t IDR;						/*GPIO port input data  register 											Address offset : 0x10*/
	__vo uint32_t ODR;						/*GPIO port output data register 											Address offset : 0x14 */
	__vo uint32_t BSRR;						/*GPIO port bit set/reset register 											Address offset : 0x18 */
	__vo uint32_t LCKR;						/*GPIO port configuration lock register 									Address offset : 0x1C */
	__vo uint32_t AFR[2];					/*GPIO port alternate function low AFR[0] & high AFR[1] registers 			Address offset : 0x20 & 0X24 */
}GPIO_RegDef_t;



#endif /* INC_STM32F446XX_H_ */
