

================================================================
== Vitis HLS Report for 'output_layer'
================================================================
* Date:           Mon Oct 28 19:19:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       52|   786472|  0.520 us|  7.865 ms|   52|  786472|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_output_layer_Pipeline_NEURONS_STATE_RESET_LOOP_fu_91  |output_layer_Pipeline_NEURONS_STATE_RESET_LOOP  |       18|       18|   0.180 us|  0.180 us|   18|      18|       no|
        |grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97            |output_layer_Pipeline_WEIGHTS_LOOP_4            |        2|   196607|  20.000 ns|  1.966 ms|    2|  196607|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_4  |       32|   786452|  8 ~ 196613|          -|          -|     4|        no|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 9 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln146 = store i5 16, i5 %neuron_index" [src/RNI.cpp:146]   --->   Operation 10 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln146 = br void %WEIGHTS_LOOP_4" [src/RNI.cpp:146]   --->   Operation 11 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%neuron_index_1 = load i5 %neuron_index"   --->   Operation 12 'load' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%icmp_ln146 = icmp_eq  i5 %neuron_index_1, i5 20" [src/RNI.cpp:146]   --->   Operation 13 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %WEIGHTS_LOOP_4.split, void %for.inc.i291.preheader" [src/RNI.cpp:146]   --->   Operation 14 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln146 = sext i5 %neuron_index_1" [src/RNI.cpp:146]   --->   Operation 15 'sext' 'sext_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i8 %sext_ln146" [src/RNI.cpp:146]   --->   Operation 16 'zext' 'zext_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln146" [src/RNI.cpp:146]   --->   Operation 17 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.25ns)   --->   "%store_ln172 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:172->src/RNI.cpp:148]   --->   Operation 18 'store' 'store_ln172' <Predicate = (!icmp_ln146)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln146" [src/RNI.cpp:149]   --->   Operation 19 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:149]   --->   Operation 20 'load' 'weight_index' <Predicate = (!icmp_ln146)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%add_i_i162 = add i5 %neuron_index_1, i5 1"   --->   Operation 21 'add' 'add_i_i162' <Predicate = (!icmp_ln146)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%conv_i139_cast_cast = sext i5 %add_i_i162"   --->   Operation 22 'sext' 'conv_i139_cast_cast' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%conv_i139_cast_cast_cast = zext i8 %conv_i139_cast_cast"   --->   Operation 23 'zext' 'conv_i139_cast_cast_cast' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_1 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i139_cast_cast_cast"   --->   Operation 24 'getelementptr' 'WEIGHTS_INDEX_addr_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 25 'load' 'WEIGHTS_INDEX_load' <Predicate = (!icmp_ln146)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @output_layer_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 26 'call' 'call_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.84>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:149]   --->   Operation 27 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 28 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i14 %weight_index" [src/RNI.cpp:149]   --->   Operation 29 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.58ns)   --->   "%call_ln149 = call void @output_layer_Pipeline_WEIGHTS_LOOP_4, i14 %weight_index, i5 %neuron_index_1, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln149, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:149]   --->   Operation 30 'call' 'call_ln149' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln149 = call void @output_layer_Pipeline_WEIGHTS_LOOP_4, i14 %weight_index, i5 %neuron_index_1, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln149, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:149]   --->   Operation 31 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 32 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:178->src/RNI.cpp:160]   --->   Operation 32 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/RNI.cpp:146]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/RNI.cpp:146]   --->   Operation 34 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:178->src/RNI.cpp:160]   --->   Operation 35 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_6 : Operation 36 [1/1] (2.07ns)   --->   "%icmp_ln178 = icmp_sgt  i16 %NEURONS_MEMBRANE_load, i16 0" [src/RNI.cpp:178->src/RNI.cpp:160]   --->   Operation 36 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit, void %if.then.i" [src/RNI.cpp:178->src/RNI.cpp:160]   --->   Operation 37 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln146" [src/RNI.cpp:180->src/RNI.cpp:160]   --->   Operation 38 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln180 = store i1 1, i8 %NEURONS_STATE_addr" [src/RNI.cpp:180->src/RNI.cpp:160]   --->   Operation 39 'store' 'store_ln180' <Predicate = (icmp_ln178)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>
ST_7 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln181 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:181->src/RNI.cpp:160]   --->   Operation 40 'store' 'store_ln181' <Predicate = (icmp_ln178)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln182 = br void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit" [src/RNI.cpp:182->src/RNI.cpp:160]   --->   Operation 41 'br' 'br_ln182' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln146 = store i5 %add_i_i162, i5 %neuron_index" [src/RNI.cpp:146]   --->   Operation 42 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln146 = br void %WEIGHTS_LOOP_4" [src/RNI.cpp:146]   --->   Operation 43 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @output_layer_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [src/RNI.cpp:163]   --->   Operation 45 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_index             (alloca           ) [ 011111110]
store_ln146              (store            ) [ 000000000]
br_ln146                 (br               ) [ 000000000]
neuron_index_1           (load             ) [ 000110000]
icmp_ln146               (icmp             ) [ 001111110]
br_ln146                 (br               ) [ 000000000]
sext_ln146               (sext             ) [ 000000000]
zext_ln146               (zext             ) [ 000111110]
NEURONS_MEMBRANE_addr    (getelementptr    ) [ 000111110]
store_ln172              (store            ) [ 000000000]
WEIGHTS_INDEX_addr       (getelementptr    ) [ 000100000]
add_i_i162               (add              ) [ 000111110]
conv_i139_cast_cast      (sext             ) [ 000000000]
conv_i139_cast_cast_cast (zext             ) [ 000000000]
WEIGHTS_INDEX_addr_1     (getelementptr    ) [ 000100000]
weight_index             (load             ) [ 000010000]
WEIGHTS_INDEX_load       (load             ) [ 000010000]
trunc_ln149              (trunc            ) [ 000010000]
call_ln149               (call             ) [ 000000000]
speclooptripcount_ln146  (speclooptripcount) [ 000000000]
specloopname_ln146       (specloopname     ) [ 000000000]
NEURONS_MEMBRANE_load    (load             ) [ 000000000]
icmp_ln178               (icmp             ) [ 000000010]
br_ln178                 (br               ) [ 000000000]
NEURONS_STATE_addr       (getelementptr    ) [ 000000000]
store_ln180              (store            ) [ 000000000]
store_ln181              (store            ) [ 000000000]
br_ln182                 (br               ) [ 000000000]
store_ln146              (store            ) [ 000000000]
br_ln146                 (br               ) [ 000000000]
call_ln0                 (call             ) [ 000000000]
ret_ln163                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="WEIGHTS">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_Pipeline_NEURONS_STATE_RESET_LOOP"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_layer_Pipeline_WEIGHTS_LOOP_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="neuron_index_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neuron_index/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="8" slack="0"/>
<pin id="42" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="16" slack="0"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln172/2 NEURONS_MEMBRANE_load/5 store_ln181/7 "/>
</bind>
</comp>

<comp id="52" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="14" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="14" slack="0"/>
<pin id="67" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index/2 WEIGHTS_INDEX_load/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="WEIGHTS_INDEX_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="14" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="8" slack="0"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="NEURONS_STATE_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="5"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln180_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_output_layer_Pipeline_NEURONS_STATE_RESET_LOOP_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="14" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="101" dir="0" index="3" bw="14" slack="0"/>
<pin id="102" dir="0" index="4" bw="8" slack="0"/>
<pin id="103" dir="0" index="5" bw="1" slack="0"/>
<pin id="104" dir="0" index="6" bw="8" slack="0"/>
<pin id="105" dir="0" index="7" bw="16" slack="0"/>
<pin id="106" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln146_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="5" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="neuron_index_1_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="1"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_index_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln146_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sext_ln146_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln146/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln146_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_i_i162_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i162/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="conv_i139_cast_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i139_cast_cast/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="conv_i139_cast_cast_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i139_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln149_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln178_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln146_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="5"/>
<pin id="165" dir="0" index="1" bw="5" slack="6"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/7 "/>
</bind>
</comp>

<comp id="167" class="1005" name="neuron_index_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="neuron_index "/>
</bind>
</comp>

<comp id="180" class="1005" name="zext_ln146_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="5"/>
<pin id="182" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln146 "/>
</bind>
</comp>

<comp id="185" class="1005" name="NEURONS_MEMBRANE_addr_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="3"/>
<pin id="187" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="190" class="1005" name="WEIGHTS_INDEX_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="add_i_i162_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="5"/>
<pin id="197" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="add_i_i162 "/>
</bind>
</comp>

<comp id="200" class="1005" name="WEIGHTS_INDEX_addr_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="weight_index_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="1"/>
<pin id="207" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="210" class="1005" name="WEIGHTS_INDEX_load_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="1"/>
<pin id="212" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_load "/>
</bind>
</comp>

<comp id="215" class="1005" name="trunc_ln149_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln149 "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln178_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="51"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="52" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="59" pin="7"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="59" pin="3"/><net_sink comp="97" pin=3"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="97" pin=5"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="97" pin=6"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="97" pin=7"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="141"><net_src comp="118" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="155"><net_src comp="59" pin="7"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="161"><net_src comp="45" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="170"><net_src comp="34" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="183"><net_src comp="131" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="188"><net_src comp="38" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="193"><net_src comp="52" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="198"><net_src comp="137" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="203"><net_src comp="69" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="208"><net_src comp="59" pin="7"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="213"><net_src comp="59" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="97" pin=3"/></net>

<net id="218"><net_src comp="152" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="223"><net_src comp="157" pin="2"/><net_sink comp="220" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_STATE | {2 7 8 }
	Port: NEURONS_MEMBRANE | {2 3 4 7 }
 - Input state : 
	Port: output_layer : NEURONS_STATE | {3 4 }
	Port: output_layer : NEURONS_MEMBRANE | {3 4 5 6 }
	Port: output_layer : WEIGHTS_INDEX | {2 3 }
	Port: output_layer : WEIGHTS | {3 4 }
  - Chain level:
	State 1
		store_ln146 : 1
	State 2
		icmp_ln146 : 1
		br_ln146 : 2
		sext_ln146 : 1
		zext_ln146 : 2
		NEURONS_MEMBRANE_addr : 3
		store_ln172 : 4
		WEIGHTS_INDEX_addr : 3
		weight_index : 4
		add_i_i162 : 1
		conv_i139_cast_cast : 2
		conv_i139_cast_cast_cast : 3
		WEIGHTS_INDEX_addr_1 : 4
		WEIGHTS_INDEX_load : 5
	State 3
		trunc_ln149 : 1
		call_ln149 : 2
	State 4
	State 5
	State 6
		icmp_ln178 : 1
		br_ln178 : 2
	State 7
		store_ln180 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   | grp_output_layer_Pipeline_NEURONS_STATE_RESET_LOOP_fu_91 |    0    |    6    |    28   |
|          |      grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97      |  3.176  |   311   |   234   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   icmp   |                     icmp_ln146_fu_121                    |    0    |    0    |    13   |
|          |                     icmp_ln178_fu_157                    |    0    |    0    |    23   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    add   |                     add_i_i162_fu_137                    |    0    |    0    |    13   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   sext   |                     sext_ln146_fu_127                    |    0    |    0    |    0    |
|          |                conv_i139_cast_cast_fu_143                |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   zext   |                     zext_ln146_fu_131                    |    0    |    0    |    0    |
|          |              conv_i139_cast_cast_cast_fu_147             |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   trunc  |                    trunc_ln149_fu_152                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |  3.176  |   317   |   311   |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_185|    8   |
| WEIGHTS_INDEX_addr_1_reg_200|    8   |
|  WEIGHTS_INDEX_addr_reg_190 |    8   |
|  WEIGHTS_INDEX_load_reg_210 |   14   |
|      add_i_i162_reg_195     |    5   |
|      icmp_ln178_reg_220     |    1   |
|     neuron_index_reg_167    |    5   |
|     trunc_ln149_reg_215     |    8   |
|     weight_index_reg_205    |   14   |
|      zext_ln146_reg_180     |   64   |
+-----------------------------+--------+
|            Total            |   135  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_45                |  p0  |   2  |   8  |   16   ||    9    |
|                grp_access_fu_59                |  p0  |   2  |   8  |   16   ||    9    |
|                grp_access_fu_59                |  p2  |   2  |   0  |    0   ||    9    |
| grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97 |  p1  |   2  |  14  |   28   ||    9    |
| grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97 |  p3  |   2  |  14  |   28   ||    9    |
| grp_output_layer_Pipeline_WEIGHTS_LOOP_4_fu_97 |  p4  |   2  |   8  |   16   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   104  ||  9.528  ||    54   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   317  |   311  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   54   |
|  Register |    -   |   135  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   452  |   365  |
+-----------+--------+--------+--------+
