# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do FPGACode_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying c:/intelfpga_lite/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGA_Projects/Ethernet_Switch/FPGACode/db {G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll20_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:10:40 on Aug 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGA_Projects/Ethernet_Switch/FPGACode/db" G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll20_altpll.v 
# -- Compiling module PLL20_altpll
# 
# Top level modules:
# 	PLL20_altpll
# End time: 22:10:40 on Aug 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/FPGA_Projects/Ethernet_Switch/FPGACode/TEN_BASE_TX.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:10:40 on Aug 21,2025
# vcom -reportprogress 300 -93 -work work G:/FPGA_Projects/Ethernet_Switch/FPGACode/TEN_BASE_TX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TEN_BASE_TX
# -- Compiling architecture arch of TEN_BASE_TX
# End time: 22:10:41 on Aug 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:10:41 on Aug 21,2025
# vcom -reportprogress 300 -93 -work work G:/FPGA_Projects/Ethernet_Switch/FPGACode/PLL20.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL20
# -- Compiling architecture SYN of pll20
# End time: 22:10:41 on Aug 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/FPGA_Projects/Ethernet_Switch/FPGACode/BUFF_INPUT_DIFF.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:10:41 on Aug 21,2025
# vcom -reportprogress 300 -93 -work work G:/FPGA_Projects/Ethernet_Switch/FPGACode/BUFF_INPUT_DIFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BUFF_INPUT_DIFF
# -- Compiling architecture CONCURRENT of BUFF_INPUT_DIFF
# End time: 22:10:41 on Aug 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
