

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'
================================================================
* Date:           Fri Mar 17 13:50:46 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9  |      154|      154|         9|          1|          1|   147|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    325|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     33|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|     364|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     364|    612|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_2ns_7ns_8_1_1_U29  |mul_2ns_7ns_8_1_1  |        0|   0|  0|  33|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  33|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------------+--------------------------------------+---------------------+
    |                 Instance                 |                Module                |      Expression     |
    +------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30  |ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_16s_16s_29ns_29_4_1_U31        |mac_muladd_16s_16s_29ns_29_4_1        |         i0 + i1 * i2|
    +------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1319_fu_402_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln43_1_fu_230_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln43_fu_215_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln44_1_fu_310_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln44_fu_276_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln45_fu_304_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln46_1_fu_394_p2     |         +|   0|  0|  14|           6|           6|
    |empty_fu_352_p2          |         +|   0|  0|  14|           6|           6|
    |newSecond30_fu_432_p2    |         +|   0|  0|  61|          61|          61|
    |newSecond_fu_464_p2      |         +|   0|  0|  10|          10|          10|
    |p_mid1116_fu_375_p2      |         +|   0|  0|  14|           6|           6|
    |newFirst29_fu_426_p2     |         -|   0|  0|  61|          61|          61|
    |newFirst_fu_459_p2       |         -|   0|  0|  10|          10|          10|
    |and_ln43_fu_270_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_209_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln44_fu_236_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln45_fu_264_p2      |      icmp|   0|  0|   8|           3|           2|
    |or_ln44_fu_282_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln43_1_fu_250_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln43_2_fu_366_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln43_fu_242_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln44_1_fu_296_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln44_2_fu_380_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln44_3_fu_316_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln44_fu_288_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_fu_258_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 325|         217|         213|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_chan_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_i_1                     |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten118_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten140_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_load                  |   9|          2|    3|          6|
    |ap_sig_allocacmp_lhs_load_1              |   9|          2|   16|         32|
    |chan_fu_100                              |   9|          2|    2|          4|
    |i_fu_92                                  |   9|          2|    3|          6|
    |indvar_flatten118_fu_96                  |   9|          2|    6|         12|
    |indvar_flatten140_fu_104                 |   9|          2|    8|         16|
    |j_fu_88                                  |   9|          2|    3|          6|
    |lhs_fu_84                                |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 126|         28|   78|        156|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln44_reg_621                  |   3|   0|    3|          0|
    |add_ln46_1_reg_637                |   6|   0|    6|          0|
    |add_ln46_1_reg_637_pp0_iter2_reg  |   6|   0|    6|          0|
    |and_ln43_reg_616                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |chan_fu_100                       |   2|   0|    2|          0|
    |i_1_reg_596                       |   3|   0|    3|          0|
    |i_fu_92                           |   3|   0|    3|          0|
    |icmp_ln43_reg_601                 |   1|   0|    1|          0|
    |icmp_ln44_reg_605                 |   1|   0|    1|          0|
    |indvar_flatten118_fu_96           |   6|   0|    6|          0|
    |indvar_flatten140_fu_104          |   8|   0|    8|          0|
    |j_fu_88                           |   3|   0|    3|          0|
    |lhs_fu_84                         |  16|   0|   16|          0|
    |select_ln43_1_reg_610             |   2|   0|    2|          0|
    |select_ln44_1_reg_632             |   3|   0|    3|          0|
    |select_ln44_reg_626               |   3|   0|    3|          0|
    |sub_ln1319_cast_reg_591           |   7|   0|    7|          0|
    |trunc_ln1319_1_reg_647            |   7|   0|    7|          0|
    |trunc_ln1319_reg_642              |  10|   0|   10|          0|
    |icmp_ln43_reg_601                 |  64|  32|    1|          0|
    |select_ln43_1_reg_610             |  64|  32|    2|          0|
    |select_ln44_1_reg_632             |  64|  32|    3|          0|
    |select_ln44_reg_626               |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 364| 128|  117|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9|  return value|
|zext_ln43               |   in|   15|     ap_none|                                                            zext_ln43|        scalar|
|select_ln40_4           |   in|    6|     ap_none|                                                        select_ln40_4|        scalar|
|sub_ln1319              |   in|    6|     ap_none|                                                           sub_ln1319|        scalar|
|conv_wt_buf_V_address0  |  out|   10|   ap_memory|                                                        conv_wt_buf_V|         array|
|conv_wt_buf_V_ce0       |  out|    1|   ap_memory|                                                        conv_wt_buf_V|         array|
|conv_wt_buf_V_q0        |   in|   16|   ap_memory|                                                        conv_wt_buf_V|         array|
|select_ln40             |   in|    6|     ap_none|                                                          select_ln40|        scalar|
|conv_in_buf_V_address0  |  out|   13|   ap_memory|                                                        conv_in_buf_V|         array|
|conv_in_buf_V_ce0       |  out|    1|   ap_memory|                                                        conv_in_buf_V|         array|
|conv_in_buf_V_q0        |   in|   16|   ap_memory|                                                        conv_in_buf_V|         array|
|lhs_out                 |  out|   16|      ap_vld|                                                              lhs_out|       pointer|
|lhs_out_ap_vld          |  out|    1|      ap_vld|                                                              lhs_out|       pointer|
+------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

