Synthesizing design: GenRoundKeys.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { GenRoundKeys.sv}
Running PRESTO HDLC
Compiling source file ./source/GenRoundKeys.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate GenRoundKeys -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine GenRoundKeys line 50 in file
		'./source/GenRoundKeys.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    round_ct_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    round_ct_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine GenRoundKeys line 58 in file
		'./source/GenRoundKeys.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_ff_q_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    orig_ff_q_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|   KeySchedule_reg   |   Latch   |  10   |  Y  | N  | Y  | N  | -  | -  | -  |
|   KeySchedule_reg   | Flip-flop | 1270  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  ./source/GenRoundKeys.sv:58: Netlist for always_ff block contains a latch. (ELAB-978)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'GenRoundKeys'.
Information: Building the design 'SBox'. (HDL-193)
Warning: Cannot find the design 'SBox' in the library 'WORK'. (LBR-1)
Warning: Design 'GenRoundKeys' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
uniquify
Warning: Design 'GenRoundKeys' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Warning: Design 'GenRoundKeys' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 33 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'GenRoundKeys'
Information: The register 'KeySchedule_reg[1279]' is a constant and will be removed. (OPT-1206)
Information: The register 'KeySchedule_reg[1151]' is a constant and will be removed. (OPT-1206)
Information: The register 'KeySchedule_reg[1023]' is a constant and will be removed. (OPT-1206)
Information: The register 'KeySchedule_reg[895]' is a constant and will be removed. (OPT-1206)
Information: The register 'KeySchedule_reg[767]' is a constant and will be removed. (OPT-1206)
Information: The register 'KeySchedule_reg[639]' is a constant and will be removed. (OPT-1206)
Information: The register 'KeySchedule_reg[511]' is a constant and will be removed. (OPT-1206)
Information: The register 'KeySchedule_reg[383]' is a constant and will be removed. (OPT-1206)
Information: The register 'KeySchedule_reg[255]' is a constant and will be removed. (OPT-1206)
Information: The register 'KeySchedule_reg[127]' is a constant and will be removed. (OPT-1206)
Information: Building the design 'SBox'. (HDL-193)
Warning: Cannot find the design 'SBox' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'SBox' in 'GenRoundKeys'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'GenRoundKeys' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'GenRoundKeys_DW01_sub_0'
  Mapping 'GenRoundKeys_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'GenRoundKeys'. (DDB-72)
  Structuring 'GenRoundKeys'
  Mapping 'GenRoundKeys'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10 4144527.0      0.00       0.0     115.5                          
    0:00:10 4144527.0      0.00       0.0     115.5                          
    0:00:10 4144527.0      0.00       0.0     115.5                          
    0:00:10 4144527.0      0.00       0.0     115.5                          
    0:00:10 4144527.0      0.00       0.0     115.5                          
    0:00:10 4142079.0      0.00       0.0     115.5                          
    0:00:10 4142079.0      0.00       0.0     115.5                          
    0:00:10 4142079.0      0.00       0.0     115.5                          
    0:00:10 4142079.0      0.00       0.0     115.5                          
    0:00:10 4142079.0      0.00       0.0     115.5                          
    0:00:10 4143087.0      0.00       0.0     106.3                          
    0:00:11 4143519.0      0.00       0.0     104.6                          
    0:00:11 4143663.0      0.00       0.0     104.1                          
    0:00:11 4143663.0      0.00       0.0     103.9                          
    0:00:11 4143663.0      0.00       0.0     103.9                          
    0:00:11 4143663.0      0.00       0.0     103.9                          
    0:00:11 4143663.0      0.00       0.0     103.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11 4143663.0      0.00       0.0     103.9                          
    0:00:11 4143663.0      0.00       0.0     103.9                          
    0:00:11 4143663.0      0.00       0.0     103.9                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11 4143663.0      0.00       0.0     103.9                          
    0:00:11 4162527.0      0.00       0.0      10.2 net42461                 
    0:00:11 4166343.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11 4166343.0      0.00       0.0       0.0                          
    0:00:11 4166343.0      0.00       0.0       0.0                          
    0:00:12 4163031.0      0.00       0.0       0.0                          
    0:00:12 4161591.0      0.00       0.0       0.0                          
    0:00:12 4161303.0      0.00       0.0       0.0                          
    0:00:12 4161303.0      0.00       0.0       0.0                          
    0:00:12 4161303.0      0.00       0.0       0.0                          
    0:00:13 4161303.0      0.00       0.0       0.0                          
    0:00:13 4161303.0      0.00       0.0       0.0                          
    0:00:13 4161303.0      0.00       0.0       0.0                          
    0:00:13 4161303.0      0.00       0.0       0.0                          
    0:00:13 4161303.0      0.00       0.0       0.0                          
    0:00:13 4161303.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'GenRoundKeys' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1530 load(s), 1 driver(s)
     Net 'n_rst': 1406 load(s), 1 driver(s)
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/GenRoundKeys.rep
report_area >> reports/GenRoundKeys.rep
report_power -hier >> reports/GenRoundKeys.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/GenRoundKeys.v"
Warning: Design 'GenRoundKeys' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/ecegrid/a/mg135/ece337/project/mapped/GenRoundKeys.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
Warning: Design 'GenRoundKeys' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Apr 25 21:37:51 2018
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Tristate                                                           32
    A tristate bus has a non tri-state driver (LINT-34)            32
--------------------------------------------------------------------------------

Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[0]' has non three-state driver 'cur_ff_q_reg[0]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[1]' has non three-state driver 'cur_ff_q_reg[1]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[2]' has non three-state driver 'cur_ff_q_reg[2]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[3]' has non three-state driver 'cur_ff_q_reg[3]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[4]' has non three-state driver 'cur_ff_q_reg[4]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[5]' has non three-state driver 'cur_ff_q_reg[5]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[6]' has non three-state driver 'cur_ff_q_reg[6]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[7]' has non three-state driver 'cur_ff_q_reg[7]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[8]' has non three-state driver 'cur_ff_q_reg[8]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[9]' has non three-state driver 'cur_ff_q_reg[9]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[10]' has non three-state driver 'cur_ff_q_reg[10]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[11]' has non three-state driver 'cur_ff_q_reg[11]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[12]' has non three-state driver 'cur_ff_q_reg[12]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[13]' has non three-state driver 'cur_ff_q_reg[13]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[14]' has non three-state driver 'cur_ff_q_reg[14]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[15]' has non three-state driver 'cur_ff_q_reg[15]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[16]' has non three-state driver 'cur_ff_q_reg[16]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[17]' has non three-state driver 'cur_ff_q_reg[17]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[18]' has non three-state driver 'cur_ff_q_reg[18]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[19]' has non three-state driver 'cur_ff_q_reg[19]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[20]' has non three-state driver 'cur_ff_q_reg[20]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[21]' has non three-state driver 'cur_ff_q_reg[21]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[22]' has non three-state driver 'cur_ff_q_reg[22]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[23]' has non three-state driver 'cur_ff_q_reg[23]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[24]' has non three-state driver 'cur_ff_q_reg[24]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[25]' has non three-state driver 'cur_ff_q_reg[25]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[26]' has non three-state driver 'cur_ff_q_reg[26]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[27]' has non three-state driver 'cur_ff_q_reg[27]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[28]' has non three-state driver 'cur_ff_q_reg[28]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[29]' has non three-state driver 'cur_ff_q_reg[29]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[30]' has non three-state driver 'cur_ff_q_reg[30]/Q'. (LINT-34)
Warning: In design 'GenRoundKeys', three-state bus 'cur_ff_q[31]' has non three-state driver 'cur_ff_q_reg[31]/Q'. (LINT-34)
quit

Thank you...
Done


