Fitter report for multicore
Tue May 16 02:23:00 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue May 16 02:23:00 2017       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; multicore                                   ;
; Top-level Entity Name           ; multicore                                   ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,663 / 32,070 ( 21 % )                     ;
; Total registers                 ; 9669                                        ;
; Total pins                      ; 41 / 457 ( 9 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,518,208 / 4,065,280 ( 37 % )              ;
; Total RAM Blocks                ; 203 / 397 ( 51 % )                          ;
; Total DSP Blocks                ; 16 / 87 ( 18 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; I/O Assignment Warnings                                               ;
+--------------------------------+--------------------------------------+
; Pin Name                       ; Reason                               ;
+--------------------------------+--------------------------------------+
; sdram_clk_clk                  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[0]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[1]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[2]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[3]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[4]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[5]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[6]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[7]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[8]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[9]  ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[10] ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[11] ; Missing drive strength and slew rate ;
; sdram_controller_wire_addr[12] ; Missing drive strength and slew rate ;
; sdram_controller_wire_ba[0]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_ba[1]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_cas_n    ; Missing drive strength and slew rate ;
; sdram_controller_wire_cs_n     ; Missing drive strength and slew rate ;
; sdram_controller_wire_dqm[0]   ; Missing drive strength and slew rate ;
; sdram_controller_wire_dqm[1]   ; Missing drive strength and slew rate ;
; sdram_controller_wire_ras_n    ; Missing drive strength and slew rate ;
; sdram_controller_wire_we_n     ; Missing drive strength and slew rate ;
; sdram_controller_wire_cke      ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[0]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[1]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[2]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[3]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[4]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[5]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[6]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[7]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[8]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[9]    ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[10]   ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[11]   ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[12]   ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[13]   ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[14]   ; Missing drive strength and slew rate ;
; sdram_controller_wire_dq[15]   ; Missing drive strength and slew rate ;
+--------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; multicore_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]             ; RESULTA          ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[0]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[1]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[2]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[3]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[4]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[5]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[6]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[7]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[8]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[9]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[10]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[11]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_addr[12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_addr[12]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_bank[0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_ba[0]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_bank[1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_ba[1]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; multicore_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_we_n~output                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; multicore_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_cas_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; multicore_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_ras_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_cs_n~output                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[0]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[1]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[2]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[3]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[4]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[5]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[6]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[7]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[8]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[9]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[10]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[11]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[12]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[13]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[14]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dq[15]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_dqm[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dqm[0]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|m_dqm[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_controller_wire_dqm[1]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; multicore_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[0]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[1]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[2]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[3]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[4]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[5]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[6]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[7]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[8]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[9]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[10]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[11]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[12]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[13]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[14]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller_wire_dq[15]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[0]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[1]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[2]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[3]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[4]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[5]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[6]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[7]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[8]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[9]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[10]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[11]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[12]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[13]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[14]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; multicore_sdram_controller:sdram_controller|za_data[15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_controller_wire_dq[15]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; multicore_cpu_1:cpu_1|d_read                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_ctrl_ld_bypass                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_ctrl_ld_bypass~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_ctrl_mulx                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_ctrl_mulx~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wb_active~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wb_rd_addr_starting~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_exc_allowed                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_exc_allowed~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[12]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[26]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[29]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_inst_result[31]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_baddr[22]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_baddr[22]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_baddr[25]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_valid_from_M                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_valid_from_M~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[26]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_retaddr                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_retaddr~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_dst_regnum[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_dst_regnum[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_extra_pc[9]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_extra_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_pc[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src1[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src1[28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src1[29]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src2[31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_alu_result[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_alu_result[20]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_alu_result[20]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_br_cond_taken_history[2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_br_cond_taken_history[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_br_cond_taken_history[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_br_cond_taken_history[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_br_cond_taken_history[4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_br_cond_taken_history[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_norm_intr_req                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_norm_intr_req~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_pc_plus_one[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_pc_plus_one[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_rot_fill_bit                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_rot_fill_bit~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_rot_rn[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_rot_rn[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_rot_rn[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_rot_rn[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|d_address_offset_field[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|d_address_tag_field[10]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|d_address_tag_field[10]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[8]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_tag[13]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                                                            ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_2:cpu_2|d_read                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_2:cpu_2|d_writedata[10]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|d_writedata[10]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_2:cpu_2|d_writedata[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|d_writedata[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_2:cpu_2|d_writedata[26]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|d_writedata[26]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_wb_active~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_exc_break                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_exc_break~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[9]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[9]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[21]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[21]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_inst_result[26]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_baddr[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_baddr[5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_baddr[21]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_baddr[21]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_baddr[25]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_compare_op[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_extra_pc[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_extra_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_extra_pc[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_extra_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_extra_pc[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_extra_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_extra_pc[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_extra_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_iw[9]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src1[30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src2[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src2[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|F_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[19]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_alu_result[19]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_br_mispredict                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_br_mispredict~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_mem_baddr[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_pc_plus_one[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_pc_plus_one[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_pc_plus_one[7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_pc_plus_one[7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_rot_mask[6]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_st_data[28]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_st_data[30]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_estatus_reg_pie                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_estatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_wr_data[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|W_wr_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|d_address_offset_field[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize.010                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|DRsize.010~DUPLICATE                                                    ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[36]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[36]~DUPLICATE                                                        ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[14]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE                                                                                                                                         ;                  ;                       ;
; multicore_cpu_3:cpu_3|d_writedata[19]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|d_writedata[19]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_ctrl_mulx                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_ctrl_mulx~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_exc_allowed                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_exc_allowed~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_inst_result[27]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_inst_result[27]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_inst_result[29]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_mem_baddr[17]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_mem_baddr[24]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_mem_baddr[24]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_mem_baddr[25]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_br_taken_waddr_partial[7]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_br_taken_waddr_partial[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_iw[25]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_iw[29]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[24]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_compare_op[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_iw[11]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[10]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[18]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[19]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[24]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src1[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src2[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|F_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[22]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_alu_result[22]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_br_cond_taken_history[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_br_cond_taken_history[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_st_bypass                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_st_bypass~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_dst_regnum[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_dst_regnum[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_dst_regnum[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_dst_regnum[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_pc_plus_one[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_pc_plus_one[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_rot_fill_bit                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_rot_fill_bit~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_rot_mask[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_ap_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|address[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|address[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug|monitor_ready                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                                                     ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|waitrequest                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; multicore_cpu_4:cpu_4|i_read                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|i_read~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_ctrl_mulx                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_ctrl_mulx~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_rd_addr_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_wb_rd_addr_starting~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_exc_allowed                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_exc_allowed~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_exc_break                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_exc_break~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_inst_result[7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_inst_result[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_inst_result[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_inst_result[28]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_iw[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[14]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[25]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[26]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[27]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_compare_op[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_shift_rot_right~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_extra_pc[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_extra_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_extra_pc[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_extra_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_pc[18]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_alu_result[22]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_alu_result[22]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_pc_plus_one[21]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_pc_plus_one[21]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_rot_fill_bit                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_rot_fill_bit~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_st_data[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_st_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_st_data[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_st_data[16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_wr_data[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_wr_data[16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_wr_data[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|W_wr_data[19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|d_address_offset_field[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[8]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[11]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_tag[12]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|monitor_error                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|monitor_error~DUPLICATE                                                                                                                                     ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|monitor_ready                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                                                     ;                  ;                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; multicore_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_jtag_uart:jtag_uart|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                    ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][106]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|mem[0][106]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][85]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][106]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[2]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|saved_grant[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|saved_grant[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[3]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; multicore_mutex:mutex|mutex_owner[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_mutex:mutex|mutex_owner[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_0[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_0[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_0[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_0[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_0[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_0[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_0[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_0[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_0[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_0[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_0[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_0[13]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_0[14]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_0[14]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_0[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_0[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_1[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_1[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_1[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_1[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_1[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_1[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_2[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_2[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_2[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_2[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_2[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_2[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_2[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_2[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_2[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_2[12]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_2[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_2[15]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_2[16]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_2[16]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_2[21]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_2[21]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_2[31]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_2[31]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[11]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[17]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[20]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[20]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[28]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[28]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|event_counter_3[29]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|event_counter_3[29]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[0]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[11]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[11]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[13]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[13]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[16]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[16]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[23]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[23]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[31]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[31]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[35]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[35]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[37]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[37]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[43]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[43]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[44]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[44]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[47]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[47]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[51]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[51]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_0[56]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_0[56]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[3]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[3]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[11]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[11]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[13]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[13]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[14]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[14]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[17]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[17]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[24]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[24]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[31]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[31]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[34]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[34]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[37]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[37]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[42]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[42]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[52]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[52]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_1[54]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_1[54]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_2[16]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_2[16]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_2[24]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_2[24]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_2[28]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_2[28]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_2[31]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_2[31]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_2[32]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_2[32]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_2[36]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_2[36]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_2[40]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_2[40]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_2[42]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_2[42]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[11]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[11]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[12]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[12]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[14]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[14]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[17]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[17]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[21]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[21]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[23]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[23]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[24]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[24]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[26]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[26]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[31]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[31]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[36]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[36]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[42]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[42]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[47]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[47]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[54]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[54]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[57]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[57]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_3[62]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_3[62]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; multicore_performance_counter:performance_counter|time_counter_enable_0                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_performance_counter:performance_counter|time_counter_enable_0~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|active_addr[12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|active_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|active_addr[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|active_addr[13]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|active_addr[16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|active_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|active_addr[17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|active_addr[17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|active_rnw                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|active_rnw~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|i_state.011                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|m_next.010000000~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|refresh_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_sdram_controller:sdram_controller|refresh_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; multicore_timer1:timer1|counter_is_running                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|counter_is_running~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[4]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[8]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[12]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[15]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[18]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[19]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[25]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[26]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[27]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer1|internal_counter[30]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer1|period_h_register[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|period_h_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer1|period_l_register[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer1|period_l_register[11]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[21]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[27]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|internal_counter[29]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|period_l_register[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|period_l_register[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|period_l_register[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|period_l_register[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_2|period_l_register[13]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_2|period_l_register[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; multicore_timer1:timer_3|internal_counter[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_3|internal_counter[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_3|internal_counter[9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_3|internal_counter[15]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|internal_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_3|internal_counter[21]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_3|internal_counter[28]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|internal_counter[28]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_3|internal_counter[30]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_3|internal_counter[31]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_3|period_l_register[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|period_l_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_3|timeout_occurred                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_3|timeout_occurred~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; multicore_timer1:timer_4|control_register[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|control_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[15]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[17]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; multicore_timer1:timer_4|internal_counter[26]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; multicore_timer1:timer_4|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[6]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[6]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[10]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[10]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                     ;
+-----------------------------+----------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity             ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; multicore_sdram_controller ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; multicore_sdram_controller ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 21192 ) ; 0.00 % ( 0 / 21192 )       ; 0.00 % ( 0 / 21192 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 21192 ) ; 0.00 % ( 0 / 21192 )       ; 0.00 % ( 0 / 21192 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 20719 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 285 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 22 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Bcc/Desktop/khldun_project/Final_project/output_files/multicore.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,663 / 32,070        ; 21 %  ;
; ALMs needed [=A-B+C]                                        ; 6,663                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,583 / 32,070        ; 24 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,003                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,089                 ;       ;
;         [c] ALMs used for registers                         ; 1,491                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,025 / 32,070        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 105 / 32,070          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 104                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,056 / 3,207         ; 33 %  ;
;     -- Logic LABs                                           ; 1,056                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 10,287                ;       ;
;     -- 7 input functions                                    ; 116                   ;       ;
;     -- 6 input functions                                    ; 2,133                 ;       ;
;     -- 5 input functions                                    ; 2,165                 ;       ;
;     -- 4 input functions                                    ; 1,813                 ;       ;
;     -- <=3 input functions                                  ; 4,060                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,308                 ;       ;
; Dedicated logic registers                                   ; 9,600                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 8,987 / 64,140        ; 14 %  ;
;         -- Secondary logic registers                        ; 613 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 9,114                 ;       ;
;         -- Routing optimization registers                   ; 486                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 41 / 457              ; 9 %   ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 4                     ;       ;
; M10K blocks                                                 ; 203 / 397             ; 51 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,518,208 / 4,065,280 ; 37 %  ;
; Total block memory implementation bits                      ; 2,078,720 / 4,065,280 ; 51 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 16 / 87               ; 18 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 3 / 16                ; 19 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 9.1% / 9.4% / 7.9%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 31.3% / 34.0% / 26.5% ;       ;
; Maximum fan-out                                             ; 9521                  ;       ;
; Highest non-global fan-out                                  ; 1981                  ;       ;
; Total fan-out                                               ; 88669                 ;       ;
; Average fan-out                                             ; 4.11                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7130 / 32070 ( 22 % ) ; 65 / 32070 ( < 1 % ) ; 109 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 7130                  ; 65                   ; 109                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7393 / 32070 ( 23 % ) ; 75 / 32070 ( < 1 % ) ; 117 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2951                  ; 14                   ; 38                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2988                  ; 38                   ; 64                    ; 0                              ;
;         [c] ALMs used for registers                         ; 1454                  ; 23                   ; 15                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 367 / 32070 ( 1 % )   ; 10 / 32070 ( < 1 % ) ; 9 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 104 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )    ; 1 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 1                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 104                   ; 0                    ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 1036 / 3207 ( 32 % )  ; 11 / 3207 ( < 1 % )  ; 19 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1036                  ; 11                   ; 19                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 10014                 ; 94                   ; 179                   ; 0                              ;
;     -- 7 input functions                                    ; 110                   ; 3                    ; 3                     ; 0                              ;
;     -- 6 input functions                                    ; 2082                  ; 13                   ; 38                    ; 0                              ;
;     -- 5 input functions                                    ; 2116                  ; 15                   ; 34                    ; 0                              ;
;     -- 4 input functions                                    ; 1770                  ; 18                   ; 25                    ; 0                              ;
;     -- <=3 input functions                                  ; 3936                  ; 45                   ; 79                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1268                  ; 33                   ; 7                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                ;
;         -- Primary logic registers                          ; 8809 / 64140 ( 14 % ) ; 72 / 64140 ( < 1 % ) ; 106 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 605 / 64140 ( < 1 % ) ; 3 / 64140 ( < 1 % )  ; 5 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                       ;                                ;
;         -- Design implementation registers                  ; 8936                  ; 72                   ; 106                   ; 0                              ;
;         -- Routing optimization registers                   ; 478                   ; 3                    ; 5                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 38                    ; 0                    ; 0                     ; 3                              ;
; I/O registers                                               ; 69                    ; 0                    ; 0                     ; 0                              ;
; Total block memory bits                                     ; 1518208               ; 0                    ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 2078720               ; 0                    ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 203 / 397 ( 51 % )    ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 16 / 87 ( 18 % )      ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 2 / 116 ( 1 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                       ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                ;
;     -- Input Connections                                    ; 10339                 ; 64                   ; 194                   ; 1                              ;
;     -- Registered Input Connections                         ; 9559                  ; 29                   ; 119                   ; 0                              ;
;     -- Output Connections                                   ; 42                    ; 6                    ; 580                   ; 9970                           ;
;     -- Registered Output Connections                        ; 20                    ; 5                    ; 579                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Total Connections                                    ; 91820                 ; 576                  ; 1675                  ; 10029                          ;
;     -- Registered Connections                               ; 40943                 ; 355                  ; 1304                  ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Top                                                  ; 32                    ; 1                    ; 570                   ; 9778                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 38                    ; 31                             ;
;     -- sld_hub:auto_hub                                     ; 570                   ; 38                   ; 4                     ; 162                            ;
;     -- hard_block:auto_generated_inst                       ; 9778                  ; 31                   ; 162                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                ;
;     -- Input Ports                                          ; 126                   ; 11                   ; 161                   ; 6                              ;
;     -- Output Ports                                         ; 39                    ; 4                    ; 179                   ; 12                             ;
;     -- Bidir Ports                                          ; 16                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 119                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 6                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 130                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 135                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 118                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk       ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; reset_reset_n ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; sdram_clk_clk                  ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_addr[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_ba[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_ba[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_cas_n    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_cke      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_cs_n     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_dqm[0]   ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_dqm[1]   ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_ras_n    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_controller_wire_we_n     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------+
; Name                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                          ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------+
; sdram_controller_wire_dq[0]  ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe               ;
; sdram_controller_wire_dq[10] ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_10 ;
; sdram_controller_wire_dq[11] ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_11 ;
; sdram_controller_wire_dq[12] ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_12 ;
; sdram_controller_wire_dq[13] ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_13 ;
; sdram_controller_wire_dq[14] ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_14 ;
; sdram_controller_wire_dq[15] ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_15 ;
; sdram_controller_wire_dq[1]  ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_1  ;
; sdram_controller_wire_dq[2]  ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_2  ;
; sdram_controller_wire_dq[3]  ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_3  ;
; sdram_controller_wire_dq[4]  ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_4  ;
; sdram_controller_wire_dq[5]  ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_5  ;
; sdram_controller_wire_dq[6]  ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_6  ;
; sdram_controller_wire_dq[7]  ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_7  ;
; sdram_controller_wire_dq[8]  ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_8  ;
; sdram_controller_wire_dq[9]  ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; multicore_sdram_controller:sdram_controller|oe~_Duplicate_9  ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 41 / 48 ( 85 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; sdram_controller_wire_we_n      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; reset_reset_n                   ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; sdram_controller_wire_dqm[0]    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; sdram_controller_wire_addr[4]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; sdram_controller_wire_addr[5]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; sdram_controller_wire_addr[6]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; sdram_controller_wire_ras_n     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; sdram_controller_wire_addr[3]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; sdram_controller_wire_cas_n     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; sdram_controller_wire_ba[0]     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; clk_clk                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; sdram_controller_wire_addr[7]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; sdram_controller_wire_dq[5]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; sdram_controller_wire_cs_n      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; sdram_controller_wire_addr[10]  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; sdram_controller_wire_addr[9]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; sdram_controller_wire_addr[2]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; sdram_controller_wire_dq[13]    ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; sdram_controller_wire_dq[12]    ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; sdram_controller_wire_dq[11]    ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; sdram_controller_wire_dq[8]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; sdram_clk_clk                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; sdram_controller_wire_addr[11]  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; sdram_controller_wire_addr[1]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; sdram_controller_wire_addr[8]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; sdram_controller_wire_dq[15]    ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; sdram_controller_wire_dq[14]    ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; sdram_controller_wire_dq[1]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; sdram_controller_wire_dq[10]    ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; sdram_controller_wire_dq[9]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; sdram_controller_wire_dq[7]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; sdram_controller_wire_ba[1]     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; sdram_controller_wire_addr[12]  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; sdram_controller_wire_dq[0]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; sdram_controller_wire_dq[2]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; sdram_controller_wire_dq[3]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; sdram_controller_wire_dq[4]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; sdram_controller_wire_dq[6]     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; sdram_controller_wire_dqm[1]    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; sdram_controller_wire_cke       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; sdram_controller_wire_addr[0]   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                   ;
+-----------------------------------------------------------------------------------------+---------------------------+
;                                                                                         ;                           ;
+-----------------------------------------------------------------------------------------+---------------------------+
; multicore_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                         ; Integer PLL               ;
;     -- PLL Location                                                                     ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                          ; Global Clock              ;
;     -- PLL Bandwidth                                                                    ; Auto                      ;
;         -- PLL Bandwidth Range                                                          ; 400000 to 300000 Hz       ;
;     -- Reference Clock Frequency                                                        ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                       ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                ; 1430.0 MHz                ;
;     -- PLL Operation Mode                                                               ; Normal                    ;
;     -- PLL Freq Min Lock                                                                ; 25.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                ; 55.944055 MHz             ;
;     -- PLL Enable                                                                       ; On                        ;
;     -- PLL Fractional Division                                                          ; N/A                       ;
;     -- M Counter                                                                        ; 143                       ;
;     -- N Counter                                                                        ; 5                         ;
;     -- PLL Refclk Select                                                                ;                           ;
;             -- PLL Refclk Select Location                                               ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                       ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                       ; ref_clk1                  ;
;             -- ADJPLLIN source                                                          ; N/A                       ;
;             -- CORECLKIN source                                                         ; N/A                       ;
;             -- IQTXRXCLKIN source                                                       ; N/A                       ;
;             -- PLLIQCLKIN source                                                        ; N/A                       ;
;             -- RXIQCLKIN source                                                         ; N/A                       ;
;             -- CLKIN(0) source                                                          ; clk_clk~input             ;
;             -- CLKIN(1) source                                                          ; N/A                       ;
;             -- CLKIN(2) source                                                          ; N/A                       ;
;             -- CLKIN(3) source                                                          ; N/A                       ;
;     -- PLL Output Counter                                                               ;                           ;
;         -- multicore_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                   ; 143.0 MHz                 ;
;             -- Output Clock Location                                                    ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                   ; Off                       ;
;             -- Duty Cycle                                                               ; 50.0000                   ;
;             -- Phase Shift                                                              ; 0.000000 degrees          ;
;             -- C Counter                                                                ; 10                        ;
;             -- C Counter PH Mux PRST                                                    ; 0                         ;
;             -- C Counter PRST                                                           ; 1                         ;
;         -- multicore_pll:pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                   ; 143.0 MHz                 ;
;             -- Output Clock Location                                                    ; PLLOUTPUTCOUNTER_X0_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                   ; Off                       ;
;             -- Duty Cycle                                                               ; 50.0000                   ;
;             -- Phase Shift                                                              ; 166.500000 degrees        ;
;             -- C Counter                                                                ; 10                        ;
;             -- C Counter PH Mux PRST                                                    ; 5                         ;
;             -- C Counter PRST                                                           ; 5                         ;
;                                                                                         ;                           ;
+-----------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |multicore                                                                                                                              ; 6662.5 (0.5)         ; 7582.0 (1.0)                     ; 1024.0 (0.5)                                      ; 104.5 (0.0)                      ; 0.0 (0.0)            ; 10287 (2)           ; 9600 (0)                  ; 69 (69)       ; 1518208           ; 203   ; 16         ; 41   ; 0            ; |multicore                                                                                                                                                                                                                                                                                                                                            ; multicore    ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 3.0 (2.7)            ; 8.5 (5.2)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; multicore    ;
;    |multicore_cpu_1:cpu_1|                                                                                                              ; 1159.1 (9.8)         ; 1350.3 (10.1)                    ; 202.7 (0.4)                                       ; 11.4 (0.0)                       ; 0.0 (0.0)            ; 1687 (1)            ; 1841 (40)                 ; 0 (0)         ; 117120            ; 18    ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_cpu_1_cpu:cpu|                                                                                                         ; 1149.3 (1010.4)      ; 1340.2 (1174.1)                  ; 202.3 (174.7)                                     ; 11.4 (11.0)                      ; 0.0 (0.0)            ; 1686 (1510)         ; 1801 (1526)               ; 0 (0)         ; 117120            ; 18    ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu                                                                                                                                                                                                                                                                                              ; multicore    ;
;          |multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht                                                                                                                                                                                                                                       ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                              ; work         ;
;          |multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_ipl1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_lsi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim                                                                                                                                                                                                                           ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                  ; work         ;
;          |multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_cqj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tgj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|                                                              ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell                                                                                                                                                                                                                              ; multicore    ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_20u2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_iau2:auto_generated|                                                                                    ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_hau2:auto_generated|                                                                                    ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p4|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_1lu2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;          |multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|                                                              ; 138.0 (31.3)         ; 165.1 (32.9)                     ; 27.6 (1.7)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 174 (10)            ; 275 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci                                                                                                                                                                                                                              ; multicore    ;
;             |multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|                                       ; 45.2 (0.0)           ; 54.5 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper                                                                                                                                          ; multicore    ;
;                |multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|                                      ; 11.8 (10.5)          ; 21.0 (19.7)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk                                                        ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4   ; work         ;
;                |multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|                                            ; 32.0 (31.0)          ; 32.2 (31.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck                                                              ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2         ; work         ;
;                |sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy|                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_1_cpu_debug_slave_phy                                                                               ; work         ;
;             |multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|                                             ; 4.7 (4.7)            ; 5.3 (5.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg                                                                                                                                                ; multicore    ;
;             |multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|                                               ; 4.6 (4.6)            ; 15.2 (15.2)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break                                                                                                                                                  ; multicore    ;
;             |multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug|                                               ; 4.5 (4.0)            ; 5.3 (4.5)                        ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug                                                                                                                                                  ; multicore    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_debug:the_multicore_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|                                                     ; 47.8 (47.8)          ; 51.9 (51.9)                      ; 4.6 (4.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 82 (82)             ; 54 (54)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem                                                                                                                                                        ; multicore    ;
;                |multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram                                                                             ; multicore    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                   ; work         ;
;                      |altsyncram_kg91:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                    ; work         ;
;          |multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;          |multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;    |multicore_cpu_2:cpu_2|                                                                                                              ; 1162.7 (10.5)        ; 1358.3 (11.2)                    ; 214.5 (0.7)                                       ; 18.9 (0.0)                       ; 0.0 (0.0)            ; 1684 (1)            ; 1824 (43)                 ; 0 (0)         ; 117120            ; 18    ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_cpu_2_cpu:cpu|                                                                                                         ; 1152.2 (1016.7)      ; 1347.1 (1184.1)                  ; 213.8 (185.3)                                     ; 18.9 (17.9)                      ; 0.0 (0.0)            ; 1683 (1512)         ; 1781 (1502)               ; 0 (0)         ; 117120            ; 18    ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu                                                                                                                                                                                                                                                                                              ; multicore    ;
;          |multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht                                                                                                                                                                                                                                       ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                              ; work         ;
;          |multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_ipl1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_lsi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim                                                                                                                                                                                                                           ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                  ; work         ;
;          |multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_cqj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tgj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|                                                              ; 0.3 (0.0)            ; 0.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell                                                                                                                                                                                                                              ; multicore    ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_20u2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_iau2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                                      ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_hau2:auto_generated|                                                                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                                      ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p4|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_1lu2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;          |multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|                                                              ; 135.2 (30.5)         ; 162.2 (31.0)                     ; 28.0 (0.5)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 169 (5)             ; 279 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci                                                                                                                                                                                                                              ; multicore    ;
;             |multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|                                       ; 43.5 (0.0)           ; 59.8 (0.0)                       ; 17.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper                                                                                                                                          ; multicore    ;
;                |multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|                                      ; 8.2 (7.6)            ; 20.7 (19.3)                      ; 12.4 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk                                                        ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4   ; work         ;
;                |multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|                                            ; 33.8 (33.2)          ; 37.8 (36.6)                      ; 5.0 (4.4)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck                                                              ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2         ; work         ;
;                |sld_virtual_jtag_basic:multicore_cpu_2_cpu_debug_slave_phy|                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_2_cpu_debug_slave_phy                                                                               ; work         ;
;             |multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|                                             ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg                                                                                                                                                ; multicore    ;
;             |multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break|                                               ; 6.0 (6.0)            ; 12.7 (12.7)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break                                                                                                                                                  ; multicore    ;
;             |multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug|                                               ; 4.7 (4.2)            ; 5.8 (4.8)                        ; 1.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug                                                                                                                                                  ; multicore    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_debug:the_multicore_cpu_2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|                                                     ; 47.3 (47.3)          ; 49.0 (49.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (83)             ; 57 (57)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem                                                                                                                                                        ; multicore    ;
;                |multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram                                                                             ; multicore    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                   ; work         ;
;                      |altsyncram_kg91:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                    ; work         ;
;          |multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;          |multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;    |multicore_cpu_3:cpu_3|                                                                                                              ; 1164.9 (10.1)        ; 1344.7 (10.3)                    ; 194.4 (0.2)                                       ; 14.6 (0.0)                       ; 0.0 (0.0)            ; 1685 (1)            ; 1829 (40)                 ; 0 (0)         ; 117120            ; 18    ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_cpu_3_cpu:cpu|                                                                                                         ; 1154.8 (1018.3)      ; 1334.4 (1174.3)                  ; 194.2 (168.8)                                     ; 14.6 (12.8)                      ; 0.0 (0.0)            ; 1684 (1513)         ; 1789 (1509)               ; 0 (0)         ; 117120            ; 18    ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu                                                                                                                                                                                                                                                                                              ; multicore    ;
;          |multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht                                                                                                                                                                                                                                       ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                              ; work         ;
;          |multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_ipl1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_lsi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim                                                                                                                                                                                                                           ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                  ; work         ;
;          |multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_cqj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tgj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|                                                              ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell                                                                                                                                                                                                                              ; multicore    ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_20u2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_iau2:auto_generated|                                                                                    ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_hau2:auto_generated|                                                                                    ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                                      ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p4|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_1lu2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;          |multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|                                                              ; 135.7 (30.9)         ; 159.1 (31.7)                     ; 25.2 (0.9)                                        ; 1.8 (0.2)                        ; 0.0 (0.0)            ; 169 (5)             ; 280 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci                                                                                                                                                                                                                              ; multicore    ;
;             |multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|                                       ; 46.5 (0.0)           ; 54.2 (0.0)                       ; 8.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper                                                                                                                                          ; multicore    ;
;                |multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|                                      ; 10.5 (10.2)          ; 18.5 (17.2)                      ; 8.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk                                                        ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4   ; work         ;
;                |multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|                                            ; 34.3 (33.2)          ; 34.2 (32.9)                      ; 0.8 (0.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck                                                              ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2         ; work         ;
;                |sld_virtual_jtag_basic:multicore_cpu_3_cpu_debug_slave_phy|                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_3_cpu_debug_slave_phy                                                                               ; work         ;
;             |multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|                                             ; 3.1 (3.1)            ; 4.8 (4.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg                                                                                                                                                ; multicore    ;
;             |multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break|                                               ; 2.3 (2.3)            ; 15.8 (15.8)                      ; 13.5 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break                                                                                                                                                  ; multicore    ;
;             |multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug|                                               ; 4.3 (4.2)            ; 5.7 (4.8)                        ; 1.4 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug                                                                                                                                                  ; multicore    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_debug:the_multicore_cpu_3_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|                                                     ; 47.6 (47.6)          ; 46.9 (46.9)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 83 (83)             ; 57 (57)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem                                                                                                                                                        ; multicore    ;
;                |multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram                                                                             ; multicore    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                   ; work         ;
;                      |altsyncram_kg91:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                    ; work         ;
;          |multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;          |multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;    |multicore_cpu_4:cpu_4|                                                                                                              ; 1165.6 (10.8)        ; 1360.1 (10.9)                    ; 219.2 (0.8)                                       ; 24.7 (0.6)                       ; 0.0 (0.0)            ; 1681 (1)            ; 1815 (40)                 ; 0 (0)         ; 117120            ; 18    ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_cpu_4_cpu:cpu|                                                                                                         ; 1154.8 (1022.5)      ; 1349.2 (1188.8)                  ; 218.5 (189.2)                                     ; 24.1 (22.9)                      ; 0.0 (0.0)            ; 1680 (1508)         ; 1775 (1504)               ; 0 (0)         ; 117120            ; 18    ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu                                                                                                                                                                                                                                                                                              ; multicore    ;
;          |multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht                                                                                                                                                                                                                                       ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                              ; work         ;
;          |multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_ipl1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_lsi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim                                                                                                                                                                                                                           ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                  ; work         ;
;          |multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data                                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; work         ;
;                |altsyncram_cqj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated                                                                                                                                                                      ; work         ;
;          |multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag                                                                                                                                                                                                                                 ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tgj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5632              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                        ; work         ;
;          |multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|                                                              ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell                                                                                                                                                                                                                              ; multicore    ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_20u2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_iau2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                                      ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_hau2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                                      ; 0.0 (0.0)            ; 0.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                  ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                                      ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_p4|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_1lu2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; work         ;
;          |multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|                                                              ; 132.3 (31.2)         ; 159.5 (31.5)                     ; 28.3 (0.4)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 170 (5)             ; 271 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci                                                                                                                                                                                                                              ; multicore    ;
;             |multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|                                       ; 39.2 (0.0)           ; 61.5 (0.0)                       ; 23.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper                                                                                                                                          ; multicore    ;
;                |multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|                                      ; 7.0 (5.8)            ; 23.7 (22.3)                      ; 16.7 (16.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk                                                        ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4   ; work         ;
;                |multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|                                            ; 30.7 (30.7)          ; 36.2 (35.0)                      ; 6.5 (5.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck                                                              ; multicore    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2         ; work         ;
;                |sld_virtual_jtag_basic:multicore_cpu_4_cpu_debug_slave_phy|                                                             ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multicore_cpu_4_cpu_debug_slave_phy                                                                               ; work         ;
;             |multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|                                             ; 4.1 (4.1)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg                                                                                                                                                ; multicore    ;
;             |multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break|                                               ; 8.2 (8.2)            ; 10.7 (10.7)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break                                                                                                                                                  ; multicore    ;
;             |multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|                                               ; 4.2 (3.7)            ; 5.3 (4.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug                                                                                                                                                  ; multicore    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_debug:the_multicore_cpu_4_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|                                                     ; 45.5 (45.5)          ; 46.2 (46.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 50 (50)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem                                                                                                                                                        ; multicore    ;
;                |multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram                                                                             ; multicore    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                   ; work         ;
;                      |altsyncram_kg91:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                    ; work         ;
;          |multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;          |multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b                                                                                                                                                                                                               ; multicore    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; work         ;
;    |multicore_jtag_uart:jtag_uart|                                                                                                      ; 59.4 (15.4)          ; 75.6 (16.9)                      ; 16.2 (1.6)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 114 (34)            ; 110 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                              ; multicore    ;
;       |alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|                                                                         ; 20.2 (20.2)          ; 34.1 (34.1)                      ; 13.9 (13.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                      ; work         ;
;       |multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|                                                                   ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r                                                                                                                                                                                                                                                ; multicore    ;
;          |scfifo:rfifo|                                                                                                                 ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                   ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                        ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                   ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.3 (3.3)            ; 7.0 (3.5)                        ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                           ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                      ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                             ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                   ; work         ;
;       |multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|                                                                   ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w                                                                                                                                                                                                                                                ; multicore    ;
;          |scfifo:wfifo|                                                                                                                 ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                   ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                        ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                   ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 5.6 (2.6)            ; 5.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (4)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                           ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                      ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                             ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                   ; work         ;
;    |multicore_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 912.7 (0.0)          ; 987.6 (0.0)                      ; 88.4 (0.0)                                        ; 13.5 (0.0)                       ; 0.0 (0.0)            ; 1743 (0)            ; 698 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                              ; multicore    ;
;       |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|                                                                      ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; multicore    ;
;       |altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|                                                                      ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; multicore    ;
;       |altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|                                                                      ; 4.6 (4.6)            ; 4.8 (4.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; multicore    ;
;       |altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|                                                                      ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; multicore    ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; multicore    ;
;       |altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|                                                                                   ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; multicore    ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|                                                                        ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo|                                                          ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_control_slave_agent_rsp_fifo                                                                                                                                                                                                                       ; multicore    ;
;       |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                      ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                                   ; multicore    ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                              ; work         ;
;             |altsyncram_40n1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                               ; work         ;
;       |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                        ; 40.7 (40.7)          ; 42.7 (42.7)                      ; 2.2 (2.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                        ; 4.4 (4.4)            ; 5.3 (5.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; multicore    ;
;       |altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; multicore    ;
;       |altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo|                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_3_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; multicore    ;
;       |altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo|                                                                                 ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_4_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_master_agent:cpu_1_data_master_agent|                                                                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_master_agent:cpu_2_data_master_agent|                                                                              ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_2_data_master_agent                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_master_agent:cpu_3_data_master_agent|                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_3_data_master_agent                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_master_agent:cpu_4_data_master_agent|                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_4_data_master_agent                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent|                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_2_debug_mem_slave_agent                                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent|                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_3_debug_mem_slave_agent                                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent|                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_4_debug_mem_slave_agent                                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_agent:mutex_s1_agent|                                                                                        ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent                                                                                                                                                                                                                                                     ; multicore    ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s2_agent|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                             ; 9.0 (5.4)            ; 9.7 (6.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (9)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; multicore    ;
;       |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_merlin_slave_agent:timer1_s1_agent|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent                                                                                                                                                                                                                                                    ; multicore    ;
;       |altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|                                                                 ; 10.0 (10.0)          ; 11.4 (11.4)                      ; 1.6 (1.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator|                                                                 ; 8.9 (8.9)            ; 9.3 (9.3)                        ; 0.6 (0.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_2_debug_mem_slave_translator                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator|                                                                 ; 9.2 (9.2)            ; 9.8 (9.8)                        ; 1.2 (1.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_3_debug_mem_slave_translator                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator|                                                                 ; 10.0 (10.0)          ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_4_debug_mem_slave_translator                                                                                                                                                                                                                              ; multicore    ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 7.9 (7.9)            ; 8.0 (8.0)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                        ; multicore    ;
;       |altera_merlin_slave_translator:mutex_s1_translator|                                                                              ; 12.4 (12.4)          ; 15.8 (15.8)                      ; 3.4 (3.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator                                                                                                                                                                                                                                           ; multicore    ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                ; multicore    ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s2_translator|                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                                                                                                ; multicore    ;
;       |altera_merlin_slave_translator:performance_counter_control_slave_translator|                                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_control_slave_translator                                                                                                                                                                                                                  ; multicore    ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                ; multicore    ;
;       |altera_merlin_slave_translator:timer1_s1_translator|                                                                             ; 7.9 (7.9)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_merlin_slave_translator:timer_2_s1_translator|                                                                            ; 7.2 (7.2)            ; 7.4 (7.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator                                                                                                                                                                                                                                         ; multicore    ;
;       |altera_merlin_slave_translator:timer_3_s1_translator|                                                                            ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_3_s1_translator                                                                                                                                                                                                                                         ; multicore    ;
;       |altera_merlin_slave_translator:timer_4_s1_translator|                                                                            ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_4_s1_translator                                                                                                                                                                                                                                         ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_1_data_master_limiter|                                                                         ; 11.8 (11.8)          ; 12.2 (12.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|                                                                  ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                                                               ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_2_data_master_limiter|                                                                         ; 12.1 (12.1)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|                                                                  ; 5.6 (5.6)            ; 6.3 (6.3)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter                                                                                                                                                                                                                               ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_3_data_master_limiter|                                                                         ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|                                                                  ; 5.8 (5.8)            ; 7.0 (7.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter                                                                                                                                                                                                                               ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_4_data_master_limiter|                                                                         ; 12.8 (12.8)          ; 13.7 (13.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_data_master_limiter                                                                                                                                                                                                                                      ; multicore    ;
;       |altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|                                                                  ; 6.5 (6.5)            ; 7.1 (7.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter                                                                                                                                                                                                                               ; multicore    ;
;       |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                                               ; 43.2 (43.2)          ; 49.3 (49.3)                      ; 7.2 (7.2)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 63 (63)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                                            ; multicore    ;
;       |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                                               ; 24.7 (24.7)          ; 25.7 (25.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 10.3 (10.3)          ; 12.0 (12.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                              ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 10.7 (10.7)          ; 12.7 (12.7)                      ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                         ; 12.1 (12.1)          ; 12.7 (12.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_003|                                                                         ; 9.1 (9.1)            ; 10.9 (10.9)                      ; 1.9 (1.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_001:cmd_demux_003                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004|                                                                         ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_004                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_005|                                                                         ; 0.9 (0.9)            ; 1.4 (1.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_005                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_006|                                                                         ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_006                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_007|                                                                         ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_demux_004:cmd_demux_007                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                             ; 14.3 (8.0)           ; 14.7 (8.8)                       ; 0.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5.8 (5.2)            ; 5.8 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (9)              ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                               ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                             ; 39.7 (33.7)          ; 44.4 (38.4)                      ; 4.7 (4.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 89 (78)             ; 10 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 6.0 (5.0)            ; 6.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (9)              ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                               ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 17.8 (15.4)          ; 17.9 (16.0)                      ; 0.2 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                             ; 28.9 (27.0)          ; 29.8 (28.0)                      ; 1.7 (1.6)                                         ; 0.7 (0.6)                        ; 0.0 (0.0)            ; 58 (54)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.9 (1.9)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|                                                                             ; 18.2 (16.2)          ; 18.5 (16.9)                      ; 0.7 (0.7)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.0 (2.0)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|                                                                             ; 24.3 (22.3)          ; 27.7 (26.1)                      ; 3.8 (4.0)                                         ; 0.4 (0.2)                        ; 0.0 (0.0)            ; 58 (54)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.8 (1.8)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|                                                                             ; 18.6 (16.6)          ; 19.7 (17.7)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|                                                                             ; 18.2 (16.6)          ; 18.5 (16.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;       |multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                             ; 113.5 (98.3)         ; 120.4 (105.8)                    ; 8.7 (9.2)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 191 (163)           ; 19 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                          ; multicore    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 14.7 (7.3)           ; 14.7 (7.3)                       ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; multicore    ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                               ; multicore    ;
;       |multicore_mm_interconnect_0_router:router|                                                                                       ; 13.2 (13.2)          ; 13.9 (13.9)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router:router                                                                                                                                                                                                                                                    ; multicore    ;
;       |multicore_mm_interconnect_0_router_001:router_001|                                                                               ; 10.2 (10.2)          ; 11.5 (11.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_002:router_002|                                                                               ; 10.1 (10.1)          ; 11.4 (11.4)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_003:router_003|                                                                               ; 7.7 (7.7)            ; 10.3 (10.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_004:router_004|                                                                               ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_005:router_005|                                                                               ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_006:router_006|                                                                               ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_007:router_007|                                                                               ; 1.9 (1.9)            ; 2.4 (2.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_router_012:router_012|                                                                               ; 3.0 (3.0)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_router_012:router_012                                                                                                                                                                                                                                            ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_006|                                                                         ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_008|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_010|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_011|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_013|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_003:rsp_demux_013                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                         ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                      ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 44.2 (44.2)          ; 54.1 (54.1)                      ; 10.9 (10.9)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 102 (102)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                  ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 24.7 (24.7)          ; 33.9 (33.9)                      ; 9.8 (9.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 76 (76)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                             ; 28.3 (28.3)          ; 32.6 (32.6)                      ; 5.4 (5.4)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 75 (75)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_003|                                                                             ; 28.5 (28.5)          ; 30.1 (30.1)                      ; 2.7 (2.7)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004|                                                                             ; 6.0 (6.0)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_004                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_005|                                                                             ; 7.0 (7.0)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_005                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_006|                                                                             ; 6.9 (6.9)            ; 6.3 (6.3)                        ; 0.1 (0.1)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_006                                                                                                                                                                                                                                          ; multicore    ;
;       |multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_007|                                                                             ; 6.1 (6.1)            ; 5.8 (5.8)                        ; 0.3 (0.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_rsp_mux_004:rsp_mux_007                                                                                                                                                                                                                                          ; multicore    ;
;    |multicore_mutex:mutex|                                                                                                              ; 19.8 (19.8)          ; 21.0 (21.0)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 19 (19)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_mutex:mutex                                                                                                                                                                                                                                                                                                                      ; multicore    ;
;    |multicore_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 73.0 (0.8)           ; 71.8 (1.0)                       ; 2.7 (0.2)                                         ; 3.8 (0.0)                        ; 0.0 (0.0)            ; 78 (2)              ; 4 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                ; multicore    ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 72.1 (0.0)           ; 70.8 (0.0)                       ; 2.5 (0.0)                                         ; 3.8 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 4 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_o2a2:auto_generated|                                                                                               ; 72.1 (1.2)           ; 70.8 (1.8)                       ; 2.5 (0.7)                                         ; 3.8 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 4 (4)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated                                                                                                                                                                                                                                       ; work         ;
;             |decode_8la:decode2|                                                                                                        ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode2                                                                                                                                                                                                                    ; work         ;
;             |decode_8la:decode3|                                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode3                                                                                                                                                                                                                    ; work         ;
;             |mux_5hb:mux4|                                                                                                              ; 33.6 (33.6)          ; 32.0 (32.0)                      ; 0.3 (0.3)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|mux_5hb:mux4                                                                                                                                                                                                                          ; work         ;
;             |mux_5hb:mux5|                                                                                                              ; 32.9 (32.9)          ; 32.0 (32.0)                      ; 1.0 (1.0)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|mux_5hb:mux5                                                                                                                                                                                                                          ; work         ;
;    |multicore_performance_counter:performance_counter|                                                                                  ; 345.7 (345.7)        ; 338.0 (338.0)                    ; 8.1 (8.1)                                         ; 15.8 (15.8)                      ; 0.0 (0.0)            ; 635 (635)           ; 500 (500)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_performance_counter:performance_counter                                                                                                                                                                                                                                                                                          ; multicore    ;
;    |multicore_pll:pll|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_pll:pll                                                                                                                                                                                                                                                                                                                          ; multicore    ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                  ; work         ;
;    |multicore_sdram_controller:sdram_controller|                                                                                        ; 147.6 (109.4)        ; 156.8 (111.3)                    ; 10.2 (2.4)                                        ; 1.0 (0.5)                        ; 0.0 (0.0)            ; 235 (183)           ; 213 (121)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                                ; multicore    ;
;       |multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module|                                 ; 38.2 (38.2)          ; 45.4 (45.4)                      ; 7.8 (7.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 52 (52)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_sdram_controller:sdram_controller|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module                                                                                                                                                                                                ; multicore    ;
;    |multicore_timer1:timer1|                                                                                                            ; 71.0 (71.0)          ; 78.2 (78.2)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (111)           ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_timer1:timer1                                                                                                                                                                                                                                                                                                                    ; multicore    ;
;    |multicore_timer1:timer_2|                                                                                                           ; 69.3 (69.3)          ; 80.5 (80.5)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (111)           ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_timer1:timer_2                                                                                                                                                                                                                                                                                                                   ; multicore    ;
;    |multicore_timer1:timer_3|                                                                                                           ; 69.7 (69.7)          ; 77.7 (77.7)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (111)           ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_timer1:timer_3                                                                                                                                                                                                                                                                                                                   ; multicore    ;
;    |multicore_timer1:timer_4|                                                                                                           ; 69.9 (69.9)          ; 81.8 (81.8)                      ; 12.2 (12.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 111 (111)           ; 131 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|multicore_timer1:timer_4                                                                                                                                                                                                                                                                                                                   ; multicore    ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.5 (0.0)           ; 73.5 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.5 (6.5)           ; 73.5 (7.5)                       ; 12.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 75 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 28.0 (12.2)          ; 33.0 (15.3)                      ; 5.0 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 30 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 15.8 (15.8)          ; 17.7 (17.7)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 11.0 (11.0)          ; 16.5 (16.5)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 9.2 (9.2)            ; 9.5 (9.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 107.0 (0.5)          ; 116.5 (0.5)                      ; 10.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 179 (1)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 106.5 (0.0)          ; 116.0 (0.0)                      ; 10.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 178 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 106.5 (0.0)          ; 116.0 (0.0)                      ; 10.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 178 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 106.5 (2.5)          ; 116.0 (4.0)                      ; 10.0 (1.5)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 178 (1)             ; 111 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 104.0 (0.0)          ; 112.0 (0.0)                      ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 177 (0)             ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 104.0 (74.0)         ; 112.0 (79.8)                     ; 8.5 (6.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 177 (130)           ; 101 (72)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18.5 (18.5)          ; 19.7 (19.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.5 (11.5)          ; 12.5 (12.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |multicore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                             ;
+--------------------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name                           ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; sdram_clk_clk                  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_addr[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_ba[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_ba[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_cas_n    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_cs_n     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_dqm[0]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_dqm[1]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_ras_n    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_we_n     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_controller_wire_cke      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[0]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[1]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[2]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[3]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[4]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[5]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[6]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[7]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[8]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[9]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[10]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[11]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[12]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[13]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[14]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_controller_wire_dq[15]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; clk_clk                        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset_reset_n                  ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_controller_wire_dq[0]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[0]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[1]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[1]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[2]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[2]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[3]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[3]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[4]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[4]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[5]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[5]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[6]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[6]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[7]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[7]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[8]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[8]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[9]                                                                                                      ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[9]                                                                    ; 0                 ; 0       ;
; sdram_controller_wire_dq[10]                                                                                                     ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[10]                                                                   ; 0                 ; 0       ;
; sdram_controller_wire_dq[11]                                                                                                     ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[11]                                                                   ; 0                 ; 0       ;
; sdram_controller_wire_dq[12]                                                                                                     ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[12]                                                                   ; 0                 ; 0       ;
; sdram_controller_wire_dq[13]                                                                                                     ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[13]                                                                   ; 0                 ; 0       ;
; sdram_controller_wire_dq[14]                                                                                                     ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[14]                                                                   ; 0                 ; 0       ;
; sdram_controller_wire_dq[15]                                                                                                     ;                   ;         ;
;      - multicore_sdram_controller:sdram_controller|za_data[15]                                                                   ; 0                 ; 0       ;
; clk_clk                                                                                                                          ;                   ;         ;
; reset_reset_n                                                                                                                    ;                   ;         ;
;      - altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - multicore_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                  ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 370     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 37      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                         ; FF_X4_Y3_N41              ; 140     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                          ; FF_X4_Y3_N26              ; 1981    ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|d_writedata[8]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y21_N36       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_rd_addr_cnt[1]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y19_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y19_N57       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y19_N51       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y19_N21      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                   ; FF_X35_Y23_N17            ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                          ; FF_X29_Y21_N52            ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y21_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                  ; FF_X29_Y22_N32            ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_pipe_flush_waddr[22]~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y23_N42      ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y23_N36       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y22_N36       ; 949     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y24_N12       ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y29_N6        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y22_N30       ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                       ; FF_X21_Y25_N26            ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y21_N54       ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                      ; FF_X28_Y20_N17            ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y24_N45       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                  ; FF_X28_Y20_N29            ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src2[18]~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y25_N36      ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_src2[8]~2                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y25_N15      ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y23_N51      ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|Equal310~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y24_N51       ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y21_N30       ; 199     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y21_N54       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y23_N51       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                     ; FF_X30_Y22_N8             ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y21_N57      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                               ; FF_X70_Y15_N26            ; 36      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|d_address_offset_field[1]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y18_N42       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y23_N33       ; 4       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y23_N42       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y21_N24      ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y3_N33         ; 6240    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                           ; FF_X28_Y15_N55            ; 10      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y17_N6       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y20_N51      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y20_N33      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y20_N30       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y20_N30       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                   ; FF_X11_Y15_N29            ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|jxuir                                                                  ; FF_X4_Y9_N4               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                 ; MLABCELL_X3_Y9_N48        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                 ; MLABCELL_X8_Y14_N6        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_a~2                                                 ; LABCELL_X9_Y14_N6         ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|take_action_ocimem_b                                                   ; MLABCELL_X8_Y14_N9        ; 38      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_sysclk:the_multicore_cpu_1_cpu_debug_slave_sysclk|update_jdo_strobe                                                      ; FF_X2_Y3_N50              ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[17]~22                                                                    ; LABCELL_X1_Y8_N51         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[36]~15                                                                    ; LABCELL_X2_Y3_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[4]~10                                                                     ; LABCELL_X2_Y3_N57         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[4]~9                                                                      ; LABCELL_X2_Y3_N54         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr~20                                                                        ; LABCELL_X1_Y8_N54         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                ; LABCELL_X13_Y16_N3        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_avalon_reg:the_multicore_cpu_1_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                           ; LABCELL_X13_Y16_N33       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|break_readreg[21]~0                                                                                                                                              ; MLABCELL_X3_Y9_N54        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_oci_break:the_multicore_cpu_1_cpu_nios2_oci_break|break_readreg[21]~1                                                                                                                                              ; LABCELL_X7_Y7_N30         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                                           ; LABCELL_X10_Y15_N6        ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|MonDReg[26]~8                                                                                                                                                          ; MLABCELL_X8_Y13_N45       ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                         ; LABCELL_X13_Y16_N36       ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|d_writedata[26]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y14_N45       ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y12_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y14_N39       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y14_N33       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y14_N39       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                   ; FF_X15_Y11_N38            ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                          ; FF_X15_Y15_N46            ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y12_N51       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                  ; FF_X22_Y12_N35            ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y14_N51       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y12_N3        ; 953     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y10_N9        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y10_N42       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y11_N18       ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                       ; FF_X25_Y12_N44            ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y10_N9        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                      ; FF_X25_Y11_N50            ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y11_N24       ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                  ; FF_X25_Y11_N17            ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src2[13]~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y8_N33       ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_src2[25]~3                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y8_N6        ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y13_N21       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|Equal310~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y9_N33        ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y10_N3        ; 188     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y10_N30       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y10_N18      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                     ; FF_X19_Y11_N56            ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y14_N54       ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|d_address_offset_field[2]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y15_N48       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y14_N6        ; 4       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y14_N18       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y15_N51      ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                           ; FF_X28_Y15_N59            ; 10      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y10_N45       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y9_N45        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y9_N21       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y9_N48        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y9_N0         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                   ; FF_X11_Y13_N17            ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|jxuir                                                                  ; FF_X4_Y6_N50              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|take_action_ocimem_a                                                   ; LABCELL_X10_Y10_N30       ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                 ; LABCELL_X4_Y6_N42         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|take_action_ocimem_b                                                   ; LABCELL_X7_Y10_N0         ; 39      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_sysclk:the_multicore_cpu_2_cpu_debug_slave_sysclk|update_jdo_strobe                                                      ; FF_X8_Y10_N23             ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[14]~10                                                                    ; MLABCELL_X6_Y5_N24        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[14]~9                                                                     ; MLABCELL_X3_Y4_N12        ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[30]~21                                                                    ; MLABCELL_X3_Y4_N42        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[36]~15                                                                    ; LABCELL_X4_Y6_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr~22                                                                        ; MLABCELL_X3_Y4_N36        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                ; MLABCELL_X8_Y10_N30       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_avalon_reg:the_multicore_cpu_2_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                           ; MLABCELL_X8_Y10_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break|break_readreg[29]~0                                                                                                                                              ; LABCELL_X4_Y6_N39         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_oci_break:the_multicore_cpu_2_cpu_nios2_oci_break|break_readreg[29]~1                                                                                                                                              ; MLABCELL_X6_Y7_N27        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[24]~10                                                                                                                                                         ; LABCELL_X7_Y10_N3         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                                                          ; LABCELL_X4_Y10_N33        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|MonDReg[31]~9                                                                                                                                                          ; LABCELL_X7_Y10_N6         ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                         ; MLABCELL_X8_Y10_N42       ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|d_writedata[26]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y18_N0        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y18_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y17_N33      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y17_N48      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y18_N54      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                   ; FF_X51_Y18_N14            ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                          ; FF_X50_Y21_N4             ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                        ; LABCELL_X60_Y17_N51       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                  ; FF_X56_Y20_N29            ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y18_N21       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y18_N45      ; 947     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                               ; LABCELL_X70_Y21_N51       ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X60_Y24_N30       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y18_N30       ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                       ; FF_X62_Y18_N44            ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                           ; LABCELL_X64_Y16_N0        ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                      ; FF_X59_Y18_N56            ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y18_N15       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                  ; FF_X57_Y18_N29            ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src2[22]~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X64_Y20_N45       ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_src2[6]~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X64_Y20_N36       ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y20_N45       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|Equal310~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y20_N6        ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X64_Y16_N12       ; 197     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y16_N36       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X62_Y19_N39       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                     ; FF_X53_Y18_N44            ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                ; LABCELL_X60_Y17_N9        ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|d_address_offset_field[2]~2                                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y17_N36      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y18_N30       ; 4       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y18_N0        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                             ; LABCELL_X55_Y18_N51       ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                           ; FF_X51_Y13_N43            ; 10      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y14_N3        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y16_N18       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X63_Y16_N45       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                    ; MLABCELL_X65_Y16_N33      ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                  ; MLABCELL_X65_Y16_N3       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                   ; FF_X46_Y12_N5             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|jxuir                                                                  ; FF_X8_Y3_N29              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                 ; MLABCELL_X8_Y3_N15        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|take_action_ocimem_a~2                                                 ; LABCELL_X11_Y4_N48        ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|take_action_ocimem_b                                                   ; LABCELL_X11_Y4_N33        ; 36      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_sysclk:the_multicore_cpu_3_cpu_debug_slave_sysclk|update_jdo_strobe                                                      ; FF_X8_Y3_N44              ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[30]~20                                                                    ; MLABCELL_X6_Y4_N24        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[4]~10                                                                     ; LABCELL_X9_Y3_N0          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[4]~9                                                                      ; LABCELL_X9_Y3_N57         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr~18                                                                        ; MLABCELL_X6_Y4_N30        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                ; LABCELL_X42_Y9_N21        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_avalon_reg:the_multicore_cpu_3_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                           ; LABCELL_X42_Y9_N57        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break|break_readreg[17]~0                                                                                                                                              ; MLABCELL_X8_Y3_N33        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_oci_break:the_multicore_cpu_3_cpu_nios2_oci_break|break_readreg[17]~1                                                                                                                                              ; LABCELL_X7_Y4_N30         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                                           ; LABCELL_X11_Y4_N15        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[24]~8                                                                                                                                                          ; LABCELL_X37_Y8_N12        ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|MonDReg[25]~10                                                                                                                                                         ; LABCELL_X11_Y4_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                         ; LABCELL_X42_Y9_N51        ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|d_writedata[26]~0                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X59_Y8_N6        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y12_N57       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y9_N42        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y12_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X60_Y10_N0        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                   ; FF_X63_Y10_N8             ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                          ; FF_X70_Y8_N25             ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y9_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                  ; FF_X65_Y8_N17             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X63_Y9_N33        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                      ; LABCELL_X62_Y10_N6        ; 943     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                               ; LABCELL_X70_Y11_N54       ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                      ; MLABCELL_X78_Y9_N54       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                          ; LABCELL_X73_Y9_N45        ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                       ; FF_X75_Y13_N14            ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                           ; MLABCELL_X72_Y12_N6       ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                      ; FF_X72_Y11_N23            ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                              ; LABCELL_X79_Y9_N54        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                  ; FF_X72_Y10_N41            ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[27]~3                                                                                                                                                                                                                                                                                                 ; LABCELL_X81_Y10_N54       ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_src2[7]~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X81_Y10_N15       ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X67_Y9_N3         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|Equal310~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y10_N9        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y12_N12      ; 195     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y9_N15        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X73_Y9_N9         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                     ; FF_X65_Y10_N20            ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                ; LABCELL_X70_Y9_N12        ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|d_address_offset_field[2]~2                                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y10_N24      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y9_N0         ; 4       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y10_N3        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                             ; LABCELL_X60_Y10_N24       ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                           ; FF_X51_Y13_N46            ; 10      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y11_N6        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y12_N18       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X68_Y12_N3        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y11_N42       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                  ; MLABCELL_X82_Y12_N15      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                   ; FF_X39_Y8_N47             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|jxuir                                                                  ; FF_X10_Y3_N29             ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                 ; LABCELL_X10_Y3_N24        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                 ; MLABCELL_X28_Y2_N15       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|take_action_ocimem_a~2                                                 ; LABCELL_X27_Y2_N51        ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|take_action_ocimem_b                                                   ; MLABCELL_X28_Y2_N27       ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_sysclk:the_multicore_cpu_4_cpu_debug_slave_sysclk|update_jdo_strobe                                                      ; FF_X12_Y2_N20             ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[13]~7                                                                     ; MLABCELL_X3_Y2_N48        ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[13]~8                                                                     ; MLABCELL_X3_Y2_N51        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[32]~17                                                                    ; MLABCELL_X8_Y2_N42        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr~18                                                                        ; MLABCELL_X8_Y2_N36        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                ; LABCELL_X43_Y6_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_avalon_reg:the_multicore_cpu_4_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                           ; LABCELL_X43_Y6_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break|break_readreg[30]~0                                                                                                                                              ; LABCELL_X10_Y3_N30        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_oci_break:the_multicore_cpu_4_cpu_nios2_oci_break|break_readreg[30]~1                                                                                                                                              ; MLABCELL_X8_Y2_N51        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|MonDReg[30]~11                                                                                                                                                         ; LABCELL_X27_Y2_N21        ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                                                          ; LABCELL_X27_Y2_N36        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                         ; LABCELL_X43_Y6_N57        ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|count[8]~0                                                                                                                                                                                                                                                           ; LABCELL_X4_Y5_N57         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                              ; LABCELL_X17_Y17_N54       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y5_N21        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y5_N18        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y18_N36       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                      ; FF_X17_Y17_N23            ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y17_N39       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; MLABCELL_X15_Y17_N36      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; LABCELL_X17_Y17_N18       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y17_N57       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                       ; FF_X16_Y18_N53            ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y17_N45       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y17_N54      ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X27_Y17_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_2_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X24_Y13_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_3_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X48_Y13_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_4_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X48_Y11_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y16_N27      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                       ; MLABCELL_X28_Y16_N3       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                       ; LABCELL_X45_Y15_N51       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                              ; LABCELL_X31_Y11_N0        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                             ; MLABCELL_X25_Y3_N0        ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y11_N39       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y11_N45       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                           ; LABCELL_X35_Y11_N27       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                           ; LABCELL_X35_Y11_N30       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                           ; LABCELL_X35_Y11_N33       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y13_N33       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                           ; LABCELL_X35_Y11_N45       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; FF_X37_Y11_N35            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                       ; LABCELL_X35_Y11_N24       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                         ; FF_X37_Y11_N32            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                         ; FF_X37_Y11_N17            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                         ; FF_X37_Y11_N41            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                         ; FF_X37_Y11_N14            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                         ; FF_X37_Y11_N38            ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X34_Y15_N48      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|comb~0                                                                                                                                                                                                                                                   ; LABCELL_X33_Y11_N57       ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                          ; LABCELL_X29_Y18_N54       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                       ; LABCELL_X29_Y18_N3        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                   ; LABCELL_X27_Y17_N33       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                ; LABCELL_X27_Y17_N51       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                          ; LABCELL_X24_Y15_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                                       ; LABCELL_X31_Y15_N12       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                   ; MLABCELL_X25_Y13_N54      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_2_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                ; LABCELL_X27_Y13_N3        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                          ; LABCELL_X40_Y15_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                                       ; LABCELL_X45_Y16_N42       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                   ; LABCELL_X48_Y13_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_3_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                ; LABCELL_X46_Y13_N15       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                          ; LABCELL_X48_Y11_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                       ; MLABCELL_X47_Y12_N42      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                   ; LABCELL_X46_Y11_N45       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_4_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                ; LABCELL_X45_Y11_N42       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[1]~0                                                                                                                                                                                                                              ; MLABCELL_X39_Y14_N12      ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                    ; FF_X35_Y12_N14            ; 71      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                                 ; LABCELL_X27_Y15_N6        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|out_valid~0                                                                                                                                                                                                                                ; LABCELL_X31_Y11_N42       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]~1                                                                                                                                                                                                       ; LABCELL_X37_Y15_N51       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y15_N18       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]~1                                                                                                                                                                                                       ; LABCELL_X37_Y14_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[38]                                                                                                                                                                                                                                             ; LABCELL_X45_Y15_N18       ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_002:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y14_N18       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X19_Y16_N0        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X19_Y16_N6        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X37_Y18_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y18_N24       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; MLABCELL_X47_Y10_N21      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                           ; MLABCELL_X47_Y10_N51      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X43_Y14_N57       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y14_N12       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X45_Y13_N3        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X45_Y13_N9        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; LABCELL_X11_Y13_N21       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_003:cmd_mux_013|update_grant~0                                                                                                                                                                                                                                           ; LABCELL_X11_Y13_N51       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[7]~0                                                                                                                                                                                                       ; LABCELL_X35_Y15_N6        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mm_interconnect_0:mm_interconnect_0|multicore_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                           ; MLABCELL_X34_Y13_N30      ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mutex:mutex|mutex_reg_enable~11                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y14_N54       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_mutex:mutex|reset_reg_enable~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y15_N6        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode2|w_anode2147w[2]                                                                                                                                                                                                                    ; MLABCELL_X34_Y14_N51      ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode2|w_anode2160w[2]                                                                                                                                                                                                                    ; LABCELL_X31_Y14_N21       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode2|w_anode2168w[2]                                                                                                                                                                                                                    ; LABCELL_X33_Y14_N9        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode2|w_anode2176w[2]                                                                                                                                                                                                                    ; LABCELL_X33_Y14_N48       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode3|w_anode2147w[2]                                                                                                                                                                                                                    ; MLABCELL_X47_Y14_N18      ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode3|w_anode2160w[2]                                                                                                                                                                                                                    ; MLABCELL_X47_Y14_N9       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode3|w_anode2168w[2]                                                                                                                                                                                                                    ; MLABCELL_X47_Y14_N21      ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|decode_8la:decode3|w_anode2176w[2]                                                                                                                                                                                                                    ; MLABCELL_X47_Y14_N6       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_performance_counter:performance_counter|always0~0                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y26_N21       ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_performance_counter:performance_counter|always10~0                                                                                                                                                                                                                                                                                               ; LABCELL_X11_Y26_N39       ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_performance_counter:performance_counter|always1~0                                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y27_N27       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_performance_counter:performance_counter|always3~0                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y26_N6        ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_performance_counter:performance_counter|always4~0                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y26_N36       ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_performance_counter:performance_counter|always6~0                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y26_N42       ; 72      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_performance_counter:performance_counter|always7~0                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y26_N18       ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_performance_counter:performance_counter|always9~0                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y26_N12       ; 79      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_performance_counter:performance_counter|global_reset~0                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y26_N0        ; 474     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; multicore_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 9475    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; multicore_sdram_controller:sdram_controller|WideOr16~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y3_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|WideOr17~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y1_N27        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|active_rnw~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y8_N12        ; 49      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|comb~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y12_N24       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                                                                                    ; FF_X23_Y3_N17             ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|m_addr[1]~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y4_N15        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                                                                                                                                                              ; FF_X29_Y4_N55             ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                    ; FF_X29_Y4_N56             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                                                                                              ; FF_X29_Y4_N28             ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                   ; LABCELL_X35_Y12_N48       ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|multicore_sdram_controller_input_efifo_module:the_multicore_sdram_controller_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                   ; LABCELL_X35_Y12_N6        ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X24_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X26_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X30_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X18_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X32_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X32_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X26_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X24_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X28_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X28_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X30_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X18_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X34_Y0_N62     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X34_Y0_N45     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X34_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X34_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer1|always0~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y19_N48      ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer1|always0~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y20_N21       ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer1|control_wr_strobe                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y19_N21      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer1|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y19_N30      ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer1|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y19_N33      ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer1|snap_strobe~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y19_N27      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_2|always0~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y12_N9        ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_2|always0~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y12_N24       ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_2|control_wr_strobe                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y12_N33       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_2|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y12_N39       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_2|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y13_N30       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_2|snap_strobe~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y12_N30       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_3|always0~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y17_N3        ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_3|always0~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y17_N42       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_3|control_wr_strobe                                                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y17_N39       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_3|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y17_N18       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_3|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y16_N0        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_3|snap_strobe~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y17_N36       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_4|always0~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y7_N57        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_4|always0~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y7_N42        ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_4|control_wr_strobe                                                                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y7_N0         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_4|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y8_N0         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_4|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y8_N51        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; multicore_timer1:timer_4|snap_strobe~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y8_N21        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                        ; LABCELL_X7_Y5_N3          ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                        ; FF_X6_Y9_N8               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                        ; FF_X6_Y9_N26              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                        ; FF_X7_Y9_N50              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                        ; FF_X7_Y9_N44              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                        ; FF_X8_Y9_N56              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                        ; FF_X8_Y9_N26              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                        ; FF_X8_Y5_N2               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                        ; FF_X7_Y5_N53              ; 23      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                     ; FF_X7_Y5_N26              ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                           ; MLABCELL_X6_Y9_N6         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y1_N51        ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X6_Y1_N33        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                      ; FF_X6_Y1_N43              ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                     ; FF_X6_Y1_N41              ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y1_N30        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y1_N48        ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y1_N42        ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y1_N45        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y1_N15        ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                              ; PIN_AA14                  ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y4_N44              ; 81      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3                      ; MLABCELL_X6_Y2_N30        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X1_Y1_N9          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1           ; MLABCELL_X6_Y2_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                           ; LABCELL_X4_Y4_N0          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12                          ; LABCELL_X4_Y4_N18         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~16                          ; LABCELL_X4_Y4_N48         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~20                          ; LABCELL_X4_Y4_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~24                          ; LABCELL_X4_Y4_N21         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10                            ; MLABCELL_X6_Y2_N57        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; LABCELL_X7_Y1_N51         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; MLABCELL_X6_Y2_N51        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X1_Y1_N18         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4                    ; LABCELL_X2_Y2_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8                    ; LABCELL_X2_Y2_N30         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~12                   ; LABCELL_X2_Y2_N12         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~15                   ; LABCELL_X2_Y2_N39         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~19                   ; LABCELL_X2_Y2_N33         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~3      ; LABCELL_X7_Y1_N30         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X6_Y2_N48        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y2_N56              ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X1_Y1_N53              ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y2_N5               ; 73      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X1_Y1_N23              ; 95      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]        ; FF_X1_Y1_N8               ; 37      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y1_N45         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y4_N38              ; 105     ; Async. clear, Clock enable, Sync. load             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; MLABCELL_X6_Y2_N42        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                 ;
+---------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 ; LABCELL_X9_Y3_N33         ; 6240    ; Global Clock         ; GCLK13           ; --                        ;
; multicore_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0]                      ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; multicore_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                        ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 9475    ; Global Clock         ; GCLK4            ; --                        ;
; multicore_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]                        ; PLLOUTPUTCOUNTER_X0_Y8_N1 ; 1       ; Global Clock         ; GCLK6            ; --                        ;
+---------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                 ;
+-------------------------------------------------------+---------+
; Name                                                  ; Fan-Out ;
+-------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|r_sync_rst     ; 1981    ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|A_stall ; 953     ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|A_stall ; 949     ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|A_stall ; 947     ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|A_stall ; 943     ;
+-------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                            ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_bht_module:multicore_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; None                           ; M10K_X14_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_data_module:multicore_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                           ; M10K_X38_Y24_N0, M10K_X26_Y24_N0, M10K_X26_Y23_N0, M10K_X26_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_tag_module:multicore_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 17           ; 128          ; 17           ; yes                    ; no                      ; yes                    ; no                      ; 2176    ; 128                         ; 17                          ; 128                         ; 17                          ; 2176                ; 1           ; 0          ; None                           ; M10K_X38_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_dc_victim_module:multicore_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                           ; M10K_X26_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_data_module:multicore_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0          ; None                           ; M10K_X14_Y20_N0, M10K_X26_Y19_N0, M10K_X14_Y22_N0, M10K_X26_Y22_N0, M10K_X14_Y19_N0, M10K_X14_Y21_N0, M10K_X14_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_ic_tag_module:multicore_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 22           ; 256          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 5632    ; 256                         ; 22                          ; 256                         ; 22                          ; 5632                ; 1           ; 0          ; None                           ; M10K_X26_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_nios2_ocimem:the_multicore_cpu_1_cpu_nios2_ocimem|multicore_cpu_1_cpu_ociram_sp_ram_module:multicore_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                           ; M10K_X14_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_a_module:multicore_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                           ; M10K_X26_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_register_bank_b_module:multicore_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                           ; M10K_X26_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_bht_module:multicore_cpu_2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; None                           ; M10K_X14_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_data_module:multicore_cpu_2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                           ; M10K_X14_Y11_N0, M10K_X14_Y10_N0, M10K_X14_Y13_N0, M10K_X14_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_tag_module:multicore_cpu_2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 17           ; 128          ; 17           ; yes                    ; no                      ; yes                    ; no                      ; 2176    ; 128                         ; 17                          ; 128                         ; 17                          ; 2176                ; 1           ; 0          ; None                           ; M10K_X14_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_dc_victim_module:multicore_cpu_2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                           ; M10K_X14_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_data_module:multicore_cpu_2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0          ; None                           ; M10K_X26_Y13_N0, M10K_X26_Y14_N0, M10K_X26_Y10_N0, M10K_X26_Y11_N0, M10K_X26_Y12_N0, M10K_X26_Y8_N0, M10K_X14_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_ic_tag_module:multicore_cpu_2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 22           ; 256          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 5632    ; 256                         ; 22                          ; 256                         ; 22                          ; 5632                ; 1           ; 0          ; None                           ; M10K_X26_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_nios2_ocimem:the_multicore_cpu_2_cpu_nios2_ocimem|multicore_cpu_2_cpu_ociram_sp_ram_module:multicore_cpu_2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                           ; M10K_X5_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_a_module:multicore_cpu_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                           ; M10K_X14_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_register_bank_b_module:multicore_cpu_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                           ; M10K_X14_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_bht_module:multicore_cpu_3_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; None                           ; M10K_X69_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_data_module:multicore_cpu_3_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                           ; M10K_X58_Y20_N0, M10K_X49_Y20_N0, M10K_X58_Y19_N0, M10K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_tag_module:multicore_cpu_3_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 17           ; 128          ; 17           ; yes                    ; no                      ; yes                    ; no                      ; 2176    ; 128                         ; 17                          ; 128                         ; 17                          ; 2176                ; 1           ; 0          ; None                           ; M10K_X49_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_dc_victim_module:multicore_cpu_3_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                           ; M10K_X49_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_data_module:multicore_cpu_3_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0          ; None                           ; M10K_X69_Y18_N0, M10K_X58_Y18_N0, M10K_X69_Y17_N0, M10K_X58_Y14_N0, M10K_X58_Y15_N0, M10K_X58_Y16_N0, M10K_X58_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_ic_tag_module:multicore_cpu_3_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 22           ; 256          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 5632    ; 256                         ; 22                          ; 256                         ; 22                          ; 5632                ; 1           ; 0          ; None                           ; M10K_X69_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_nios2_ocimem:the_multicore_cpu_3_cpu_nios2_ocimem|multicore_cpu_3_cpu_ociram_sp_ram_module:multicore_cpu_3_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                           ; M10K_X41_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_a_module:multicore_cpu_3_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                           ; M10K_X69_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_register_bank_b_module:multicore_cpu_3_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                           ; M10K_X69_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_bht_module:multicore_cpu_4_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; None                           ; M10K_X76_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_data_module:multicore_cpu_4_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ipl1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                           ; M10K_X69_Y7_N0, M10K_X69_Y6_N0, M10K_X69_Y8_N0, M10K_X69_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_tag_module:multicore_cpu_4_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lsi1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 17           ; 128          ; 17           ; yes                    ; no                      ; yes                    ; no                      ; 2176    ; 128                         ; 17                          ; 128                         ; 17                          ; 2176                ; 1           ; 0          ; None                           ; M10K_X58_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_dc_victim_module:multicore_cpu_4_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                           ; M10K_X58_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_data_module:multicore_cpu_4_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cqj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0          ; None                           ; M10K_X69_Y10_N0, M10K_X69_Y13_N0, M10K_X69_Y11_N0, M10K_X76_Y13_N0, M10K_X76_Y11_N0, M10K_X76_Y12_N0, M10K_X76_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_ic_tag_module:multicore_cpu_4_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 22           ; 256          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 5632    ; 256                         ; 22                          ; 256                         ; 22                          ; 5632                ; 1           ; 0          ; None                           ; M10K_X69_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_nios2_ocimem:the_multicore_cpu_4_cpu_nios2_ocimem|multicore_cpu_4_cpu_ociram_sp_ram_module:multicore_cpu_4_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                           ; M10K_X41_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_a_module:multicore_cpu_4_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                           ; M10K_X76_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_register_bank_b_module:multicore_cpu_4_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                           ; M10K_X76_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_r:the_multicore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                           ; M10K_X5_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; multicore_jtag_uart:jtag_uart|multicore_jtag_uart_scfifo_w:the_multicore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                           ; M10K_X5_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; multicore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                           ; M10K_X26_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; multicore_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o2a2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO ; True Dual Port   ; Single Clock ; 32768        ; 32           ; 32768        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1048576 ; 32768                       ; 32                          ; 32768                       ; 32                          ; 1048576             ; 128         ; 0          ; multicore_onchip_memory2_0.hex ; M10K_X76_Y14_N0, M10K_X69_Y14_N0, M10K_X76_Y16_N0, M10K_X69_Y15_N0, M10K_X49_Y4_N0, M10K_X41_Y3_N0, M10K_X41_Y7_N0, M10K_X49_Y3_N0, M10K_X38_Y16_N0, M10K_X38_Y14_N0, M10K_X38_Y15_N0, M10K_X38_Y17_N0, M10K_X49_Y17_N0, M10K_X38_Y20_N0, M10K_X38_Y21_N0, M10K_X41_Y23_N0, M10K_X49_Y9_N0, M10K_X58_Y6_N0, M10K_X58_Y7_N0, M10K_X49_Y8_N0, M10K_X58_Y5_N0, M10K_X49_Y2_N0, M10K_X76_Y6_N0, M10K_X58_Y2_N0, M10K_X69_Y2_N0, M10K_X69_Y4_N0, M10K_X58_Y4_N0, M10K_X49_Y1_N0, M10K_X58_Y27_N0, M10K_X49_Y23_N0, M10K_X58_Y28_N0, M10K_X58_Y26_N0, M10K_X41_Y2_N0, M10K_X41_Y4_N0, M10K_X38_Y4_N0, M10K_X38_Y1_N0, M10K_X58_Y9_N0, M10K_X69_Y3_N0, M10K_X69_Y5_N0, M10K_X58_Y3_N0, M10K_X49_Y6_N0, M10K_X49_Y5_N0, M10K_X41_Y5_N0, M10K_X49_Y7_N0, M10K_X38_Y7_N0, M10K_X38_Y8_N0, M10K_X38_Y9_N0, M10K_X38_Y6_N0, M10K_X38_Y10_N0, M10K_X38_Y11_N0, M10K_X41_Y9_N0, M10K_X41_Y11_N0, M10K_X49_Y25_N0, M10K_X49_Y27_N0, M10K_X41_Y29_N0, M10K_X41_Y28_N0, M10K_X58_Y30_N0, M10K_X69_Y24_N0, M10K_X58_Y29_N0, M10K_X69_Y27_N0, M10K_X49_Y15_N0, M10K_X49_Y14_N0, M10K_X49_Y16_N0, M10K_X41_Y16_N0, M10K_X38_Y12_N0, M10K_X38_Y13_N0, M10K_X41_Y12_N0, M10K_X41_Y13_N0, M10K_X26_Y15_N0, M10K_X26_Y18_N0, M10K_X26_Y17_N0, M10K_X26_Y16_N0, M10K_X41_Y14_N0, M10K_X41_Y15_N0, M10K_X41_Y18_N0, M10K_X41_Y17_N0, M10K_X41_Y32_N0, M10K_X41_Y30_N0, M10K_X41_Y31_N0, M10K_X41_Y26_N0, M10K_X58_Y23_N0, M10K_X58_Y22_N0, M10K_X58_Y24_N0, M10K_X49_Y24_N0, M10K_X41_Y10_N0, M10K_X49_Y11_N0, M10K_X49_Y12_N0, M10K_X49_Y10_N0, M10K_X49_Y13_N0, M10K_X58_Y11_N0, M10K_X58_Y13_N0, M10K_X58_Y12_N0, M10K_X41_Y20_N0, M10K_X41_Y19_N0, M10K_X38_Y18_N0, M10K_X38_Y19_N0, M10K_X41_Y24_N0, M10K_X38_Y23_N0, M10K_X38_Y26_N0, M10K_X38_Y25_N0, M10K_X26_Y7_N0, M10K_X26_Y5_N0, M10K_X26_Y4_N0, M10K_X26_Y6_N0, M10K_X38_Y32_N0, M10K_X38_Y29_N0, M10K_X38_Y30_N0, M10K_X38_Y28_N0, M10K_X41_Y22_N0, M10K_X49_Y22_N0, M10K_X41_Y21_N0, M10K_X49_Y21_N0, M10K_X38_Y31_N0, M10K_X41_Y27_N0, M10K_X41_Y25_N0, M10K_X38_Y27_N0, M10K_X38_Y2_N0, M10K_X38_Y5_N0, M10K_X38_Y3_N0, M10K_X26_Y2_N0, M10K_X49_Y26_N0, M10K_X49_Y29_N0, M10K_X49_Y30_N0, M10K_X49_Y28_N0, M10K_X69_Y25_N0, M10K_X58_Y25_N0, M10K_X69_Y20_N0, M10K_X69_Y23_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 18x18                 ; 16          ;
; Total number of DSP blocks        ; 16          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 4           ;
; Fixed Point Mixed Sign Multiplier ; 8           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                             ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X20_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X32_Y28_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X86_Y4_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X54_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X20_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X32_Y26_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X86_Y10_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X54_Y26_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X20_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X32_Y30_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X86_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X54_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_mult_cell:the_multicore_cpu_2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X20_Y4_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_mult_cell:the_multicore_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X20_Y30_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_mult_cell:the_multicore_cpu_4_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X86_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_mult_cell:the_multicore_cpu_3_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X54_Y22_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 30,412 / 289,320 ( 11 % ) ;
; C12 interconnects                           ; 314 / 13,420 ( 2 % )      ;
; C2 interconnects                            ; 9,563 / 119,108 ( 8 % )   ;
; C4 interconnects                            ; 5,860 / 56,300 ( 10 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 2,380 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,862 / 84,580 ( 6 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 654 / 12,676 ( 5 % )      ;
; R14/C12 interconnect drivers                ; 787 / 20,720 ( 4 % )      ;
; R3 interconnects                            ; 11,977 / 130,992 ( 9 % )  ;
; R6 interconnects                            ; 21,753 / 266,960 ( 8 % )  ;
; Spine clocks                                ; 18 / 360 ( 5 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                      ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                     ; 41           ; 37           ; 41           ; 0            ; 0            ; 45        ; 41           ; 0            ; 45        ; 45        ; 0            ; 39           ; 0            ; 0            ; 0            ; 0            ; 39           ; 0            ; 0            ; 0            ; 0            ; 39           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked                ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable             ; 4            ; 8            ; 4            ; 45           ; 45           ; 0         ; 4            ; 45           ; 0         ; 0         ; 45           ; 6            ; 45           ; 45           ; 45           ; 45           ; 6            ; 45           ; 45           ; 45           ; 45           ; 6            ; 45           ; 45           ; 45           ; 45           ; 45           ; 45           ;
; Total Fail                     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; sdram_clk_clk                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[0]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[1]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[2]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[3]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[4]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[5]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[6]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[7]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[8]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[9]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[10] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[11] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_addr[12] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_ba[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_ba[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_cas_n    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_cs_n     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dqm[0]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dqm[1]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_ras_n    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_we_n     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_cke      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[2]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[3]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[4]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[5]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[6]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[7]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[8]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[9]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[10]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[11]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[12]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[13]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[14]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_controller_wire_dq[15]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_clk                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_reset_n                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 379.5             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 26.2              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                    ; 1.372             ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                       ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                    ; 1.351             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.154             ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                          ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                    ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                    ; 1.070             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.030             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                             ; 1.025             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                             ; 1.025             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                             ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                       ; 1.021             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                       ; 1.019             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.012             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                       ; 1.006             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.006             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                             ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                       ; 1.004             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[36]                                                                 ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[35]                                                                 ; 1.001             ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                    ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                    ; 0.997             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                       ; 0.984             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.984             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                ; 0.982             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 0.980             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                       ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                ; 0.959             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                ; 0.957             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[35]                                                                 ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[34]                                                                 ; 0.955             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[31]                                                                 ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[30]                                                                 ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; 0.951             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                       ; 0.950             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[29]                                                                 ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[28]                                                                 ; 0.950             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                ; 0.950             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]                ; 0.948             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 0.948             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]           ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[35]                                                                 ; 0.947             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[25]                                                                 ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[24]                                                                 ; 0.946             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.944             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                ; 0.943             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.940             ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                    ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                    ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; 0.937             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[30]                                                                 ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[29]                                                                 ; 0.936             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[26]                                                                 ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[25]                                                                 ; 0.936             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                ; 0.936             ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                    ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                    ; 0.935             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 0.935             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 0.935             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                       ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                ; 0.932             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[35]                                                                 ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[34]                                                                 ; 0.930             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[35]                                                                 ; 0.930             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[7]                                                                  ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[6]                                                                  ; 0.929             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.926             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]  ; 0.926             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.926             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[28]                                                                 ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[27]                                                                 ; 0.925             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.923             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.922             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                                  ; 0.922             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[26]                                                                 ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[25]                                                                 ; 0.918             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[17]                                                                 ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[16]                                                                 ; 0.918             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|ir_out[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.917             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]           ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[0]                                                                  ; 0.915             ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                   ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                    ; 0.915             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.913             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.913             ;
; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[18]                                                                 ; multicore_cpu_4:cpu_4|multicore_cpu_4_cpu:cpu|multicore_cpu_4_cpu_nios2_oci:the_multicore_cpu_4_cpu_nios2_oci|multicore_cpu_4_cpu_debug_slave_wrapper:the_multicore_cpu_4_cpu_debug_slave_wrapper|multicore_cpu_4_cpu_debug_slave_tck:the_multicore_cpu_4_cpu_debug_slave_tck|sr[17]                                                                 ; 0.910             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[2]                                                                  ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[1]                                                                  ; 0.908             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.907             ;
; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                       ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                       ; 0.906             ;
; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[29]                                                                 ; multicore_cpu_2:cpu_2|multicore_cpu_2_cpu:cpu|multicore_cpu_2_cpu_nios2_oci:the_multicore_cpu_2_cpu_nios2_oci|multicore_cpu_2_cpu_debug_slave_wrapper:the_multicore_cpu_2_cpu_debug_slave_wrapper|multicore_cpu_2_cpu_debug_slave_tck:the_multicore_cpu_2_cpu_debug_slave_tck|sr[28]                                                                 ; 0.905             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[35]                                                                 ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[34]                                                                 ; 0.905             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                             ; 0.904             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]  ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[35]                                                                 ; 0.901             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                  ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                    ; 0.897             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                           ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                    ; 0.897             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                           ; multicore_jtag_uart:jtag_uart|alt_jtag_atlantic:multicore_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                    ; 0.897             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]           ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[0]                                                                  ; 0.894             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[19]                                                                 ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[18]                                                                 ; 0.882             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[21]                                                                 ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[20]                                                                 ; 0.882             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[2]                                                                  ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[1]                                                                  ; 0.878             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[3]                                                                  ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[2]                                                                  ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 0.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 0.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 0.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                  ; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|sr[35]                                                                 ; 0.871             ;
; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[17]                                                                 ; multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|multicore_cpu_1_cpu_nios2_oci:the_multicore_cpu_1_cpu_nios2_oci|multicore_cpu_1_cpu_debug_slave_wrapper:the_multicore_cpu_1_cpu_debug_slave_wrapper|multicore_cpu_1_cpu_debug_slave_tck:the_multicore_cpu_1_cpu_debug_slave_tck|sr[16]                                                                 ; 0.871             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.870             ;
; multicore_cpu_3:cpu_3|multicore_cpu_3_cpu:cpu|multicore_cpu_3_cpu_nios2_oci:the_multicore_cpu_3_cpu_nios2_oci|multicore_cpu_3_cpu_debug_slave_wrapper:the_multicore_cpu_3_cpu_debug_slave_wrapper|multicore_cpu_3_cpu_debug_slave_tck:the_multicore_cpu_3_cpu_debug_slave_tck|ir_out[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.869             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 0.869             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "multicore"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "multicore_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL multicore_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): multicore_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 10668 fanout uses global clock CLKCTRL_G4
    Info (11162): multicore_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): multicore_cpu_1:cpu_1|multicore_cpu_1_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 with 6467 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'multicore/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'multicore/synthesis/submodules/multicore_cpu_4_cpu.sdc'
Info (332104): Reading SDC File: 'multicore/synthesis/submodules/multicore_cpu_3_cpu.sdc'
Info (332104): Reading SDC File: 'multicore/synthesis/submodules/multicore_cpu_2_cpu.sdc'
Info (332104): Reading SDC File: 'multicore/synthesis/submodules/multicore_cpu_1_cpu.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register multicore_sdram_controller:sdram_controller|m_addr[0] is being clocked by clk_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type EC
    Extra Info (176218): Packed 512 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 18 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:45
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:26
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:32
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:38
Info (11888): Total time spent on timing analysis during the Fitter is 22.97 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:29
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/Bcc/Desktop/khldun_project/Final_project/output_files/multicore.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 2924 megabytes
    Info: Processing ended: Tue May 16 02:23:09 2017
    Info: Elapsed time: 00:08:36
    Info: Total CPU time (on all processors): 00:13:43


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Bcc/Desktop/khldun_project/Final_project/output_files/multicore.fit.smsg.


