
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Thu Dec  1 19:16:10 2022
Host:		lab1-15.eng.utah.edu (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu max
<CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
<CMD> set init_mmmc_file CONF/project.view
<CMD> save_global CONF/project_final.globals
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/01 19:17:12, mem=789.5M)
#% End Load MMMC data ... (date=12/01 19:17:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.1M, current mem=790.1M)
wc bc

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
Set DBUPerIGU to M2 pitch 1120.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
**WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
**WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Dec  1 19:17:12 2022
viaInitial ends at Thu Dec  1 19:17:12 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from CONF/project.view
Starting library reading in 'Multi-threaded flow' (with '16' threads)
Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
Read 21 cells in library sclib_tsmc180_ss.
Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
Read 6 cells in library padlib_tsmc180_ss.
Reading wc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib.
Read 1 cells in library USERLIB.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '16' threads)
Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
Read 21 cells in library sclib_tsmc180_ff.
Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
Read 6 cells in library padlib_tsmc180_ff.
Reading bc timing library /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib.
Read 1 cells in library USERLIB.
Library reading multithread flow ended.
*** End library_loading (cpu=0.01min, real=0.00min, mem=301.0M, fe_cpu=0.25min, fe_real=1.03min, fe_mem=1070.1M) ***
#% Begin Load netlist data ... (date=12/01 19:17:12, mem=813.1M)
*** Begin netlist parsing (mem=1070.1M) ***
Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 28 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../design_compiler/HDL/GATE/MAU_mapped_pads.v'

*** Memory Usage v#1 (Current mem = 1107.117M, initial mem = 290.191M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1107.1M) ***
#% End Load netlist data ... (date=12/01 19:17:12, total cpu=0:00:00.3, real=0:00:00.0, peak res=852.3M, current mem=852.3M)
Ignoring unreferenced cell pad_bidirhe_buffered.
Warning: The top level cell is ambiguous.
Setting top level cell to be MAU_top_pads.
Hooked 56 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MAU_top_pads ...
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
*** Netlist is NOT unique.
** info: there are 281 modules.
** info: there are 94957 stdCell insts.
** info: there are 33 Pad insts.

*** Memory Usage v#1 (Current mem = 1159.031M, initial mem = 290.191M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 0 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: bc
    RC-Corner Name        : bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../design_compiler/SDC/MAU_mapped.sdc' ...
Current (total cpu=0:00:16.1, real=0:01:03, peak res=1153.0M, current mem=1153.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../design_compiler/SDC/MAU_mapped.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../design_compiler/SDC/MAU_mapped.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9 of File ../design_compiler/SDC/MAU_mapped.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1159.8M, current mem=1159.8M)
Current (total cpu=0:00:16.2, real=0:01:03, peak res=1159.8M, current mem=1159.8M)
Total number of combinational cells: 17
Total number of sequential cells: 4
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPECO-560           1  The netlist is not unique, because the m...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
*** Message Summary: 91 warning(s), 0 error(s)

<CMD> floorPlan -site core7T -r 0.7 20 20 20 20
**ERROR: (IMPSYC-989):	Syntax error after -r.

<CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
<CMD> setPreference MinFPModuleSize 1
<CMD> setDrawView fplan
<CMD> zoomBox 199.04250 227.01250 1230.51650 1463.90100
<CMD> zoomBox -89.81750 -288.90550 1886.16300 2080.58450
<CMD> zoomBox 199.04250 227.01250 1230.51650 1463.90100
<CMD> zoomBox 286.58200 383.36200 1031.82200 1277.01400
<CMD> zoomBox 77.88000 10.61050 1505.52650 1722.56800
<CMD> zoomBox -0.60400 -127.72200 1678.98000 1886.34550
<CMD> zoomBox -503.78200 -994.06200 2713.77400 2864.25900
<CMD> pan -1006.91650 -494.85650
<CMD> zoomBox -1454.18350 -638.35300 521.79850 1731.13900
<CMD> zoomBox -1411.19100 -332.02700 -379.71550 904.86350
<CMD> zoomBox -1388.74900 -172.12250 -850.31200 473.54250
<CMD> zoomBox -1375.11550 -74.97800 -1136.20750 211.50750
<CMD> zoomBox -1366.60100 -39.24200 -1241.88900 110.30600
<CMD> pan -66.52500 1325.05300
<CMD> zoomBox -1528.52350 -86.53100 -1247.45300 250.51350
<CMD> zoomBox -1619.53450 -142.48250 -1161.85800 406.33850
<CMD> zoomBox -1845.70750 -269.44550 -968.94250 781.92400
<CMD> zoomBox -2045.93750 -359.50150 -832.42200 1095.68150
<CMD> pan 764.70500 1819.35300
<CMD> zoomBox -1532.63100 -536.71650 1202.32850 2742.90050
<CMD> pan 295.67100 945.33900
<CMD> zoomBox -1607.53200 -1675.66500 2177.87900 2863.59750
<CMD> pan -166.92400 357.25450
<CMD> pan 263.84800 524.17850
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 0 instances.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
| METAL5 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1639.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1639.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1639.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1639.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1639.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
*** Begin SPECIAL ROUTE on Thu Dec  1 19:21:28 2022 ***
SPECIAL ROUTE ran on directory: /home/u1081888/Matrix-Processing-Unit/tsmc_template/innovus
SPECIAL ROUTE ran on machine: lab1-15.eng.utah.edu (Linux 4.18.0-372.19.1.el8_6.x86_64 x86_64 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2721.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 32 macros, 22 used
Read in 50 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
  29 pad components: 0 unplaced, 29 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 27 logical pins
Read in 27 nets
Read in 2 special nets, 2 routed
Read in 100 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Block ports routed: 0
  Number of Core ports routed: 678
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 339
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2734.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 1017 wires.
ViaGen created 2034 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |      1017      |       NA       |
|  VIA12 |       678      |        0       |
|  VIA23 |       678      |        0       |
|  VIA34 |       678      |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -4864.19000 -3801.20450 3667.17300 6429.14950
<CMD> zoomBox -1549.45050 -1249.32850 2235.96150 3289.93500
<CMD> zoomBox -111.63200 -135.02050 1567.97600 1879.07550
<CMD> zoomBox 526.33550 359.40400 1271.58700 1253.06950
<CMD> zoomBox -314.01300 -291.86700 1661.99850 2077.66050
<CMD> zoomBox -1161.75850 -948.87000 2055.84700 2909.51050
<CMD> zoomBox -1539.76200 -1236.41150 2245.65650 3302.86000
<CMD> saveDesign DBS/mau_fplan_power.enc
#% Begin save design ... (date=12/01 19:21:52, mem=1302.4M)
% Begin Save ccopt configuration ... (date=12/01 19:21:52, mem=1305.3M)
% End Save ccopt configuration ... (date=12/01 19:21:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1307.1M, current mem=1307.1M)
% Begin Save netlist data ... (date=12/01 19:21:52, mem=1307.1M)
Writing Binary DB to DBS/mau_fplan_power.enc.dat/vbin/MAU_top_pads.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/01 19:21:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=1330.9M, current mem=1312.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=12/01 19:21:52, mem=1313.9M)
Saving AAE Data ...
% End Save AAE data ... (date=12/01 19:21:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.9M, current mem=1313.9M)
Saving congestion map file DBS/mau_fplan_power.enc.dat/MAU_top_pads.route.congmap.gz ...
Saving preference file DBS/mau_fplan_power.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/mau_fplan_power.enc.dat/MAU_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 19:21:53 2022)
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file DBS/mau_fplan_power.enc.dat/MAU_top_pads.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1722.5M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1722.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1714.5M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=12/01 19:21:53, mem=1322.9M)
% End Save power constraints data ... (date=12/01 19:21:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1322.9M, current mem=1322.9M)
wc bc
Generated self-contained design mau_fplan_power.enc.dat
#% End save design ... (date=12/01 19:21:54, total cpu=0:00:00.8, real=0:00:02.0, peak res=1355.0M, current mem=1323.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1906.79 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 346 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3921427 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_top_pads
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=1969.61)
Total number of fetched objects 95732
End delay calculation. (MEM=2810.19 CPU=0:00:08.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2810.19 CPU=0:00:10.0 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2727.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=2855.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=2855.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 73238 (76.5%) nets
3		: 11216 (11.7%) nets
4     -	14	: 10656 (11.1%) nets
15    -	39	: 509 (0.5%) nets
40    -	79	: 35 (0.0%) nets
80    -	159	: 37 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 30 (0.0%) nets
640   -	1279	: 3 (0.0%) nets
1280  -	2559	: 6 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=94640 (0 fixed + 94640 movable) #buf cell=0 #inv cell=6216 #block=0 (0 floating + 0 preplaced)
#ioInst=33 #net=95730 #term=289697 #term/net=3.03, #fixedIo=33, #floatIo=0, #fixedPin=27, #floatPin=0
stdCell: 94640 single + 0 double + 0 multi
Total standard cell length = 314.0564 (mm), area = 1.2311 (mm^2)
Estimated cell power/ground rail width = 0.551 um
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 560815 sites (1231101 um^2) / alloc_area 802750 sites (1762197 um^2).
Pin Density = 0.3609.
            = total # of pins 289697 / total area 802750.
Identified 2 spare or floating instances, with no clusters.
Enabling multi-CPU acceleration with 16 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.495e+04 (2.53e+04 2.96e+04)
              Est.  stn bbox = 6.818e+04 (3.09e+04 3.73e+04)
              cpu = 0:00:02.0 real = 0:00:01.0 mem = 2855.8M
Iteration  2: Total net bbox = 5.495e+04 (2.53e+04 2.96e+04)
              Est.  stn bbox = 6.818e+04 (3.09e+04 3.73e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2857.2M
Iteration  3: Total net bbox = 5.742e+04 (2.19e+04 3.55e+04)
              Est.  stn bbox = 8.114e+04 (3.23e+04 4.88e+04)
              cpu = 0:00:14.4 real = 0:00:02.0 mem = 3495.3M
Active setup views:
    wc
Iteration  4: Total net bbox = 3.639e+06 (2.01e+06 1.63e+06)
              Est.  stn bbox = 4.414e+06 (2.43e+06 1.99e+06)
              cpu = 0:00:41.2 real = 0:00:04.0 mem = 3497.2M
Iteration  5: Total net bbox = 3.458e+06 (1.99e+06 1.47e+06)
              Est.  stn bbox = 4.295e+06 (2.43e+06 1.86e+06)
              cpu = 0:00:35.3 real = 0:00:04.0 mem = 3496.6M
Iteration  6: Total net bbox = 3.347e+06 (1.90e+06 1.45e+06)
              Est.  stn bbox = 4.183e+06 (2.33e+06 1.85e+06)
              cpu = 0:00:33.2 real = 0:00:03.0 mem = 3772.2M
Iteration  7: Total net bbox = 3.372e+06 (1.92e+06 1.45e+06)
              Est.  stn bbox = 4.208e+06 (2.36e+06 1.85e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3292.2M
Iteration  8: Total net bbox = 3.358e+06 (1.91e+06 1.45e+06)
              Est.  stn bbox = 4.194e+06 (2.35e+06 1.84e+06)
              cpu = 0:00:19.1 real = 0:00:08.0 mem = 3260.2M
Iteration  9: Total net bbox = 3.294e+06 (1.85e+06 1.44e+06)
              Est.  stn bbox = 4.145e+06 (2.30e+06 1.85e+06)
              cpu = 0:00:36.4 real = 0:00:05.0 mem = 3320.2M
Iteration 10: Total net bbox = 3.313e+06 (1.86e+06 1.45e+06)
              Est.  stn bbox = 4.164e+06 (2.31e+06 1.85e+06)
              cpu = 0:00:19.1 real = 0:00:09.0 mem = 3288.2M
Iteration 11: Total net bbox = 3.260e+06 (1.83e+06 1.43e+06)
              Est.  stn bbox = 4.118e+06 (2.28e+06 1.84e+06)
              cpu = 0:00:37.2 real = 0:00:04.0 mem = 3320.2M
Iteration 12: Total net bbox = 3.274e+06 (1.84e+06 1.43e+06)
              Est.  stn bbox = 4.133e+06 (2.29e+06 1.84e+06)
              cpu = 0:00:19.1 real = 0:00:09.0 mem = 3288.2M
Iteration 13: Total net bbox = 3.258e+06 (1.83e+06 1.43e+06)
              Est.  stn bbox = 4.120e+06 (2.28e+06 1.84e+06)
              cpu = 0:00:48.0 real = 0:00:06.0 mem = 3307.2M
Iteration 14: Total net bbox = 3.258e+06 (1.83e+06 1.43e+06)
              Est.  stn bbox = 4.120e+06 (2.28e+06 1.84e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3307.2M
Iteration 15: Total net bbox = 3.370e+06 (1.88e+06 1.49e+06)
              Est.  stn bbox = 4.221e+06 (2.32e+06 1.90e+06)
              cpu = 0:01:18 real = 0:00:09.0 mem = 3307.2M
Iteration 16: Total net bbox = 3.370e+06 (1.88e+06 1.49e+06)
              Est.  stn bbox = 4.221e+06 (2.32e+06 1.90e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3307.2M
*** cost = 3.370e+06 (1.88e+06 1.49e+06) (cpu for global=0:06:27) real=0:01:06***
Placement multithread real runtime: 0:01:06 with 16 threads.
Info: 1 clock gating cells identified, 0 (on average) moved 0/8
Solver runtime cpu: 0:05:10 real: 0:00:33.3
Core Placement runtime cpu: 0:05:23 real: 0:00:38.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:07:37 mem=3307.2M) ***
Total net bbox length = 3.370e+06 (1.877e+06 1.493e+06) (ext = 8.217e+03)
Move report: Detail placement moves 94640 insts, mean move: 3.24 um, max move: 49.98 um 
	Max move on inst (MAU_dut/BRAM_IN_MUX/U462): (789.68, 1373.19) --> (765.52, 1347.36)
	Runtime: CPU: 0:00:16.8 REAL: 0:00:04.0 MEM: 3363.2MB
Summary Report:
Instances move: 94640 (out of 94640 movable)
Instances flipped: 0
Mean displacement: 3.24 um
Max displacement: 49.98 um (Instance: MAU_dut/BRAM_IN_MUX/U462) (789.677, 1373.19) -> (765.52, 1347.36)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Total net bbox length = 3.264e+06 (1.782e+06 1.482e+06) (ext = 8.226e+03)
Runtime: CPU: 0:00:16.9 REAL: 0:00:04.0 MEM: 3363.2MB
*** Finished refinePlace (0:07:54 mem=3363.2M) ***
*** End of Placement (cpu=0:06:52, real=0:01:14, mem=3162.2M) ***
default core: bins with density > 0.750 = 14.53 % ( 168 / 1156 )
Density distribution unevenness ratio = 3.177%
*** Free Virtual Timing Model ...(mem=3158.2M)
Starting IO pin assignment...
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3921427 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_top_pads
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3159.34)
Total number of fetched objects 95732
End delay calculation. (MEM=3796.51 CPU=0:00:08.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3796.51 CPU=0:00:09.7 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23024
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=95730  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95704 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95704 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.122088e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       453( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  METAL3  (3)       256( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  METAL4  (4)        56( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  METAL5  (5)       511( 0.29%)        17( 0.01%)         1( 0.00%)   ( 0.30%) 
[NR-eGR]  METAL6  (6)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1282( 0.15%)        17( 0.00%)         1( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.13% H + 0.00% V
Early Global Route congestion estimation runtime: 1.07 seconds, mem = 3195.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 3189.58 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 3189.58 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.40 sec, Real: 0.04 sec, Curr Mem: 3189.58 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3189.58 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.10 sec, Real: 0.01 sec, Curr Mem: 3189.58 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.51 sec, Real: 0.07 sec, Curr Mem: 3189.58 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289552
[NR-eGR] METAL2  (2V) length: 7.797402e+05um, number of vias: 365488
[NR-eGR] METAL3  (3H) length: 1.251111e+06um, number of vias: 74491
[NR-eGR] METAL4  (4V) length: 9.472208e+05um, number of vias: 35053
[NR-eGR] METAL5  (5H) length: 1.013655e+06um, number of vias: 5727
[NR-eGR] METAL6  (6V) length: 3.127213e+05um, number of vias: 0
[NR-eGR] Total length: 4.304448e+06um, number of vias: 770311
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.868064e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.29 seconds, mem = 3147.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:05.3, real=0:00:02.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 7:28, real = 0: 1:29, mem = 3076.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> zoomBox -1645.23850 -1706.05100 3594.09550 4576.67800
<CMD> zoomBox -1712.31400 -2005.91750 4451.60850 5385.52850
<CMD> zoomBox -1539.76250 -1234.51150 2245.65650 3304.76050
<CMD> zoomBox -698.11900 -256.45400 1277.89400 2113.07500
<CMD> zoomBox -1322.73600 -942.90000 1412.23050 2336.72550
<CMD> setDrawView place
<CMD> pan 809.20800 480.98700
<CMD> zoomBox -132.31100 320.72450 1295.35900 2032.71000
<CMD> zoomBox 66.68700 927.42550 811.94000 1821.09300
<CMD> zoomBox 191.12000 1301.90400 521.79250 1698.42900
<CMD> zoomBox 246.33100 1468.06150 393.05300 1644.00250
<CMD> pan -85.15300 1236.75750
<CMD> zoomBox 210.14550 1549.09200 275.24700 1627.15850
<CMD> zoomBox 230.75150 1576.58800 259.63750 1611.22650
<CMD> zoomBox 240.75700 1590.38250 251.65200 1603.44700
<CMD> zoomBox 243.66350 1595.52500 248.49800 1601.32250
<CMD> zoomBox 243.19800 1594.12200 249.89000 1602.14650
<CMD> zoomBox 242.16350 1590.95150 253.06100 1604.01900
<CMD> zoomBox 236.51150 1573.53800 270.50650 1614.30300
<CMD> zoomBox 222.77400 1531.21100 312.91250 1639.30000
<CMD> zoomBox 202.57950 1468.98300 375.25750 1676.04950
<CMD> zoomBox 132.80650 1253.98750 590.65850 1803.01900
<CMD> zoomBox -52.19300 683.93250 1161.78850 2139.67400
<CMD> zoomBox -542.71150 -827.54950 2676.12200 3032.30350
<CMD> zoomBox -681.68900 -1255.79350 3105.17400 3285.21000
<CMD> zoomBox -234.73950 -752.04100 2501.26900 2528.83400
<CMD> zoomBox -60.18800 -555.30550 2265.41950 2233.43850
<CMD> pan -522.68300 -905.32450
<CMD> checkPlace RPT/mau.checkPlace.rpt
Begin checking placement ... (start mem=3084.1M, init mem=3084.1M)
IO instance overlap:4
*info: Placed = 94640         
*info: Unplaced = 0           
Placement Density:69.86%(1231101/1762197)
Placement Density (including fixed std cells):69.86%(1231101/1762197)
Finished checkPlace (total: cpu=0:00:01.4, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=3084.1M)
<CMD> zoomBox -309.69600 -563.40900 1118.51800 1149.22900
<CMD> zoomBox -582.87150 -965.51300 1742.73650 1823.23200
<CMD> zoomBox -309.69650 -563.40900 1118.51800 1149.22950
<CMD> zoomBox -244.48250 -467.41600 969.50000 988.32700
<CMD> zoomBox -140.49550 -313.59150 736.60700 738.18300
<CMD> zoomBox -99.88450 -253.51700 645.65300 640.49150
<CMD> zoomBox -388.41100 -680.32350 1291.84400 1334.54850
<CMD> zoomBox -1038.67600 -1642.23600 2748.19700 2898.77950
<CMD> zoomBox -840.71400 -1378.01700 2378.12850 2481.84650
<CMD> zoomBox -672.44650 -1153.43100 2063.57000 2127.45350
<CMD> selectMarker 58.3000 58.3000 174.9000 174.9000 -1 12 97
<CMD> zoomBox -810.49500 -1380.76500 2408.34800 2479.09950
<CMD> zoomBox -674.50750 -1155.49200 2061.50950 2125.39300
<CMD> zoomBox -810.49600 -1380.76600 2408.34800 2479.09950
<CMD> zoomBox -460.66650 -801.25050 1516.10600 1569.18950
<CMD> zoomBox -194.54000 -360.39450 837.34800 876.99050
<CMD> zoomBox -113.89050 -226.79200 631.64900 667.21900
<CMD> zoomBox -37.34650 -113.74950 351.83000 352.93000
<CMD> zoomBox -0.92000 -57.53250 202.23300 186.07750
<CMD> pan -63.86450 -84.35450
<CMD> zoomBox -138.56600 -219.16900 319.29050 329.86800
<CMD> zoomBox -342.70500 -476.38400 689.18950 761.00850
<CMD> zoomBox -407.46300 -557.97900 806.53050 897.77700
<CMD> pan 359.19000 53.25550
<CMD> zoomBox 106.32200 -209.60800 851.86600 684.40850
<CMD> zoomBox 201.26250 -120.80550 659.12000 428.23250
<CMD> zoomBox 273.17550 -51.07250 512.18050 235.52950
<CMD> zoomBox 294.96850 -29.94000 467.65000 177.13050
<CMD> zoomBox 201.26050 -120.80800 659.12100 428.23400
<CMD> zoomBox 12.63400 -304.53400 1044.53700 932.86900
<CMD> zoomBox -201.34000 -512.05250 1478.94150 1502.85150
<CMD> zoomBox -549.76100 -849.96100 2186.29700 2430.97350
<CMD> zoomBox -709.10300 -1004.49550 2509.78900 2855.42750
<CMD> zoomBox -411.77900 -717.33700 1913.87050 2071.45750
<CMD> deselectAll
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> timeDesign -preCTS -pathReports -drvReports -slackreports -numPaths 1 -prefix mau_preCTS -outDir RPT
AAE DB initialization (MEM=2979.18 CPU=0:00:00.1 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:08:49.9/0:14:21.8 (0.6), mem = 2979.2M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2956.2M)
Extraction called for design 'MAU_top_pads' of instances=94673 and nets=96394 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2956.180M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3099.98)
Total number of fetched objects 95732
End delay calculation. (MEM=4008.58 CPU=0:00:10.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4008.58 CPU=0:00:13.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:01.0 totSessionCpu=0:09:09 mem=3290.6M)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -53.872 | -53.872 | -25.895 |
|           TNS (ns):|-1.04e+05|-1.04e+05|-44810.5 |
|    Violating Paths:|  2049   |  2049   |  2048   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    226 (226)     |   -2.737   |    227 (227)     |
|   max_tran     |  22775 (87215)   |  -43.923   |  22788 (87443)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.862%
Routing Overflow: 0.13% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir RPT
Total CPU time: 22.39 sec
Total Real time: 6.0 sec
Total Memory Usage: 3327.535156 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:22.2/0:00:05.6 (3.9), totSession cpu/real = 0:09:12.2/0:14:27.5 (0.6), mem = 3327.5M
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2016.8M, totSessionCpu=0:09:15 **
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:09:14.9/0:15:06.6 (0.6), mem = 3327.5M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:09:15.4/0:15:06.8 (0.6), mem = 3329.0M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:15.4/0:15:06.8 (0.6), mem = 3329.0M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2017.9M, totSessionCpu=0:09:15 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
*** InitOpt #1 [begin] : totSession cpu/real = 0:09:15.4/0:15:06.8 (0.6), mem = 3329.0M
GigaOpt running with 16 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2022.9M, totSessionCpu=0:09:16 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3331.03 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23024
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=95730  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95704 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95704 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 4.181782e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       449( 0.26%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  METAL3  (3)       343( 0.19%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]  METAL4  (4)        53( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  METAL5  (5)       541( 0.31%)        68( 0.04%)        21( 0.01%)         5( 0.00%)   ( 0.36%) 
[NR-eGR]  METAL6  (6)         8( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1394( 0.16%)        72( 0.01%)        21( 0.00%)         5( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.18% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3485.55 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 3485.55 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.41 sec, Real: 0.03 sec, Curr Mem: 3485.55 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3485.55 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.09 sec, Real: 0.01 sec, Curr Mem: 3485.55 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.52 sec, Real: 0.06 sec, Curr Mem: 3485.55 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289552
[NR-eGR] METAL2  (2V) length: 7.804754e+05um, number of vias: 364958
[NR-eGR] METAL3  (3H) length: 1.271301e+06um, number of vias: 75216
[NR-eGR] METAL4  (4V) length: 9.599258e+05um, number of vias: 36074
[NR-eGR] METAL5  (5H) length: 1.026395e+06um, number of vias: 5955
[NR-eGR] METAL6  (6V) length: 3.277150e+05um, number of vias: 0
[NR-eGR] Total length: 4.365812e+06um, number of vias: 771755
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.079800e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.55 sec, Real: 1.55 sec, Curr Mem: 3318.03 MB )
Extraction called for design 'MAU_top_pads' of instances=94673 and nets=96394 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3249.031M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3343.36)
Total number of fetched objects 95732
End delay calculation. (MEM=4053.47 CPU=0:00:10.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4053.47 CPU=0:00:13.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:17.4 real=0:00:02.0 totSessionCpu=0:09:40 mem=3342.5M)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -55.357 |
|           TNS (ns):|-1.06e+05|
|    Violating Paths:|  2050   |
|          All Paths:|  2101   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    228 (228)     |   -2.838   |    229 (229)     |
|   max_tran     |  23478 (88757)   |  -44.981   |  23478 (88860)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.862%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:05, mem = 2063.7M, totSessionCpu=0:09:42 **
*** InitOpt #1 [finish] : cpu/real = 0:00:26.1/0:00:05.1 (5.2), totSession cpu/real = 0:09:41.6/0:15:11.9 (0.6), mem = 3374.4M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3375.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3375.9M) ***
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:09:43.8/0:15:12.9 (0.6), mem = 3375.9M
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 1 candidate Buffer cell
*info: There are 6 candidate Inverter cell


Netlist preparation processing... 
Removed 2 instances
**WARN: (IMPOPT-7098):	WARNING: bf_pad is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[7] is an undriven net with 1148 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
**WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[6] is an undriven net with 2040 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
**WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[5] is an undriven net with 1580 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
**WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[4] is an undriven net with 1232 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
**WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[3] is an undriven net with 2028 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
**WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[2] is an undriven net with 1568 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
**WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[1] is an undriven net with 1564 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
**WARN: (IMPOPT-7099):	WARNING: MAU_dut/data_in[0] is an undriven net with 1104 fanouts, which will impact runtime because buffers could not be inserted into undriven nets.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:03.4/0:00:02.3 (1.5), totSession cpu/real = 0:09:47.2/0:15:15.2 (0.6), mem = 3427.6M
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:09:47.9/0:15:15.6 (0.6), mem = 3427.6M
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
+---------+---------+--------+-----------+------------+--------+
| Density | Commits |  WNS   |    TNS    |    Real    |  Mem   |
+---------+---------+--------+-----------+------------+--------+
|   69.86%|        -| -55.357|-106326.790|   0:00:00.0| 3833.9M|
|   70.56%|      839| -20.633| -31261.740|   0:00:01.0| 4626.8M|
+---------+---------+--------+-----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:08.9 real=0:00:01.0 mem=4626.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] : cpu/real = 0:00:13.7/0:00:03.5 (3.9), totSession cpu/real = 0:10:01.6/0:15:19.1 (0.7), mem = 3545.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:10:01.6/0:15:19.1 (0.7), mem = 3545.4M
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  9748| 47329|   -17.40|   234|   234|    -1.50|     0|     0|     0|     0|   -20.63|-31261.74|       0|       0|       0| 70.56%|          |         |
|     3|     6|    -1.00|     1|     1|    -0.00|     0|     0|     0|     0|    -6.29| -6670.44|    2099|    3003|      81| 73.34%| 0:00:04.0|  4693.7M|
|     3|     6|    -1.00|     1|     1|    -0.00|     0|     0|     0|     0|    -6.29| -6670.44|       0|       0|       0| 73.34%| 0:00:00.0|  4693.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.
*info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:36.0 real=0:00:05.0 mem=4693.7M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:40.4/0:00:06.8 (6.0), totSession cpu/real = 0:10:42.0/0:15:25.9 (0.7), mem = 3593.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:27, real = 0:00:19, mem = 2237.6M, totSessionCpu=0:10:42 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:10:42.5/0:15:26.4 (0.7), mem = 3591.9M
*info: 27 io nets excluded
*info: 2 clock nets excluded
*info: 1 multi-driver net excluded.
*info: 662 no-driver nets excluded.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Type 'man IMPOPT-3213' for more detail.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
** GigaOpt Global Opt WNS Slack -6.291  TNS Slack -6670.435 
+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -6.291|-6670.435|   73.34%|   0:00:00.0| 3999.7M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
|  -3.153|-2189.393|   74.30%|   0:00:07.0| 4950.3M|        wc|  default| MAU_dut/B0/ram_reg[31]/D              |
|  -2.735|-1789.142|   74.60%|   0:00:02.0| 4957.4M|        wc|  default| MAU_dut/B0/ram_reg[31]/D              |
|  -2.735|-1789.142|   74.60%|   0:00:00.0| 4957.4M|        wc|  default| MAU_dut/B0/ram_reg[31]/D              |
|  -2.721|-1539.525|   74.84%|   0:00:01.0| 4957.4M|        wc|  default| MAU_dut/B0/ram_reg[31]/D              |
|  -2.301|-1211.029|   75.18%|   0:00:04.0| 5071.8M|        wc|  default| MAU_dut/B2/ram_reg[23]/D              |
|  -2.090|-1004.531|   75.35%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B2/ram_reg[23]/D              |
|  -2.090|-1004.531|   75.35%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B2/ram_reg[23]/D              |
|  -2.045| -918.551|   75.41%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[95]/D              |
|  -1.764| -792.391|   75.44%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B3/ram_reg[87]/D              |
|  -1.764| -754.713|   75.47%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B3/ram_reg[87]/D              |
|  -1.764| -754.713|   75.47%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B3/ram_reg[87]/D              |
|  -1.765| -722.363|   75.50%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B3/ram_reg[87]/D              |
|  -1.671| -703.129|   75.51%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.671| -695.984|   75.55%|   0:00:01.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.671| -695.984|   75.55%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.671| -640.222|   75.58%|   0:00:00.0| 5071.8M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.636| -651.738|   75.60%|   0:00:01.0| 5090.9M|        wc|  default| MAU_dut/B2/ram_reg[23]/D              |
|  -1.610| -608.965|   75.63%|   0:00:00.0| 5090.9M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.610| -608.965|   75.63%|   0:00:00.0| 5090.9M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.569| -587.850|   75.66%|   0:00:01.0| 5090.9M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.569| -590.640|   75.70%|   0:00:01.0| 5148.1M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.569| -574.294|   75.73%|   0:00:00.0| 5148.1M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.569| -574.294|   75.73%|   0:00:00.0| 5148.1M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.569| -565.476|   75.75%|   0:00:00.0| 5148.1M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.569| -559.608|   75.77%|   0:00:01.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.571| -564.487|   75.78%|   0:00:01.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.571| -564.487|   75.78%|   0:00:00.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.571| -547.457|   75.79%|   0:00:00.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
|  -1.571| -548.769|   75.79%|   0:00:01.0| 5224.5M|        wc|  default| MAU_dut/B0/ram_reg[423]/D             |
+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:56 real=0:00:25.0 mem=5224.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:56 real=0:00:25.0 mem=5224.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -1.571  TNS Slack -548.769 
*** GlobalOpt #1 [finish] : cpu/real = 0:02:59.8/0:00:27.4 (6.6), totSession cpu/real = 0:13:42.4/0:15:53.9 (0.9), mem = 3838.1M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -1.571
*** Check timing (0:00:00.1)
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:13:43.3/0:15:54.5 (0.9), mem = 4245.9M
Reclaim Optimization WNS Slack -1.571  TNS Slack -548.769 Density 75.79
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.79%|        -|  -1.571|-548.769|   0:00:00.0| 4247.9M|
|   75.79%|        0|  -1.571|-548.769|   0:00:00.0| 4553.2M|
|   75.79%|        0|  -1.571|-548.769|   0:00:00.0| 4553.2M|
|   75.23%|     1044|  -1.564|-546.964|   0:00:02.0| 4930.8M|
|   74.66%|     2494|  -1.570|-551.527|   0:00:04.0| 4930.8M|
|   74.65%|       35|  -1.570|-551.599|   0:00:00.0| 4930.8M|
|   74.65%|        0|  -1.570|-551.599|   0:00:01.0| 4930.8M|
|   74.65%|        0|  -1.570|-551.599|   0:00:00.0| 4930.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.570  TNS Slack -551.599 Density 74.65
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:51.1) (real = 0:00:08.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:51.1/0:00:08.0 (6.4), totSession cpu/real = 0:14:34.3/0:16:02.5 (0.9), mem = 4930.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:08, mem=3843.98M, totSessionCpu=0:14:35).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:14:35.2/0:16:03.2 (0.9), mem = 3844.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23024
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=104239  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 104009 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104009 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.06% V. EstWL: 4.331639e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      1169( 0.68%)       150( 0.09%)        25( 0.01%)         6( 0.00%)   ( 0.78%) 
[NR-eGR]  METAL3  (3)       607( 0.33%)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]  METAL4  (4)       146( 0.08%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  METAL5  (5)       813( 0.47%)       133( 0.08%)        45( 0.03%)         1( 0.00%)   ( 0.57%) 
[NR-eGR]  METAL6  (6)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             2745( 0.31%)       297( 0.03%)        70( 0.01%)         7( 0.00%)   ( 0.35%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.26% H + 0.05% V
[NR-eGR] Overflow after Early Global Route 0.35% H + 0.06% V
Early Global Route congestion estimation runtime: 1.09 seconds, mem = 3978.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.9, real=0:00:03.0)***
Iteration  8: Total net bbox = 3.565e+06 (1.94e+06 1.63e+06)
              Est.  stn bbox = 4.256e+06 (2.31e+06 1.95e+06)
              cpu = 0:01:39 real = 0:00:11.0 mem = 5545.2M
Iteration  9: Total net bbox = 3.550e+06 (1.93e+06 1.62e+06)
              Est.  stn bbox = 4.235e+06 (2.29e+06 1.94e+06)
              cpu = 0:03:03 real = 0:00:18.0 mem = 5546.6M
Iteration 10: Total net bbox = 3.584e+06 (1.93e+06 1.65e+06)
              Est.  stn bbox = 4.273e+06 (2.30e+06 1.97e+06)
              cpu = 0:04:19 real = 0:00:23.0 mem = 5554.8M
Iteration 11: Total net bbox = 3.707e+06 (1.99e+06 1.72e+06)
              Est.  stn bbox = 4.395e+06 (2.35e+06 2.04e+06)
              cpu = 0:02:54 real = 0:00:15.0 mem = 5661.1M
Iteration 12: Total net bbox = 3.738e+06 (2.01e+06 1.73e+06)
              Est.  stn bbox = 4.427e+06 (2.37e+06 2.05e+06)
              cpu = 0:00:36.0 real = 0:00:04.0 mem = 5572.3M
Move report: Timing Driven Placement moves 103147 insts, mean move: 30.33 um, max move: 1058.37 um 
	Max move on inst (MAU_dut/B1/FE_OFC212_FE_DBTN20_n18165): (431.76, 743.68) --> (1050.14, 1183.67)

Finished Incremental Placement (cpu=0:12:48, real=0:01:15, mem=5060.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:27:28 mem=5284.3M) ***
Total net bbox length = 3.771e+06 (2.040e+06 1.731e+06) (ext = 7.521e+03)
Move report: Detail placement moves 103146 insts, mean move: 1.93 um, max move: 48.46 um 
	Max move on inst (MAU_dut/B0/FE_OFC9055_n2244): (778.01, 928.61) --> (730.24, 927.92)
	Runtime: CPU: 0:00:14.1 REAL: 0:00:04.0 MEM: 5314.3MB
Summary Report:
Instances move: 103146 (out of 103147 movable)
Instances flipped: 1
Mean displacement: 1.93 um
Max displacement: 48.46 um (Instance: MAU_dut/B0/FE_OFC9055_n2244) (778.011, 928.605) -> (730.24, 927.92)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 3.690e+06 (1.948e+06 1.742e+06) (ext = 7.508e+03)
Runtime: CPU: 0:00:14.2 REAL: 0:00:04.0 MEM: 5314.3MB
*** Finished refinePlace (0:27:43 mem=5314.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23024
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=104239  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 104213 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104213 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.164659e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       525( 0.30%)        10( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]  METAL3  (3)       109( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  METAL4  (4)        47( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  METAL5  (5)       395( 0.23%)        57( 0.03%)         8( 0.00%)         2( 0.00%)   ( 0.27%) 
[NR-eGR]  METAL6  (6)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1086( 0.12%)        67( 0.01%)         9( 0.00%)         2( 0.00%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.00% V
Early Global Route congestion estimation runtime: 1.11 seconds, mem = 5006.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 5006.14 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 5006.14 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.49 sec, Real: 0.08 sec, Curr Mem: 5006.14 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5006.14 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.13 sec, Real: 0.01 sec, Curr Mem: 5006.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.64 sec, Real: 0.12 sec, Curr Mem: 5006.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 306565
[NR-eGR] METAL2  (2V) length: 8.074564e+05um, number of vias: 384363
[NR-eGR] METAL3  (3H) length: 1.229837e+06um, number of vias: 77694
[NR-eGR] METAL4  (4V) length: 9.829982e+05um, number of vias: 34839
[NR-eGR] METAL5  (5H) length: 9.993071e+05um, number of vias: 5847
[NR-eGR] METAL6  (6V) length: 3.311569e+05um, number of vias: 0
[NR-eGR] Total length: 4.350756e+06um, number of vias: 809308
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.896736e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 4890.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:13:13, real=0:01:21)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3910.1M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'MAU_top_pads' of instances=103180 and nets=104964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3916.691M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:18:38, real = 0:02:23, mem = 2161.3M, totSessionCpu=0:27:53 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3975.79)
Total number of fetched objects 104239
End delay calculation. (MEM=4656.72 CPU=0:00:11.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4656.72 CPU=0:00:13.8 REAL=0:00:02.0)
*** IncrReplace #1 [finish] : cpu/real = 0:13:36.6/0:01:28.3 (9.3), totSession cpu/real = 0:28:11.8/0:17:31.4 (1.6), mem = 3971.7M
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:28:13.7/0:17:32.1 (1.6), mem = 4003.7M
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    28|   179|    -0.87|    16|    16|    -0.15|     0|     0|     0|     0|    -1.70| -1483.73|       0|       0|       0| 74.65%|          |         |
|     1|     4|    -0.03|     7|     7|    -0.11|     0|     0|     0|     0|    -2.10| -1566.33|      28|      23|       3| 74.68%| 0:00:00.0|  5189.8M|
|     0|     0|     0.00|     3|     3|    -0.07|     0|     0|     0|     0|    -2.11| -1646.86|       7|       2|       1| 74.69%| 0:00:00.0|  5189.8M|
|     0|     0|     0.00|     1|     1|    -0.02|     0|     0|     0|     0|    -2.10| -1671.89|       3|       0|       0| 74.69%| 0:00:01.0|  5189.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| METAL5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:05.0 real=0:00:02.0 mem=5189.8M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:10.1/0:00:03.2 (3.2), totSession cpu/real = 0:28:23.9/0:17:35.3 (1.6), mem = 4040.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:19:08, real = 0:02:29, mem = 2358.3M, totSessionCpu=0:28:24 **
*** Timing NOT met, worst failing slack is -2.102
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in TNS mode
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:28:28.6/0:17:36.3 (1.6), mem = 4008.5M
*info: 27 io nets excluded
*info: 2 clock nets excluded
*info: 1 multi-driver net excluded.
*info: 723 no-driver nets excluded.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Type 'man IMPOPT-3213' for more detail.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
** GigaOpt Optimizer WNS Slack -2.102 TNS Slack -1671.889 Density 74.69
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.102| -869.223|
|reg2reg   |-1.695|-1289.193|
|HEPG      |-1.695|-1289.193|
|All Paths |-2.102|-1671.889|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -1.695|   -2.102|-1289.193|-1671.889|   74.69%|   0:00:01.0| 4446.8M|        wc|  reg2reg| MAU_dut/B0/ram_reg[354]/D             |
|  -1.316|   -2.102| -880.477|-1389.070|   74.69%|   0:00:00.0| 5132.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[64]/D              |
|  -1.251|   -2.102| -840.337|-1362.254|   74.69%|   0:00:00.0| 5189.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[64]/D              |
|  -1.251|   -2.102| -654.288|-1236.291|   74.69%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[64]/D              |
|  -1.148|   -2.102| -636.304|-1224.842|   74.69%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[64]/D              |
|  -1.128|   -2.102| -616.617|-1212.761|   74.69%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[256]/D             |
|  -1.053|   -2.102| -578.015|-1187.065|   74.69%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
|  -1.031|   -2.102| -548.767|-1168.707|   74.70%|   0:00:01.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
|  -1.002|   -2.102| -567.975|-1181.957|   74.70%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
|  -0.943|   -2.102| -550.252|-1170.399|   74.70%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
|  -0.920|   -2.102| -501.871|-1140.110|   74.71%|   0:00:00.0| 5323.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
|  -0.865|   -2.102| -457.630|-1110.076|   74.72%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[321]/D             |
|  -0.839|   -2.102| -411.989|-1082.434|   74.73%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[192]/D             |
|  -0.839|   -2.102| -377.084|-1057.439|   74.73%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[192]/D             |
|  -0.774|   -2.102| -366.943|-1050.414|   74.74%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[258]/D             |
|  -0.751|   -2.102| -324.386|-1025.821|   74.74%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
|  -0.751|   -2.102| -316.036|-1019.068|   74.74%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
|  -0.712|   -2.102| -323.177|-1023.998|   74.74%|   0:00:01.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
|  -0.666|   -2.102| -296.268|-1007.057|   74.75%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
|  -0.666|   -2.102| -276.962| -995.016|   74.75%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
|  -0.624|   -2.102| -272.892| -992.341|   74.76%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
|  -0.613|   -2.102| -240.912| -973.647|   74.77%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[65]/D              |
|  -0.538|   -2.102| -229.814| -967.836|   74.77%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[320]/D             |
|  -0.538|   -2.102| -185.377| -943.341|   74.79%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[320]/D             |
|  -0.504|   -2.102| -181.921| -941.352|   74.80%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[157]/D             |
|  -0.459|   -2.102| -160.330| -929.967|   74.81%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
|  -0.439|   -2.100| -111.235| -895.588|   74.84%|   0:00:01.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
|  -0.393|   -1.941|  -98.395| -888.112|   74.85%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
|  -0.379|   -1.941|  -85.474| -880.380|   74.87%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
|  -0.323|   -1.941|  -77.564| -875.643|   74.88%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[58]/D              |
|  -0.272|   -1.941|  -62.039| -865.664|   74.91%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[326]/D             |
|  -0.249|   -1.940|  -42.085| -848.577|   74.94%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B3/ram_reg[264]/D             |
|  -0.218|   -1.940|  -34.295| -844.129|   74.96%|   0:00:01.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
|  -0.195|   -1.940|  -24.371| -837.198|   75.00%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
|  -0.175|   -1.940|  -18.572| -829.198|   75.02%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
|  -0.160|   -1.905|  -13.516| -820.036|   75.04%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
|  -0.156|   -1.905|   -9.362| -814.054|   75.06%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
|  -0.144|   -1.903|   -8.756| -814.463|   75.07%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
|  -0.113|   -1.903|   -6.685| -810.609|   75.08%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
|  -0.107|   -1.903|   -3.580| -806.996|   75.10%|   0:00:01.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
|  -0.104|   -1.903|   -2.406| -804.011|   75.12%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
|  -0.093|   -1.903|   -1.846| -803.431|   75.13%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[223]/D             |
|  -0.085|   -1.903|   -1.291| -802.533|   75.13%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[263]/D             |
|  -0.082|   -1.903|   -0.838| -801.933|   75.15%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
|  -0.059|   -1.903|   -0.640| -801.639|   75.16%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[287]/D             |
|  -0.044|   -1.903|   -0.112| -795.979|   75.19%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
|  -0.044|   -1.903|   -0.107| -795.979|   75.19%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
|  -0.044|   -1.903|   -0.107| -795.979|   75.19%|   0:00:00.0| 5304.0M|        wc|  reg2reg| MAU_dut/B1/ram_reg[327]/D             |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.1 real=0:00:06.0 mem=5304.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:42.2 real=0:00:06.0 mem=5304.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.903|-795.979|
|reg2reg   |-0.044|  -0.107|
|HEPG      |-0.044|  -0.107|
|All Paths |-1.903|-795.979|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.903 TNS Slack -795.979 Density 75.19
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:29:14.6/0:17:45.0 (1.6), mem = 5304.0M
Reclaim Optimization WNS Slack -1.903  TNS Slack -795.979 Density 75.19
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.19%|        -|  -1.903|-795.979|   0:00:00.0| 5304.0M|
|   74.92%|      504|  -1.746|-731.099|   0:00:02.0| 5304.0M|
|   74.92%|        0|  -1.746|-731.099|   0:00:00.0| 5304.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.746  TNS Slack -731.100 Density 74.92
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:12.6) (real = 0:00:03.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:12.6/0:00:02.4 (5.3), totSession cpu/real = 0:29:27.3/0:17:47.4 (1.7), mem = 5304.0M
End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:03, mem=5132.98M, totSessionCpu=0:29:27).
** GigaOpt Optimizer WNS Slack -1.746 TNS Slack -731.100 Density 74.92
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.746|-731.096|
|reg2reg   |-0.044|  -0.120|
|HEPG      |-0.044|  -0.120|
|All Paths |-1.746|-731.100|
+----------+------+--------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:55.7 real=0:00:09.0 mem=5133.0M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:59.3/0:00:11.5 (5.2), totSession cpu/real = 0:29:27.9/0:17:47.7 (1.7), mem = 4040.6M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] : totSession cpu/real = 0:29:28.9/0:17:48.8 (1.7), mem = 4040.6M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23024
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=104540  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 104494 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104494 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.190743e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       617( 0.36%)         5( 0.00%)         1( 0.00%)   ( 0.36%) 
[NR-eGR]  METAL3  (3)       174( 0.09%)         1( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  METAL4  (4)        51( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  METAL5  (5)       525( 0.30%)        10( 0.01%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]  METAL6  (6)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1375( 0.16%)        16( 0.00%)         1( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.08% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.10% H + 0.01% V
Early Global Route congestion estimation runtime: 1.13 seconds, mem = 4170.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.9, real=0:00:02.0)***
Iteration  8: Total net bbox = 3.562e+06 (1.93e+06 1.63e+06)
              Est.  stn bbox = 4.254e+06 (2.30e+06 1.95e+06)
              cpu = 0:01:14 real = 0:00:08.0 mem = 5603.7M
Iteration  9: Total net bbox = 3.548e+06 (1.93e+06 1.62e+06)
              Est.  stn bbox = 4.239e+06 (2.29e+06 1.95e+06)
              cpu = 0:03:01 real = 0:00:18.0 mem = 5605.5M
Iteration 10: Total net bbox = 3.588e+06 (1.93e+06 1.65e+06)
              Est.  stn bbox = 4.282e+06 (2.30e+06 1.98e+06)
              cpu = 0:03:53 real = 0:00:22.0 mem = 5608.5M
Iteration 11: Total net bbox = 3.712e+06 (1.99e+06 1.72e+06)
              Est.  stn bbox = 4.406e+06 (2.36e+06 2.05e+06)
              cpu = 0:03:04 real = 0:00:16.0 mem = 5709.9M
Iteration 12: Total net bbox = 3.742e+06 (2.01e+06 1.73e+06)
              Est.  stn bbox = 4.436e+06 (2.38e+06 2.06e+06)
              cpu = 0:00:35.3 real = 0:00:03.0 mem = 5622.0M
Move report: Timing Driven Placement moves 103448 insts, mean move: 12.42 um, max move: 720.35 um 
	Max move on inst (MAU_dut/ARITHMETIC_MUX/FE_OFC776_FE_DBTN1_n8): (857.36, 304.64) --> (861.36, 1020.99)

Finished Incremental Placement (cpu=0:12:07, real=0:01:12, mem=5110.0M)
*** Starting refinePlace (0:41:39 mem=5334.0M) ***
Total net bbox length = 3.775e+06 (2.041e+06 1.734e+06) (ext = 7.453e+03)
Move report: Detail placement moves 103448 insts, mean move: 1.90 um, max move: 40.30 um 
	Max move on inst (MAU_dut/B0/FE_OFC13526_n10714): (610.34, 659.04) --> (649.04, 657.44)
	Runtime: CPU: 0:00:14.2 REAL: 0:00:04.0 MEM: 5362.0MB
Summary Report:
Instances move: 103448 (out of 103448 movable)
Instances flipped: 0
Mean displacement: 1.90 um
Max displacement: 40.30 um (Instance: MAU_dut/B0/FE_OFC13526_n10714) (610.337, 659.038) -> (649.04, 657.44)
	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
Total net bbox length = 3.694e+06 (1.949e+06 1.744e+06) (ext = 7.435e+03)
Runtime: CPU: 0:00:14.3 REAL: 0:00:04.0 MEM: 5362.0MB
*** Finished refinePlace (0:41:53 mem=5362.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23024
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=104540  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 104514 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104514 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.163256e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       473( 0.27%)         9( 0.01%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]  METAL3  (3)        89( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  METAL4  (4)        29( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  METAL5  (5)       352( 0.20%)        63( 0.04%)        15( 0.01%)   ( 0.25%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              943( 0.11%)        72( 0.01%)        15( 0.00%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.00% V
Early Global Route congestion estimation runtime: 1.33 seconds, mem = 5053.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 5053.88 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 5053.88 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.51 sec, Real: 0.09 sec, Curr Mem: 5053.88 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5053.88 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.15 sec, Real: 0.01 sec, Curr Mem: 5053.88 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.68 sec, Real: 0.13 sec, Curr Mem: 5053.88 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 307165
[NR-eGR] METAL2  (2V) length: 8.038469e+05um, number of vias: 385177
[NR-eGR] METAL3  (3H) length: 1.224419e+06um, number of vias: 77939
[NR-eGR] METAL4  (4V) length: 9.839068e+05um, number of vias: 34554
[NR-eGR] METAL5  (5H) length: 1.002067e+06um, number of vias: 5971
[NR-eGR] METAL6  (6V) length: 3.345966e+05um, number of vias: 0
[NR-eGR] Total length: 4.348836e+06um, number of vias: 810806
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.982248e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.50 seconds, mem = 4933.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:12:31, real=0:01:18)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3962.9M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'MAU_top_pads' of instances=103481 and nets=105272 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3966.895M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:32:49, real = 0:04:05, mem = 2198.2M, totSessionCpu=0:42:04 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=4006.82)
Total number of fetched objects 104540
End delay calculation. (MEM=4676.73 CPU=0:00:11.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4676.73 CPU=0:00:13.9 REAL=0:00:02.0)
*** IncrReplace #2 [finish] : cpu/real = 0:12:54.1/0:01:24.8 (9.1), totSession cpu/real = 0:42:23.0/0:19:13.6 (2.2), mem = 4676.7M
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Begin: GigaOpt DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:42:25.0/0:19:14.3 (2.2), mem = 4708.7M
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   223|  1174|    -3.82|    83|    83|    -0.20|     0|     0|     0|     0|    -1.36|  -577.45|       0|       0|       0| 74.92%|          |         |
|     4|    10|    -0.24|    11|    11|    -0.10|     0|     0|     0|     0|    -1.76|  -722.83|     253|     106|      41| 75.12%| 0:00:01.0|  5291.3M|
|     2|     3|    -0.24|     6|     6|    -0.06|     0|     0|     0|     0|    -1.78|  -812.05|      12|       0|       0| 75.13%| 0:00:00.0|  5291.3M|
|     2|     3|    -0.24|     3|     3|    -0.04|     0|     0|     0|     0|    -1.93|  -867.48|       5|       0|       0| 75.13%| 0:00:00.0|  5291.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because it is multi driver net.
*info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:09.8 real=0:00:01.0 mem=5291.3M) ***

*** Starting refinePlace (0:42:40 mem=5375.3M) ***
Total net bbox length = 3.708e+06 (1.957e+06 1.751e+06) (ext = 7.435e+03)
Move report: Detail placement moves 1203 insts, mean move: 0.99 um, max move: 6.16 um 
	Max move on inst (MAU_dut/B0/FE_OFC4596_n15449): (406.00, 696.64) --> (408.24, 700.56)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:02.0 MEM: 5526.2MB
Summary Report:
Instances move: 1203 (out of 103824 movable)
Instances flipped: 0
Mean displacement: 0.99 um
Max displacement: 6.16 um (Instance: MAU_dut/B0/FE_OFC4596_n15449) (406, 696.64) -> (408.24, 700.56)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
Total net bbox length = 3.708e+06 (1.957e+06 1.751e+06) (ext = 7.435e+03)
Runtime: CPU: 0:00:08.1 REAL: 0:00:02.0 MEM: 5526.2MB
*** Finished refinePlace (0:42:48 mem=5526.2M) ***
*** maximum move = 6.16 um ***
*** Finished re-routing un-routed nets (5207.2M) ***

*** Finish Physical Update (cpu=0:00:09.9 real=0:00:03.0 mem=5207.2M) ***
*** DrvOpt #4 [finish] : cpu/real = 0:00:25.2/0:00:06.6 (3.8), totSession cpu/real = 0:42:50.2/0:19:20.9 (2.2), mem = 4111.9M
End: GigaOpt DRV Optimization
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
     Summary (cpu=0.42min real=0.10min mem=4111.9M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.928  | -0.837  | -1.928  |
|           TNS (ns):|-867.477 | -87.526 |-830.674 |
|    Violating Paths:|  1355   |   594   |  1136   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.130%
Routing Overflow: 0.08% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:33:37, real = 0:04:15, mem = 2381.0M, totSessionCpu=0:42:52 **
*** Timing NOT met, worst failing slack is -1.928
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:42:52.2/0:19:21.6 (2.2), mem = 4110.9M
*info: 27 io nets excluded
*info: 2 clock nets excluded
*info: 1 multi-driver net excluded.
*info: 730 no-driver nets excluded.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Type 'man IMPOPT-3213' for more detail.
**WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
** GigaOpt Optimizer WNS Slack -1.928 TNS Slack -867.476 Density 75.13
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.928|-830.674|
|reg2reg   |-0.837| -87.526|
|HEPG      |-0.837| -87.526|
|All Paths |-1.928|-867.476|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.837|   -1.928| -87.526| -867.476|   75.13%|   0:00:00.0| 4518.7M|        wc|  reg2reg| MAU_dut/B0/ram_reg[112]/D             |
|  -0.796|   -1.928| -76.124| -862.497|   75.13%|   0:00:00.0| 5201.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[319]/D             |
|  -0.531|   -1.928| -67.006| -857.508|   75.13%|   0:00:00.0| 5220.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[321]/D             |
|  -0.469|   -1.928| -63.370| -855.658|   75.13%|   0:00:00.0| 5239.7M|        wc|  reg2reg| MAU_dut/B1/ram_reg[321]/D             |
|  -0.415|   -1.928| -60.700| -854.309|   75.13%|   0:00:00.0| 5239.7M|        wc|  reg2reg| MAU_dut/B3/ram_reg[447]/D             |
|  -0.381|   -1.928| -53.244| -851.726|   75.13%|   0:00:00.0| 5239.7M|        wc|  reg2reg| MAU_dut/B1/ram_reg[65]/D              |
|  -0.371|   -1.928| -34.082| -844.523|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[131]/D             |
|  -0.340|   -1.928| -33.232| -844.195|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[83]/D              |
|  -0.314|   -1.928| -28.294| -842.240|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[321]/D             |
|  -0.288|   -1.928| -27.396| -841.772|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[429]/D             |
|  -0.284|   -1.928| -22.962| -839.211|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[447]/D             |
|  -0.259|   -1.928| -22.063| -839.211|   75.14%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[321]/D             |
|  -0.239|   -1.928| -21.319| -838.586|   75.15%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[325]/D             |
|  -0.218|   -1.928| -19.646| -838.526|   75.15%|   0:00:01.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[156]/D             |
|  -0.196|   -1.928| -15.797| -836.653|   75.15%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[255]/D             |
|  -0.174|   -1.928| -13.092| -835.215|   75.16%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[83]/D              |
|  -0.145|   -1.928| -10.858| -834.370|   75.17%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[175]/D             |
|  -0.120|   -1.928|  -6.485| -832.608|   75.18%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[463]/D             |
|  -0.099|   -1.928|  -4.973| -832.094|   75.19%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[56]/D              |
|  -0.082|   -1.928|  -3.550| -831.269|   75.20%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[287]/D             |
|  -0.059|   -1.928|  -2.382| -830.333|   75.21%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[27]/D              |
|  -0.039|   -1.925|  -1.064| -829.380|   75.23%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[189]/D             |
|  -0.018|   -1.925|  -0.184| -828.272|   75.25%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[30]/D              |
|   0.002|   -1.925|   0.000| -827.966|   75.27%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[351]/D             |
|   0.025|   -1.917|   0.000| -828.028|   75.31%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[255]/D             |
|   0.029|   -1.917|   0.000| -826.751|   75.35%|   0:00:01.0| 5277.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[256]/D             |
|   0.040|   -1.917|   0.000| -825.934|   75.36%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[351]/D             |
|   0.061|   -1.917|   0.000| -825.289|   75.38%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[351]/D             |
|   0.061|   -1.917|   0.000| -825.289|   75.38%|   0:00:00.0| 5277.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[351]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.0 real=0:00:02.0 mem=5277.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -1.917|   -1.917|-825.289| -825.289|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
|  -1.756|   -1.756|-768.225| -768.225|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[511]/D             |
|  -1.707|   -1.707|-751.014| -751.014|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
|  -1.682|   -1.682|-787.969| -787.969|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B1/ram_reg[239]/D             |
|  -1.654|   -1.654|-782.432| -782.432|   75.38%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
|  -1.620|   -1.620|-785.908| -785.908|   75.38%|   0:00:01.0| 5277.9M|        wc|  default| MAU_dut/B1/ram_reg[239]/D             |
|  -1.594|   -1.594|-732.098| -732.098|   75.39%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[511]/D             |
|  -1.537|   -1.537|-702.755| -702.755|   75.39%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
|  -1.506|   -1.506|-729.544| -729.544|   75.39%|   0:00:00.0| 5277.9M|        wc|  default| MAU_dut/B0/ram_reg[447]/D             |
|  -1.484|   -1.484|-627.009| -627.009|   75.39%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[407]/D             |
|  -1.464|   -1.464|-598.037| -598.037|   75.39%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
|  -1.408|   -1.408|-621.133| -621.133|   75.40%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[447]/D             |
|  -1.387|   -1.387|-619.390| -619.390|   75.40%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
|  -1.361|   -1.361|-622.656| -622.656|   75.41%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
|  -1.337|   -1.337|-622.795| -622.795|   75.41%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[407]/D             |
|  -1.314|   -1.314|-618.559| -618.559|   75.42%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[95]/D              |
|  -1.309|   -1.309|-613.824| -613.824|   75.43%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
|  -1.285|   -1.285|-611.785| -611.785|   75.44%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[335]/D             |
|  -1.262|   -1.262|-608.958| -608.958|   75.45%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[127]/D             |
|  -1.241|   -1.241|-585.248| -585.248|   75.47%|   0:00:01.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[15]/D              |
|  -1.227|   -1.227|-583.542| -583.542|   75.48%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
|  -1.207|   -1.207|-573.331| -573.331|   75.50%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
|  -1.186|   -1.186|-560.168| -560.168|   75.50%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[207]/D             |
|  -1.174|   -1.174|-548.344| -548.344|   75.52%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
|  -1.145|   -1.145|-543.684| -543.684|   75.53%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[335]/D             |
|  -1.125|   -1.125|-532.138| -532.138|   75.55%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|  -1.121|   -1.121|-525.597| -525.597|   75.56%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
|  -1.098|   -1.098|-514.206| -514.206|   75.57%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
|  -1.076|   -1.076|-486.010| -486.010|   75.59%|   0:00:01.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
|  -1.056|   -1.056|-488.908| -488.908|   75.63%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[279]/D             |
|  -1.035|   -1.035|-476.857| -476.857|   75.65%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[391]/D             |
|  -1.032|   -1.032|-471.044| -471.044|   75.68%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
|  -1.010|   -1.010|-469.943| -469.943|   75.69%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
|  -0.989|   -0.989|-466.622| -466.622|   75.72%|   0:00:01.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
|  -0.969|   -0.969|-427.101| -427.101|   75.77%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B2/ram_reg[335]/D             |
|  -0.948|   -0.948|-422.098| -422.098|   75.80%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B3/ram_reg[207]/D             |
|  -0.936|   -0.936|-413.173| -413.173|   75.86%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
|  -0.917|   -0.917|-412.245| -412.245|   75.87%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[87]/D              |
|  -0.900|   -0.900|-406.003| -406.003|   75.93%|   0:00:01.0| 5258.9M|        wc|  default| MAU_dut/B1/ram_reg[318]/D             |
|  -0.897|   -0.897|-398.443| -398.443|   75.98%|   0:00:00.0| 5258.9M|        wc|  default| MAU_dut/B0/ram_reg[183]/D             |
|  -0.884|   -0.884|-396.791| -396.791|   76.00%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B3/ram_reg[55]/D              |
|  -0.874|   -0.874|-391.407| -391.407|   76.04%|   0:00:01.0| 5316.1M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
|  -0.872|   -0.872|-387.272| -387.272|   76.07%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|  -0.850|   -0.850|-385.984| -385.984|   76.09%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
|  -0.839|   -0.839|-376.816| -376.816|   76.16%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[415]/D             |
|  -0.833|   -0.833|-372.611| -372.611|   76.20%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[415]/D             |
|  -0.819|   -0.819|-368.308| -368.308|   76.22%|   0:00:01.0| 5316.1M|        wc|  default| MAU_dut/B1/ram_reg[295]/D             |
|  -0.807|   -0.807|-362.107| -362.107|   76.26%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.796|   -0.796|-353.497| -353.497|   76.30%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|  -0.789|   -0.789|-344.106| -344.106|   76.34%|   0:00:00.0| 5316.1M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
|  -0.769|   -0.769|-332.816| -332.816|   76.35%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
|  -0.746|   -0.746|-324.772| -324.772|   76.40%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[151]/D             |
|  -0.730|   -0.730|-315.800| -315.800|   76.46%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[463]/D             |
|  -0.723|   -0.723|-305.922| -305.922|   76.52%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[463]/D             |
|  -0.712|   -0.712|-298.840| -298.840|   76.54%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[223]/D             |
|  -0.698|   -0.698|-294.690| -294.690|   76.57%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[503]/D             |
|  -0.687|   -0.687|-290.769| -290.769|   76.63%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|  -0.665|   -0.665|-271.366| -271.366|   76.66%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[311]/D             |
|  -0.663|   -0.663|-262.378| -262.378|   76.72%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.653|   -0.653|-263.614| -263.614|   76.72%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[71]/D              |
|  -0.636|   -0.636|-259.517| -259.517|   76.74%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|  -0.626|   -0.626|-254.000| -254.000|   76.77%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.623|   -0.623|-250.578| -250.578|   76.79%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
|  -0.612|   -0.612|-245.020| -245.020|   76.80%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[71]/D              |
|  -0.597|   -0.597|-243.644| -243.644|   76.81%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[319]/D             |
|  -0.587|   -0.587|-235.432| -235.432|   76.85%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B3/ram_reg[191]/D             |
|  -0.576|   -0.576|-231.183| -231.183|   76.88%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
|  -0.572|   -0.572|-226.164| -226.164|   76.91%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B3/ram_reg[55]/D              |
|  -0.568|   -0.568|-222.323| -222.323|   76.93%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
|  -0.560|   -0.560|-215.790| -215.790|   76.94%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
|  -0.557|   -0.557|-213.839| -213.839|   76.94%|   0:00:01.0| 5373.3M|        wc|  default| MAU_dut/B1/ram_reg[71]/D              |
|  -0.541|   -0.541|-211.193| -211.193|   76.95%|   0:00:00.0| 5373.3M|        wc|  default| MAU_dut/B2/ram_reg[431]/D             |
|  -0.537|   -0.537|-205.786| -205.786|   76.98%|   0:00:01.0| 5392.4M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
|  -0.525|   -0.525|-203.784| -203.784|   77.00%|   0:00:00.0| 5392.4M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|  -0.511|   -0.511|-197.952| -197.952|   77.03%|   0:00:01.0| 5468.7M|        wc|  default| MAU_dut/B0/ram_reg[415]/D             |
|  -0.511|   -0.511|-191.715| -191.715|   77.07%|   0:00:00.0| 5468.7M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
|  -0.495|   -0.495|-189.490| -189.490|   77.08%|   0:00:00.0| 5468.7M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|  -0.486|   -0.486|-182.256| -182.256|   77.11%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[303]/D             |
|  -0.475|   -0.475|-176.644| -176.644|   77.13%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
|  -0.470|   -0.470|-173.168| -173.168|   77.14%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
|  -0.459|   -0.459|-172.052| -172.052|   77.15%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[415]/D             |
|  -0.450|   -0.450|-167.255| -167.255|   77.19%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[447]/D             |
|  -0.439|   -0.439|-159.820| -159.820|   77.23%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
|  -0.431|   -0.431|-157.098| -157.098|   77.28%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.416|   -0.416|-153.192| -153.192|   77.30%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B3/ram_reg[55]/D              |
|  -0.406|   -0.406|-147.336| -147.336|   77.36%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.394|   -0.394|-143.963| -143.963|   77.41%|   0:00:00.0| 5506.9M|        wc|  default| MAU_dut/B1/ram_reg[263]/D             |
|  -0.391|   -0.391|-138.570| -138.570|   77.45%|   0:00:01.0| 5506.9M|        wc|  default| MAU_dut/B1/ram_reg[263]/D             |
|  -0.381|   -0.381|-135.637| -135.637|   77.47%|   0:00:00.0| 5503.9M|        wc|  default| MAU_dut/B2/ram_reg[431]/D             |
|  -0.375|   -0.375|-130.980| -130.980|   77.50%|   0:00:01.0| 5503.9M|        wc|  default| MAU_dut/B2/ram_reg[95]/D              |
|  -0.364|   -0.364|-129.679| -129.679|   77.52%|   0:00:00.0| 5503.9M|        wc|  default| MAU_dut/B1/ram_reg[367]/D             |
|  -0.351|   -0.351|-124.933| -124.933|   77.56%|   0:00:01.0| 5503.9M|        wc|  default| MAU_dut/B1/ram_reg[71]/D              |
|  -0.350|   -0.350|-119.312| -119.312|   77.61%|   0:00:01.0| 5492.9M|        wc|  default| MAU_dut/B3/ram_reg[327]/D             |
|  -0.339|   -0.339|-118.789| -118.789|   77.62%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B2/ram_reg[471]/D             |
|  -0.326|   -0.326|-112.407| -112.407|   77.66%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B1/ram_reg[391]/D             |
|  -0.326|   -0.326|-105.279| -105.279|   77.67%|   0:00:01.0| 5492.9M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|  -0.314|   -0.314|-103.119| -103.119|   77.68%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
|  -0.298|   -0.298| -91.062|  -91.062|   77.66%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B1/ram_reg[6]/D               |
|  -0.294|   -0.294| -83.167|  -83.167|   77.69%|   0:00:01.0| 5492.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.273|   -0.273| -81.527|  -81.527|   77.70%|   0:00:00.0| 5492.9M|        wc|  default| MAU_dut/B1/ram_reg[103]/D             |
|  -0.270|   -0.270| -72.133|  -72.133|   77.73%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B2/ram_reg[383]/D             |
|  -0.266|   -0.266| -69.009|  -69.009|   77.74%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[383]/D             |
|  -0.246|   -0.246| -67.341|  -67.341|   77.75%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[383]/D             |
|  -0.240|   -0.240| -63.163|  -63.163|   77.76%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[207]/D             |
|  -0.235|   -0.235| -60.912|  -60.912|   77.77%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[495]/D             |
|  -0.216|   -0.216| -58.723|  -58.723|   77.77%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.216|   -0.216| -52.042|  -52.042|   77.80%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.216|   -0.216| -50.900|  -50.900|   77.80%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.208|   -0.208| -50.901|  -50.901|   77.80%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|  -0.200|   -0.200| -48.190|  -48.190|   77.82%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[471]/D             |
|  -0.179|   -0.179| -45.293|  -45.293|   77.84%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[207]/D             |
|  -0.171|   -0.171| -41.225|  -41.225|   77.89%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[294]/D             |
|  -0.167|   -0.167| -38.087|  -38.087|   77.91%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
|  -0.147|   -0.147| -35.811|  -35.811|   77.92%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[111]/D             |
|  -0.147|   -0.147| -30.583|  -30.583|   77.98%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[111]/D             |
|  -0.127|   -0.127| -29.500|  -29.500|   77.98%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[119]/D             |
|  -0.125|   -0.125| -24.555|  -24.555|   78.04%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
|  -0.125|   -0.125| -22.461|  -22.461|   78.06%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[455]/D             |
|  -0.115|   -0.115| -22.237|  -22.237|   78.06%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[503]/D             |
|  -0.115|   -0.115| -19.186|  -19.186|   78.10%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[503]/D             |
|  -0.094|   -0.094| -18.820|  -18.820|   78.10%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[135]/D             |
|  -0.093|   -0.093| -13.831|  -13.831|   78.20%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
|  -0.092|   -0.092| -12.895|  -12.895|   78.21%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
|  -0.087|   -0.087| -11.912|  -11.912|   78.22%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
|  -0.071|   -0.071| -10.239|  -10.239|   78.23%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[383]/D             |
|  -0.071|   -0.071|  -6.633|   -6.633|   78.26%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B3/ram_reg[383]/D             |
|  -0.050|   -0.050|  -5.996|   -5.996|   78.26%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[463]/D             |
|  -0.038|   -0.038|  -2.259|   -2.259|   78.37%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[63]/D              |
|  -0.024|   -0.024|  -0.878|   -0.878|   78.41%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
|  -0.015|   -0.015|  -0.113|   -0.113|   78.49%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[487]/D             |
|  -0.004|   -0.004|  -0.008|   -0.008|   78.52%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[263]/D             |
|  -0.001|   -0.001|  -0.001|   -0.001|   78.55%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B2/ram_reg[231]/D             |
|   0.020|    0.020|   0.000|    0.000|   78.57%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|   0.027|    0.027|   0.000|    0.000|   78.61%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[111]/D             |
|   0.028|    0.028|   0.000|    0.000|   78.64%|   0:00:01.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[351]/D             |
|   0.040|    0.040|   0.000|    0.000|   78.65%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B1/ram_reg[263]/D             |
|   0.045|    0.045|   0.000|    0.000|   78.69%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[119]/D             |
|   0.045|    0.045|   0.000|    0.000|   78.69%|   0:00:00.0| 5489.9M|        wc|  default| MAU_dut/B0/ram_reg[119]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:43 real=0:00:40.0 mem=5489.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:58 real=0:00:42.0 mem=5489.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.045|0.000|
|reg2reg   |0.062|0.000|
|HEPG      |0.062|0.000|
|All Paths |0.045|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.045 TNS Slack 0.000 Density 78.69
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:47:53.7/0:20:06.9 (2.4), mem = 5489.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.69%|        -|   0.000|   0.000|   0:00:00.0| 5489.9M|
|   76.76%|     2621|  -0.017|  -0.045|   0:00:04.0| 5489.9M|
|   76.55%|      830|  -0.019|  -0.093|   0:00:02.0| 5489.9M|
|   76.55%|       20|  -0.019|  -0.094|   0:00:00.0| 5489.9M|
|   76.55%|        0|  -0.019|  -0.094|   0:00:00.0| 5489.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.019  TNS Slack -0.094 Density 76.55
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:37.3) (real = 0:00:07.0) **
*** AreaOpt #3 [finish] : cpu/real = 0:00:37.3/0:00:06.9 (5.4), totSession cpu/real = 0:48:31.0/0:20:13.8 (2.4), mem = 5489.9M
End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:07, mem=5247.88M, totSessionCpu=0:48:31).
*** Starting refinePlace (0:48:31 mem=5471.9M) ***
Total net bbox length = 3.817e+06 (2.025e+06 1.793e+06) (ext = 7.384e+03)

Starting Small incrNP...

Move report: incrNP moves 1697 insts, mean move: 6.86 um, max move: 46.48 um 
	Max move on inst (MAU_dut/B3/FE_OFC2701_n372): (764.96, 1123.92) --> (780.08, 1092.56)
Finished incrNP (cpu=0:00:04.9, real=0:00:02.0, mem=5551.6M)
End of Small incrNP (cpu=0:00:04.9, real=0:00:02.0)
Move report: Detail placement moves 25098 insts, mean move: 2.98 um, max move: 29.68 um 
	Max move on inst (MAU_dut/SUBTRACTOR/sub_10_G19/FE_RC_6695_0): (1506.40, 1468.88) --> (1532.16, 1464.96)
	Runtime: CPU: 0:00:14.2 REAL: 0:00:03.0 MEM: 5781.1MB
Summary Report:
Instances move: 26298 (out of 106460 movable)
Instances flipped: 3569
Mean displacement: 3.23 um
Max displacement: 44.24 um (Instance: MAU_dut/B3/FE_OFC2701_n372) (764.96, 1123.92) -> (777.84, 1092.56)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 3.808e+06 (2.009e+06 1.799e+06) (ext = 7.388e+03)
Runtime: CPU: 0:00:19.3 REAL: 0:00:05.0 MEM: 5781.1MB
*** Finished refinePlace (0:48:51 mem=5781.1M) ***
*** maximum move = 44.24 um ***
*** Finished re-routing un-routed nets (5322.1M) ***

*** Finish Physical Update (cpu=0:00:21.2 real=0:00:06.0 mem=5322.1M) ***
** GigaOpt Optimizer WNS Slack -0.024 TNS Slack -0.159 Density 76.55
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.126|
|reg2reg   |-0.019|-0.033|
|HEPG      |-0.019|-0.033|
|All Paths |-0.024|-0.159|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.019|   -0.024|  -0.033|   -0.159|   76.55%|   0:00:00.0| 5322.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[251]/D             |
|   0.002|   -0.024|   0.000|   -0.126|   76.55%|   0:00:00.0| 5379.3M|        wc|  reg2reg| MAU_dut/B0/ram_reg[5]/D               |
|   0.022|   -0.024|   0.000|   -0.126|   76.56%|   0:00:00.0| 5455.6M|        wc|  reg2reg| MAU_dut/B2/ram_reg[29]/D              |
|   0.042|   -0.024|   0.000|   -0.148|   76.58%|   0:00:00.0| 5455.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[32]/D              |
|   0.042|   -0.024|   0.000|   -0.148|   76.58%|   0:00:00.0| 5455.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[32]/D              |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:00.0 mem=5455.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.024|   -0.024|  -0.148|   -0.148|   76.58%|   0:00:00.0| 5455.6M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|   0.014|    0.014|   0.000|    0.000|   76.65%|   0:00:02.0| 5474.7M|        wc|  default| MAU_dut/B1/ram_reg[167]/D             |
|   0.019|    0.019|   0.000|    0.000|   76.68%|   0:00:01.0| 5474.7M|        wc|  default| MAU_dut/B2/ram_reg[189]/D             |
|   0.032|    0.032|   0.000|    0.000|   76.69%|   0:00:00.0| 5474.7M|        wc|  default| MAU_dut/B3/ram_reg[103]/D             |
|   0.041|    0.041|   0.000|    0.000|   76.72%|   0:00:01.0| 5474.7M|        wc|  default| MAU_dut/B0/ram_reg[375]/D             |
|   0.052|    0.042|   0.000|    0.000|   76.75%|   0:00:00.0| 5474.7M|        wc|  default| MAU_dut/B3/ram_reg[471]/D             |
|   0.052|    0.042|   0.000|    0.000|   76.75%|   0:00:00.0| 5474.7M|        wc|  default| MAU_dut/B3/ram_reg[471]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.5 real=0:00:04.0 mem=5474.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.0 real=0:00:04.0 mem=5474.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.052|0.000|
|reg2reg   |0.042|0.000|
|HEPG      |0.042|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.042 TNS Slack 0.000 Density 76.75
*** Starting refinePlace (0:49:31 mem=5526.7M) ***
Total net bbox length = 3.816e+06 (2.013e+06 1.802e+06) (ext = 7.359e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5558.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 3414 insts, mean move: 1.26 um, max move: 7.84 um 
	Max move on inst (MAU_dut/MULTIPLIER/mult_10_G24/FE_RC_8448_0): (295.68, 1092.56) --> (291.76, 1088.64)
	Runtime: CPU: 0:00:08.2 REAL: 0:00:02.0 MEM: 5721.9MB
Summary Report:
Instances move: 3414 (out of 106684 movable)
Instances flipped: 0
Mean displacement: 1.26 um
Max displacement: 7.84 um (Instance: MAU_dut/MULTIPLIER/mult_10_G24/FE_RC_8448_0) (295.68, 1092.56) -> (291.76, 1088.64)
	Length: 11 sites, height: 1 rows, site name: core7T, cell type: XOR2X1
Total net bbox length = 3.818e+06 (2.015e+06 1.803e+06) (ext = 7.358e+03)
Runtime: CPU: 0:00:08.3 REAL: 0:00:02.0 MEM: 5721.9MB
*** Finished refinePlace (0:49:40 mem=5721.9M) ***
*** maximum move = 7.84 um ***
*** Finished re-routing un-routed nets (5358.9M) ***

*** Finish Physical Update (cpu=0:00:10.2 real=0:00:03.0 mem=5358.9M) ***
** GigaOpt Optimizer WNS Slack 0.042 TNS Slack 0.000 Density 76.75
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.052|0.000|
|reg2reg   |0.042|0.000|
|HEPG      |0.042|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:06:46 real=0:01:04 mem=5358.9M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:06:49.5/0:01:06.4 (6.2), totSession cpu/real = 0:49:41.7/0:20:27.9 (2.4), mem = 4264.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:49:42.8/0:20:28.7 (2.4), mem = 4668.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.75%|        -|   0.000|   0.000|   0:00:00.0| 4668.4M|
|   76.75%|        0|   0.000|   0.000|   0:00:00.0| 4668.4M|
|   76.27%|      757|  -0.027|  -0.075|   0:00:02.0| 5351.3M|
|   75.93%|     1276|  -0.024|  -0.249|   0:00:03.0| 5351.3M|
|   75.92%|       53|  -0.024|  -0.252|   0:00:00.0| 5351.3M|
|   75.92%|        1|  -0.024|  -0.252|   0:00:01.0| 5351.3M|
|   75.92%|        0|  -0.024|  -0.252|   0:00:00.0| 5351.3M|
|   75.92%|        0|  -0.024|  -0.252|   0:00:00.0| 5351.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.024  TNS Slack -0.252 Density 75.92
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:38.5) (real = 0:00:08.0) **
*** Starting refinePlace (0:50:22 mem=5568.3M) ***
Total net bbox length = 3.809e+06 (2.009e+06 1.800e+06) (ext = 7.401e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 5600.3MB
Summary Report:
Instances move: 0 (out of 105854 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.809e+06 (2.009e+06 1.800e+06) (ext = 7.401e+03)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 5600.3MB
*** Finished refinePlace (0:50:23 mem=5600.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5342.3M) ***

*** Finish Physical Update (cpu=0:00:03.4 real=0:00:02.0 mem=5342.3M) ***
*** AreaOpt #4 [finish] : cpu/real = 0:00:41.9/0:00:10.0 (4.2), totSession cpu/real = 0:50:24.7/0:20:38.8 (2.4), mem = 5342.3M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:10, mem=4245.45M, totSessionCpu=0:50:25).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:50:25.2/0:20:39.1 (2.4), mem = 4245.4M
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|    44|    -0.24|     1|     1|    -0.01|     0|     0|     0|     0|    -0.02|    -0.25|       0|       0|       0| 75.92%|          |         |
|     2|     3|    -0.24|     1|     1|    -0.01|     0|     0|     0|     0|    -0.11|    -0.47|       6|       0|       0| 75.93%| 0:00:00.0|  5298.5M|
|     2|     3|    -0.24|     1|     1|    -0.01|     0|     0|     0|     0|    -0.11|    -0.47|       0|       0|       0| 75.93%| 0:00:00.0|  5298.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.
*info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:00.0 mem=5298.5M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:07.2/0:00:02.8 (2.5), totSession cpu/real = 0:50:32.4/0:20:41.9 (2.4), mem = 4244.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.012 -> -0.108 (bump = 0.096)
Begin: GigaOpt nonLegal postEco optimization
Info: 36 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 9 undriven nets excluded from IPO operation.
Info: 27 io nets excluded
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:50:33.1/0:20:42.7 (2.4), mem = 4244.1M
*info: 27 io nets excluded
*info: 2 clock nets excluded
*info: 1 multi-driver net excluded.
*info: 767 no-driver nets excluded.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Type 'man IMPOPT-3213' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 9 ununiquified hinsts
** GigaOpt Optimizer WNS Slack -0.109 TNS Slack -0.467 Density 75.93
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.024|-0.233|
|reg2reg   |-0.109|-0.234|
|HEPG      |-0.109|-0.234|
|All Paths |-0.109|-0.467|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.109|   -0.109|  -0.234|   -0.467|   75.93%|   0:00:00.0| 4652.5M|        wc|  reg2reg| MAU_dut/B1/ram_reg[233]/D             |
|   0.000|   -0.024|   0.000|   -0.233|   75.93%|   0:00:00.0| 5330.8M|        wc|       NA| NA                                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=5330.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.024|   -0.024|  -0.233|   -0.233|   75.93%|   0:00:00.0| 5330.8M|        wc|  default| MAU_dut/B1/ram_reg[295]/D             |
|   0.000|    0.000|   0.000|    0.000|   75.93%|   0:00:00.0| 5392.6M|        wc|       NA| NA                                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:00.0 mem=5392.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:00.0 mem=5392.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 75.93
*** Starting refinePlace (0:50:40 mem=5557.6M) ***
Total net bbox length = 3.809e+06 (2.010e+06 1.800e+06) (ext = 7.363e+03)
Move report: Detail placement moves 83 insts, mean move: 3.25 um, max move: 9.52 um 
	Max move on inst (MAU_dut/SUBTRACTOR/sub_10_G31/U1): (311.36, 669.20) --> (313.04, 661.36)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 5639.1MB
Summary Report:
Instances move: 83 (out of 105869 movable)
Instances flipped: 0
Mean displacement: 3.25 um
Max displacement: 9.52 um (Instance: MAU_dut/SUBTRACTOR/sub_10_G31/U1) (311.36, 669.2) -> (313.04, 661.36)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 3.810e+06 (2.010e+06 1.800e+06) (ext = 7.363e+03)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 5639.1MB
*** Finished refinePlace (0:50:42 mem=5639.1M) ***
*** maximum move = 9.52 um ***
*** Finished re-routing un-routed nets (5332.1M) ***

*** Finish Physical Update (cpu=0:00:03.7 real=0:00:03.0 mem=5332.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 75.93
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:04.0 mem=5332.1M) ***

*** WnsOpt #2 [finish] : cpu/real = 0:00:11.5/0:00:06.1 (1.9), totSession cpu/real = 0:50:44.6/0:20:48.8 (2.4), mem = 4236.7M
End: GigaOpt nonLegal postEco optimization

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAU_top_pads' of instances=105902 and nets=107730 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 4166.066M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=4193.94)
Total number of fetched objects 106961
End delay calculation. (MEM=4863.27 CPU=0:00:11.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4863.27 CPU=0:00:14.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:17.7 real=0:00:02.0 totSessionCpu=0:51:06 mem=4863.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3434 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23024
[NR-eGR] #PG Blockages       : 3434
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=106961  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 106935 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 106935 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.264525e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       560( 0.32%)         9( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]  METAL3  (3)       149( 0.08%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  METAL4  (4)        46( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  METAL5  (5)       388( 0.22%)        96( 0.06%)         9( 0.01%)         1( 0.00%)   ( 0.28%) 
[NR-eGR]  METAL6  (6)         6( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total             1149( 0.13%)       106( 0.01%)        10( 0.00%)         1( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.10% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.45 sec, Real: 1.38 sec, Curr Mem: 4895.27 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:41:55, real = 0:05:47, mem = 2438.0M, totSessionCpu=0:51:10 **
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.015  | -0.002  | -0.015  |
|           TNS (ns):| -0.225  | -0.004  | -0.221  |
|    Violating Paths:|   49    |    3    |   46    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.932%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:41:58, real = 0:05:50, mem = 2426.0M, totSessionCpu=0:51:13 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:41:58, real = 0:05:50, mem = 4138.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPECO-560          30  The netlist is not unique, because the m...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3115         16  Netlist is not uniquified, optimization ...
WARNING   IMPOPT-3213         13  The netlist contains multi-instanciated ...
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-7099          8  WARNING: %s is an undriven net with %d f...
*** Message Summary: 69 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:41:58.2/0:05:49.9 (7.2), totSession cpu/real = 0:51:13.1/0:20:56.5 (2.4), mem = 4138.2M
<CMD> saveDesign DBS/mau_place.enc
#% Begin save design ... (date=12/01 19:38:22, mem=2347.3M)
% Begin Save ccopt configuration ... (date=12/01 19:38:22, mem=2347.3M)
% End Save ccopt configuration ... (date=12/01 19:38:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2347.3M, current mem=2343.5M)
% Begin Save netlist data ... (date=12/01 19:38:22, mem=2343.5M)
Writing Binary DB to DBS/mau_place.enc.dat.tmp/vbin/MAU_top_pads.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/01 19:38:22, total cpu=0:00:00.2, real=0:00:00.0, peak res=2344.1M, current mem=2344.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=12/01 19:38:22, mem=2345.6M)
Saving AAE Data ...
Saving congestion map file DBS/mau_place.enc.dat.tmp/MAU_top_pads.route.congmap.gz ...
% End Save AAE data ... (date=12/01 19:38:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2345.6M, current mem=2345.6M)
Saving preference file DBS/mau_place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/mau_place.enc.dat.tmp/MAU_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 19:38:22 2022)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file DBS/mau_place.enc.dat.tmp/MAU_top_pads.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4214.9M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=4214.9M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=4206.9M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map DBS/mau_place.enc.dat.tmp/MAU_top_pads.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=12/01 19:38:23, mem=2346.7M)
% End Save power constraints data ... (date=12/01 19:38:24, total cpu=0:00:00.0, real=0:00:01.0, peak res=2346.7M, current mem=2346.7M)
wc bc
Generated self-contained design mau_place.enc.dat.tmp
#% End save design ... (date=12/01 19:38:25, total cpu=0:00:01.6, real=0:00:03.0, peak res=2347.9M, current mem=2347.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> ccopt_design -cts
#% Begin ccopt_design (date=12/01 19:38:42, mem=2348.2M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:51:21.7/0:22:30.6 (2.3), mem = 4148.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               40.9
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 2083 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/constraint was created. It contains 2083 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=4148.4M, init mem=4148.4M)
IO instance overlap:4
*info: Placed = 105869        
*info: Unplaced = 0           
Placement Density:75.93%(1338078/1762197)
Placement Density (including fixed std cells):75.93%(1338078/1762197)
Finished checkPlace (total: cpu=0:00:01.2, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=4148.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.2 real=0:00:00.4)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.2 real=0:00:00.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.2 real=0:00:00.4)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before running 'ccopt_engine'.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPECO-560           1  The netlist is not unique, because the m...
ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before runnin...
*** Message Summary: 1 warning(s), 1 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:03.0/0:00:02.3 (1.3), totSession cpu/real = 0:51:24.8/0:22:32.9 (2.3), mem = 4148.4M
#% End ccopt_design (date=12/01 19:38:44, total cpu=0:00:03.3, real=0:00:02.0, peak res=2348.2M, current mem=2216.0M)

invalid command name "do_steps"

*** Memory Usage v#1 (Current mem = 4109.980M, initial mem = 290.191M) ***
*** Message Summary: 178 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:51:32, real=0:24:12, mem=4110.0M) ---
