#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Sep 24 12:27:11 2017
# Process ID: 8524
# Current directory: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1
# Command line: vivado -log circuit6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit6.tcl
# Log file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/circuit6.vds
# Journal file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source circuit6.tcl -notrace
Command: synth_design -top circuit6 -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8854 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.637 ; gain = 45.996 ; free physical = 2345 ; free virtual = 12853
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit6' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:22]
INFO: [Synth 8-638] synthesizing module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD' (1#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:36]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:36]
INFO: [Synth 8-638] synthesizing module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
	Parameter DATAWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:42]
INFO: [Synth 8-256] done synthesizing module 'REG' (2#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (32) of module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:37]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:38]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:38]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (32) of module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:39]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:40]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:40]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (32) of module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:41]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:42]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:42]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (32) of module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:43]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:44]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:44]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (32) of module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:45]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:46]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:46]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (32) of module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:47]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:48]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:48]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (32) of module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:49]
INFO: [Synth 8-638] synthesizing module 'DIV' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/div.v:22]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DIV' (3#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/div.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (32) of module 'DIV' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:50]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (32) of module 'DIV' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:50]
WARNING: [Synth 8-689] width (16) of port connection 'quot' does not match port width (32) of module 'DIV' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:50]
WARNING: [Synth 8-689] width (16) of port connection 'd' does not match port width (32) of module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:51]
WARNING: [Synth 8-689] width (16) of port connection 'q' does not match port width (32) of module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:51]
WARNING: [Synth 8-3848] Net Clk in module/entity circuit6 does not have driver. [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:29]
WARNING: [Synth 8-3848] Net Rst in module/entity circuit6 does not have driver. [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:29]
INFO: [Synth 8-256] done synthesizing module 'circuit6' (4#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/574a_circuit6.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1184.137 ; gain = 86.496 ; free physical = 2353 ; free virtual = 12862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1184.137 ; gain = 86.496 ; free physical = 2354 ; free virtual = 12863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.141 ; gain = 94.500 ; free physical = 2354 ; free virtual = 12863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1200.148 ; gain = 102.508 ; free physical = 2346 ; free virtual = 12854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[31]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[30]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[29]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[28]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[27]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[26]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[25]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[24]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[23]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[22]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[21]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[20]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[19]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[18]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[17]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[16]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[31]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[30]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[29]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[28]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[27]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[26]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[25]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[24]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[23]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[22]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[21]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[20]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[19]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[18]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[17]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_2/q_reg[16]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[31]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[30]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[29]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[28]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[27]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[26]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[25]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[24]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[23]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[22]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[21]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[20]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[19]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[18]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[17]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_3/q_reg[16]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[31]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[30]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[29]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[28]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[27]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[26]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[25]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[24]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[23]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[22]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[21]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[20]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[19]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[18]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[17]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_4/q_reg[16]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[31]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[30]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[29]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[28]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[27]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[26]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[25]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[24]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[23]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[22]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[21]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[20]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[19]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[18]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[17]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_5/q_reg[16]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[31]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[30]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[29]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[28]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[27]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[26]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[25]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[24]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[23]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[22]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[21]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[20]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[19]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[18]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[17]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_6/q_reg[16]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_7/q_reg[31]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_7/q_reg[30]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_7/q_reg[29]) is unused and will be removed from module circuit6.
WARNING: [Synth 8-3332] Sequential element (reg_7/q_reg[28]) is unused and will be removed from module circuit6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.945 ; gain = 217.305 ; free physical = 2194 ; free virtual = 12702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.945 ; gain = 217.305 ; free physical = 2193 ; free virtual = 12702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1324.961 ; gain = 227.320 ; free physical = 2193 ; free virtual = 12702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.961 ; gain = 227.320 ; free physical = 2193 ; free virtual = 12701
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.961 ; gain = 227.320 ; free physical = 2193 ; free virtual = 12701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.961 ; gain = 227.320 ; free physical = 2193 ; free virtual = 12701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.961 ; gain = 227.320 ; free physical = 2193 ; free virtual = 12701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.961 ; gain = 227.320 ; free physical = 2193 ; free virtual = 12701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.961 ; gain = 227.320 ; free physical = 2193 ; free virtual = 12701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.961 ; gain = 227.320 ; free physical = 2193 ; free virtual = 12701
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 285 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.961 ; gain = 227.320 ; free physical = 2191 ; free virtual = 12700
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1324.969 ; gain = 227.320 ; free physical = 2194 ; free virtual = 12702
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1420.707 ; gain = 335.652 ; free physical = 2125 ; free virtual = 12634
INFO: [Common 17-1381] The checkpoint '/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/circuit6.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1420.707 ; gain = 0.000 ; free physical = 2126 ; free virtual = 12635
INFO: [Common 17-206] Exiting Vivado at Sun Sep 24 12:27:55 2017...
