Analysis & Synthesis report for audio_interface
Wed Nov 12 14:55:23 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |audio_interface|avconf:AVC1|mSetup_ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 18. Source assignments for audio_generator:A1|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 19. Source assignments for audio_generator:A1|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 20. Source assignments for audio_generator:A1|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 21. Source assignments for audio_generator:A1|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 22. Source assignments for audio_generator:A1|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 23. Source assignments for audio_generator:A1|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 24. Source assignments for audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 25. Source assignments for audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 26. Source assignments for audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 27. Source assignments for audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 28. Source assignments for audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 29. Source assignments for Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 30. Source assignments for Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 31. Source assignments for Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 32. Source assignments for Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 33. Parameter Settings for User Entity Instance: audio_generator:A1
 34. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: DAC_controller:DC1
 47. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 48. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 49. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 50. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 51. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 52. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 53. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 54. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 55. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 56. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 57. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 58. Parameter Settings for User Entity Instance: Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component
 59. Parameter Settings for User Entity Instance: avconf:AVC1
 60. Parameter Settings for Inferred Entity Instance: audio_generator:A1|lpm_divide:Div0
 61. altsyncram Parameter Settings by Entity Instance
 62. scfifo Parameter Settings by Entity Instance
 63. altpll Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "avconf:AVC1|I2C_Controller:u0"
 65. Port Connectivity Checks: "Audio_Controller:AC1|Audio_Clock:Audio_Clock"
 66. Port Connectivity Checks: "Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 67. Port Connectivity Checks: "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 68. Port Connectivity Checks: "Audio_Controller:AC1"
 69. Port Connectivity Checks: "DAC_controller:DC1|I2C_Controller_DAC:U1"
 70. Port Connectivity Checks: "DAC_controller:DC1"
 71. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W12"
 72. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W11"
 73. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W10"
 74. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W9"
 75. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W8"
 76. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W7"
 77. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W6"
 78. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W5"
 79. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W4"
 80. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W3"
 81. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W2"
 82. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W1|numerically_controlled_oscillator:N1"
 83. Port Connectivity Checks: "audio_generator:A1|waveform_generator:W1"
 84. Port Connectivity Checks: "audio_generator:A1"
 85. Port Connectivity Checks: "loop_counter:L1"
 86. Port Connectivity Checks: "BPM_counter:B1"
 87. Post-Synthesis Netlist Statistics for Top Partition
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages
 90. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 12 14:55:23 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; audio_interface                                 ;
; Top-level Entity Name           ; audio_interface                                 ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 478                                             ;
; Total pins                      ; 33                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 36,864                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; audio_interface    ; audio_interface    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-10        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                        ; Library ;
+------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; modules/DAC_controller/I2C_Controller_DAC.v                ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v                ;         ;
; modules/DAC_controller/DAC_controller.v                    ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v                    ;         ;
; modules/rom256x16/rom256x16.v                              ; yes             ; User Wizard-Generated File             ; D:/GitHub/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v                              ;         ;
; modules/loop_counter/loop_counter.v                        ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v                        ;         ;
; modules/BPM_counter/BPM_counter.v                          ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/BPM_counter/BPM_counter.v                          ;         ;
; modules/avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v                            ;         ;
; modules/avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v                                    ;         ;
; modules/audio_generator/audio_generator.v                  ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v                  ;         ;
; modules/Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v                ;         ;
; modules/Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v                     ;         ;
; modules/Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; modules/Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; modules/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; modules/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; audio_interface.v                                          ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/audio_interface/audio_interface.v                                          ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal241.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                            ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_05g1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf                                     ;         ;
; modules/rom256x16/sine256.mif                              ; yes             ; Auto-Found Memory Initialization File  ; D:/GitHub/ECE241-Project/audio_interface/modules/rom256x16/sine256.mif                              ;         ;
; scfifo.tdf                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf                                ;         ;
; a_regfifo.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_regfifo.inc                             ;         ;
; a_dpfifo.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_dpfifo.inc                              ;         ;
; a_i2fifo.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_i2fifo.inc                              ;         ;
; a_fffifo.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_fffifo.inc                              ;         ;
; a_f2fifo.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_f2fifo.inc                              ;         ;
; db/scfifo_7ba1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf                                         ;         ;
; db/a_dpfifo_q2a1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf                                       ;         ;
; db/altsyncram_n3i1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf                                     ;         ;
; db/cmpr_6l8.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/cmpr_6l8.tdf                                            ;         ;
; db/cntr_h2b.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/cntr_h2b.tdf                                            ;         ;
; db/cntr_u27.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/cntr_u27.tdf                                            ;         ;
; db/cntr_i2b.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/cntr_i2b.tdf                                            ;         ;
; altpll.tdf                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; stratix_pll.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/audio_clock_altpll.v                                    ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/audio_clock_altpll.v                                    ;         ;
; lpm_divide.tdf                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf                            ;         ;
; abs_divider.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc                           ;         ;
; sign_div_unsign.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                       ;         ;
; db/lpm_divide_ibm.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/lpm_divide_ibm.tdf                                      ;         ;
; db/sign_div_unsign_olh.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/sign_div_unsign_olh.tdf                                 ;         ;
; db/alt_u_div_mve.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/audio_interface/db/alt_u_div_mve.tdf                                       ;         ;
+------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 625            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1171           ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 71             ;
;     -- 5 input functions                    ; 150            ;
;     -- 4 input functions                    ; 213            ;
;     -- <=3 input functions                  ; 735            ;
;                                             ;                ;
; Dedicated logic registers                   ; 478            ;
;                                             ;                ;
; I/O pins                                    ; 33             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 36864          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 583            ;
; Total fan-out                               ; 7526           ;
; Average fan-out                             ; 3.97           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |audio_interface                                            ; 1171 (1)            ; 478 (16)                  ; 36864             ; 0          ; 33   ; 0            ; |audio_interface                                                                                                                                                                                                                    ; audio_interface                   ; work         ;
;    |Audio_Controller:AC1|                                   ; 159 (2)             ; 110 (2)                   ; 8192              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1                                                                                                                                                                                               ; Audio_Controller                  ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer| ; 156 (60)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer    ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|  ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO               ; work         ;
;             |scfifo:Sync_FIFO|                              ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                            ; work         ;
;                |scfifo_7ba1:auto_generated|                 ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                       ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                    ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                     ; work         ;
;                      |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                   ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                          ; work         ;
;                      |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                          ; work         ;
;                      |cntr_u27:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                          ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO| ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO               ; work         ;
;             |scfifo:Sync_FIFO|                              ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                            ; work         ;
;                |scfifo_7ba1:auto_generated|                 ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                       ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                    ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                     ; work         ;
;                      |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                   ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                          ; work         ;
;                      |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                          ; work         ;
;                      |cntr_u27:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                          ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge              ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge              ; work         ;
;       |Audio_Clock:Audio_Clock|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                       ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                            ; work         ;
;             |Audio_Clock_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll                ; work         ;
;    |BPM_counter:B1|                                         ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|BPM_counter:B1                                                                                                                                                                                                     ; BPM_counter                       ; work         ;
;    |audio_generator:A1|                                     ; 844 (226)           ; 230 (16)                  ; 28672             ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1                                                                                                                                                                                                 ; audio_generator                   ; work         ;
;       |lpm_divide:Div0|                                     ; 344 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|lpm_divide:Div0                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_ibm:auto_generated|                    ; 344 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                                                                                                                   ; lpm_divide_ibm                    ; work         ;
;             |sign_div_unsign_olh:divider|                   ; 344 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                       ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                      ; 344 (344)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                 ; alt_u_div_mve                     ; work         ;
;       |waveform_generator:W1|                               ; 38 (8)              ; 30 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W1                                                                                                                                                                           ; waveform_generator                ; work         ;
;          |numerically_controlled_oscillator:N1|             ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W1|numerically_controlled_oscillator:N1                                                                                                                                      ; numerically_controlled_oscillator ; work         ;
;          |rom256x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W1|rom256x16:U1                                                                                                                                                              ; rom256x16                         ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_05g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated                                                                                               ; altsyncram_05g1                   ; work         ;
;       |waveform_generator:W2|                               ; 38 (8)              ; 30 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W2                                                                                                                                                                           ; waveform_generator                ; work         ;
;          |numerically_controlled_oscillator:N1|             ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W2|numerically_controlled_oscillator:N1                                                                                                                                      ; numerically_controlled_oscillator ; work         ;
;          |rom256x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W2|rom256x16:U1                                                                                                                                                              ; rom256x16                         ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_05g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated                                                                                               ; altsyncram_05g1                   ; work         ;
;       |waveform_generator:W3|                               ; 39 (8)              ; 31 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W3                                                                                                                                                                           ; waveform_generator                ; work         ;
;          |numerically_controlled_oscillator:N1|             ; 31 (31)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W3|numerically_controlled_oscillator:N1                                                                                                                                      ; numerically_controlled_oscillator ; work         ;
;          |rom256x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W3|rom256x16:U1                                                                                                                                                              ; rom256x16                         ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_05g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated                                                                                               ; altsyncram_05g1                   ; work         ;
;       |waveform_generator:W4|                               ; 39 (8)              ; 30 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W4                                                                                                                                                                           ; waveform_generator                ; work         ;
;          |numerically_controlled_oscillator:N1|             ; 31 (31)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W4|numerically_controlled_oscillator:N1                                                                                                                                      ; numerically_controlled_oscillator ; work         ;
;          |rom256x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W4|rom256x16:U1                                                                                                                                                              ; rom256x16                         ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_05g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated                                                                                               ; altsyncram_05g1                   ; work         ;
;       |waveform_generator:W5|                               ; 40 (8)              ; 31 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W5                                                                                                                                                                           ; waveform_generator                ; work         ;
;          |numerically_controlled_oscillator:N1|             ; 32 (32)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W5|numerically_controlled_oscillator:N1                                                                                                                                      ; numerically_controlled_oscillator ; work         ;
;          |rom256x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W5|rom256x16:U1                                                                                                                                                              ; rom256x16                         ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_05g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated                                                                                               ; altsyncram_05g1                   ; work         ;
;       |waveform_generator:W6|                               ; 40 (8)              ; 31 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W6                                                                                                                                                                           ; waveform_generator                ; work         ;
;          |numerically_controlled_oscillator:N1|             ; 32 (32)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W6|numerically_controlled_oscillator:N1                                                                                                                                      ; numerically_controlled_oscillator ; work         ;
;          |rom256x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W6|rom256x16:U1                                                                                                                                                              ; rom256x16                         ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_05g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated                                                                                               ; altsyncram_05g1                   ; work         ;
;       |waveform_generator:W7|                               ; 40 (8)              ; 31 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W7                                                                                                                                                                           ; waveform_generator                ; work         ;
;          |numerically_controlled_oscillator:N1|             ; 32 (32)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1                                                                                                                                      ; numerically_controlled_oscillator ; work         ;
;          |rom256x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W7|rom256x16:U1                                                                                                                                                              ; rom256x16                         ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component                                                                                                                              ; altsyncram                        ; work         ;
;                |altsyncram_05g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_interface|audio_generator:A1|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated                                                                                               ; altsyncram_05g1                   ; work         ;
;    |avconf:AVC1|                                            ; 97 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|avconf:AVC1                                                                                                                                                                                                        ; avconf                            ; work         ;
;       |I2C_Controller:u0|                                   ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|avconf:AVC1|I2C_Controller:u0                                                                                                                                                                                      ; I2C_Controller                    ; work         ;
;    |loop_counter:L1|                                        ; 31 (31)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_interface|loop_counter:L1                                                                                                                                                                                                    ; loop_counter                      ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+
; Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None        ;
; Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None        ;
; audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; audio_generator:A1|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; audio_generator:A1|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; audio_generator:A1|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; audio_generator:A1|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; audio_generator:A1|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; audio_generator:A1|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-------------------------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W1|rom256x16:U1  ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W2|rom256x16:U1  ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W3|rom256x16:U1  ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W4|rom256x16:U1  ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W5|rom256x16:U1  ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W6|rom256x16:U1  ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W7|rom256x16:U1  ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W8|rom256x16:U1  ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W9|rom256x16:U1  ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W10|rom256x16:U1 ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W11|rom256x16:U1 ; modules/rom256x16/rom256x16.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |audio_interface|audio_generator:A1|waveform_generator:W12|rom256x16:U1 ; modules/rom256x16/rom256x16.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |audio_interface|avconf:AVC1|mSetup_ST            ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+----------------------------------------------------+----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal  ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------+------------------------+
; loop_counter:L1|Loops_latched[0]                   ; loop_counter:L1|Play ; yes                    ;
; loop_counter:L1|Loops_latched[1]                   ; loop_counter:L1|Play ; yes                    ;
; loop_counter:L1|Loops_latched[2]                   ; loop_counter:L1|Play ; yes                    ;
; loop_counter:L1|total_steps[6]                     ; loop_counter:L1|Play ; yes                    ;
; loop_counter:L1|total_steps[4]                     ; loop_counter:L1|Play ; yes                    ;
; loop_counter:L1|total_steps[5]                     ; loop_counter:L1|Play ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                      ;                        ;
+----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; right_channel_audio_out[0..15]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; left_channel_audio_out[0..15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; Audio_Controller:AC1|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                     ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                    ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_GO                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                     ;
; DAC_controller:DC1|mI2C_CTRL_CLK                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                     ;
; DAC_controller:DC1|mI2C_CLK_DIV[0..15]                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                     ;
; DAC_controller:DC1|mI2C_DATA[15..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[15]                                                                                                                                                                                                                         ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[14]                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[14]                                                                                                                                                                                                                         ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[13]                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[13]                                                                                                                                                                                                                         ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[12]                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[12]                                                                                                                                                                                                                         ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[11]                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[11]                                                                                                                                                                                                                         ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[10]                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[10]                                                                                                                                                                                                                         ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[9]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[9]                                                                                                                                                                                                                          ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[8]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[8]                                                                                                                                                                                                                          ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[7]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[7]                                                                                                                                                                                                                          ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[6]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[6]                                                                                                                                                                                                                          ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[5]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[5]                                                                                                                                                                                                                          ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[4]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                     ;
; audio_signed[4]                                                                                                                                                                                                                          ; Lost fanout                                                                                              ;
; DAC_controller:DC1|mI2C_DATA[0..3]                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                     ;
; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[0]                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                     ;
; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[7]                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                     ;
; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[0..6]                                                                                                                                                                                ; Stuck at VCC due to stuck port preset                                                                    ;
; DAC_controller:DC1|I2C_Controller_DAC:U1|SCLK                                                                                                                                                                                            ; Stuck at VCC due to stuck port preset                                                                    ;
; DAC_controller:DC1|I2C_Controller_DAC:U1|SDO                                                                                                                                                                                             ; Stuck at VCC due to stuck port preset                                                                    ;
; DAC_controller:DC1|I2C_Controller_DAC:U1|END                                                                                                                                                                                             ; Stuck at VCC due to stuck port preset                                                                    ;
; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[1..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                     ;
; Audio_Controller:AC1|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                     ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                      ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                                              ;
; Audio_Controller:AC1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                                              ;
; audio_generator:A1|waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0..31]                                                                                                                                        ; Lost fanout                                                                                              ;
; audio_generator:A1|waveform_generator:W11|numerically_controlled_oscillator:N1|phase_angle[0..31]                                                                                                                                        ; Lost fanout                                                                                              ;
; audio_generator:A1|waveform_generator:W10|numerically_controlled_oscillator:N1|phase_angle[0..31]                                                                                                                                        ; Lost fanout                                                                                              ;
; audio_generator:A1|waveform_generator:W9|numerically_controlled_oscillator:N1|phase_angle[0..31]                                                                                                                                         ; Lost fanout                                                                                              ;
; audio_generator:A1|waveform_generator:W8|numerically_controlled_oscillator:N1|phase_angle[0..31]                                                                                                                                         ; Lost fanout                                                                                              ;
; avconf:AVC1|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                   ;
; avconf:AVC1|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; audio_generator:A1|waveform_generator:W2|numerically_controlled_oscillator:N1|phase_angle[0]                                                                                                                                             ; Merged with audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[0] ;
; audio_generator:A1|waveform_generator:W4|numerically_controlled_oscillator:N1|phase_angle[0]                                                                                                                                             ; Merged with audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[0] ;
; audio_generator:A1|waveform_generator:W1|numerically_controlled_oscillator:N1|phase_angle[0]                                                                                                                                             ; Merged with audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[0] ;
; avconf:AVC1|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                  ; Merged with avconf:AVC1|I2C_Controller:u0|SD[18]                                                         ;
; right_channel_audio_out[31]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[31]                                                                   ;
; avconf:AVC1|mI2C_DATA[20,21]                                                                                                                                                                                                             ; Merged with avconf:AVC1|mI2C_DATA[18]                                                                    ;
; right_channel_audio_out[30]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[30]                                                                   ;
; right_channel_audio_out[29]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[29]                                                                   ;
; right_channel_audio_out[28]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[28]                                                                   ;
; right_channel_audio_out[27]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[27]                                                                   ;
; right_channel_audio_out[26]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[26]                                                                   ;
; right_channel_audio_out[25]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[25]                                                                   ;
; right_channel_audio_out[24]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[24]                                                                   ;
; right_channel_audio_out[23]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[23]                                                                   ;
; right_channel_audio_out[22]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[22]                                                                   ;
; right_channel_audio_out[21]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[21]                                                                   ;
; right_channel_audio_out[20]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[20]                                                                   ;
; right_channel_audio_out[19]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[19]                                                                   ;
; right_channel_audio_out[18]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[18]                                                                   ;
; right_channel_audio_out[17]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[17]                                                                   ;
; right_channel_audio_out[16]                                                                                                                                                                                                              ; Merged with left_channel_audio_out[16]                                                                   ;
; audio_generator:A1|waveform_generator:W5|numerically_controlled_oscillator:N1|phase_angle[0]                                                                                                                                             ; Merged with audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[1] ;
; audio_generator:A1|waveform_generator:W3|numerically_controlled_oscillator:N1|phase_angle[0]                                                                                                                                             ; Merged with audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[1] ;
; audio_generator:A1|waveform_generator:W1|numerically_controlled_oscillator:N1|phase_angle[1]                                                                                                                                             ; Merged with audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[1] ;
; audio_generator:A1|waveform_generator:W6|numerically_controlled_oscillator:N1|phase_angle[0]                                                                                                                                             ; Merged with audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[1] ;
; audio_generator:A1|waveform_generator:W4|numerically_controlled_oscillator:N1|phase_angle[1]                                                                                                                                             ; Merged with audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[1] ;
; audio_generator:A1|waveform_generator:W2|numerically_controlled_oscillator:N1|phase_angle[1]                                                                                                                                             ; Merged with audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[1] ;
; audio_generator:A1|waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[0]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; avconf:AVC1|mSetup_ST~9                                                                                                                                                                                                                  ; Lost fanout                                                                                              ;
; avconf:AVC1|mSetup_ST~10                                                                                                                                                                                                                 ; Lost fanout                                                                                              ;
; Total Number of Removed Registers = 449                                                                                                                                                                                                  ;                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DAC_controller:DC1|mI2C_CTRL_CLK                                                                                                                                                                     ; Stuck at GND              ; DAC_controller:DC1|mI2C_DATA[31], DAC_controller:DC1|mI2C_DATA[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                      ; due to stuck port clear   ; DAC_controller:DC1|mI2C_DATA[29], DAC_controller:DC1|mI2C_DATA[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[27], DAC_controller:DC1|mI2C_DATA[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[25], DAC_controller:DC1|mI2C_DATA[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[23], DAC_controller:DC1|mI2C_DATA[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[21], DAC_controller:DC1|mI2C_DATA[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[19], DAC_controller:DC1|mI2C_DATA[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[17], DAC_controller:DC1|mI2C_DATA[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[15], audio_signed[15], DAC_controller:DC1|mI2C_DATA[14],                                                                                                                                                  ;
;                                                                                                                                                                                                      ;                           ; audio_signed[14], DAC_controller:DC1|mI2C_DATA[13], audio_signed[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[12], audio_signed[12], DAC_controller:DC1|mI2C_DATA[11],                                                                                                                                                  ;
;                                                                                                                                                                                                      ;                           ; audio_signed[11], DAC_controller:DC1|mI2C_DATA[10], audio_signed[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[9], audio_signed[9], DAC_controller:DC1|mI2C_DATA[8],                                                                                                                                                     ;
;                                                                                                                                                                                                      ;                           ; audio_signed[8], DAC_controller:DC1|mI2C_DATA[7], audio_signed[7],                                                                                                                                                                     ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[6], audio_signed[6], DAC_controller:DC1|mI2C_DATA[5],                                                                                                                                                     ;
;                                                                                                                                                                                                      ;                           ; audio_signed[5], DAC_controller:DC1|mI2C_DATA[4], audio_signed[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[3], DAC_controller:DC1|mI2C_DATA[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|mI2C_DATA[1], DAC_controller:DC1|mI2C_DATA[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SCLK,                                                                                                                                                                                         ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SDO,                                                                                                                                                                                          ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|END,                                                                                                                                                                                          ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[31],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[30],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[29],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[28],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[27],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[26],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[25],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[24],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[23],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[22],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[21],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[20],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[19],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[18],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[17],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[16],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[15],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[14],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[13],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[12],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[11],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[10],                                                                                                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[9],                                                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[8],                                                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[7],                                                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[6],                                                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[5],                                                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[4],                                                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD[1]                                                                                                                                                                                         ;
; Audio_Controller:AC1|audio_in_available                                                                                                                                                              ; Lost Fanouts              ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6],                                                                                                                              ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7],                                                                                                                              ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6],                                                                                                                             ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7],                                                                                                                             ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                   ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]   ;
; DAC_controller:DC1|mI2C_GO                                                                                                                                                                           ; Stuck at GND              ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[7],                                                                                                                                                                                ;
;                                                                                                                                                                                                      ; due to stuck port clear   ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[6],                                                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[5],                                                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[4],                                                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; DAC_controller:DC1|I2C_Controller_DAC:U1|SD_COUNTER[0]                                                                                                                                                                                 ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts              ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                 ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                           ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                           ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; Audio_Controller:AC1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                      ;
; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff ; Lost Fanouts              ; Audio_Controller:AC1|done_adc_channel_sync                                                                                                                                                                                             ;
; avconf:AVC1|mI2C_DATA[23]                                                                                                                                                                            ; Stuck at GND              ; avconf:AVC1|I2C_Controller:u0|SD[23]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; avconf:AVC1|mI2C_DATA[19]                                                                                                                                                                            ; Stuck at GND              ; avconf:AVC1|I2C_Controller:u0|SD[19]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; avconf:AVC1|mI2C_DATA[17]                                                                                                                                                                            ; Stuck at GND              ; avconf:AVC1|I2C_Controller:u0|SD[17]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; avconf:AVC1|mI2C_DATA[16]                                                                                                                                                                            ; Stuck at GND              ; avconf:AVC1|I2C_Controller:u0|SD[16]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 478   ;
; Number of registers using Synchronous Clear  ; 158   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 300   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 124   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; avconf:AVC1|I2C_Controller:u0|SCLK          ; 2       ;
; avconf:AVC1|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; avconf:AVC1|I2C_Controller:u0|SD_COUNTER[4] ; 19      ;
; avconf:AVC1|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; avconf:AVC1|I2C_Controller:u0|SD_COUNTER[2] ; 20      ;
; avconf:AVC1|I2C_Controller:u0|SD_COUNTER[1] ; 18      ;
; avconf:AVC1|I2C_Controller:u0|SD_COUNTER[0] ; 26      ;
; avconf:AVC1|I2C_Controller:u0|END           ; 5       ;
; avconf:AVC1|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9      ;         ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |audio_interface|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |audio_interface|avconf:AVC1|I2C_Controller:u0|SD_COUNTER[3]                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; C              ; 00000000000000000101011111001010 ; Unsigned Binary ;
; C_sh           ; 00000000000000000101110100000010 ; Unsigned Binary ;
; D              ; 00000000000000000110001010001001 ; Unsigned Binary ;
; D_sh           ; 00000000000000000110100001100110 ; Unsigned Binary ;
; E              ; 00000000000000000110111010011011 ; Unsigned Binary ;
; F              ; 00000000000000000111010100101111 ; Unsigned Binary ;
; F_sh           ; 00000000000000000111110000100110 ; Unsigned Binary ;
; G              ; 00000000000000001000001110001001 ; Unsigned Binary ;
; G_sh           ; 00000000000000001000101101011010 ; Unsigned Binary ;
; A              ; 00000000000000001001001110100100 ; Unsigned Binary ;
; A_sh           ; 00000000000000001001110001101011 ; Unsigned Binary ;
; B              ; 00000000000000001010010110111000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC_controller:DC1 ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                      ;
; I2C_Freq       ; 400000   ; Signed Integer                      ;
; SLAVE_ADDR     ; 11000000 ; Unsigned Binary                     ;
; CMD_WRITE_DAC  ; 01000000 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                               ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                              ;
+------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                 ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                             ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                          ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+---------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                              ;
+-------------------------------+-------------------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                           ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                           ;
; LOCK_HIGH                     ; 1                             ; Untyped                                           ;
; LOCK_LOW                      ; 1                             ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                           ;
; SKIP_VCO                      ; OFF                           ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                           ;
; BANDWIDTH                     ; 0                             ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                           ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                           ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                           ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                           ;
; VCO_MIN                       ; 0                             ; Untyped                                           ;
; VCO_MAX                       ; 0                             ; Untyped                                           ;
; VCO_CENTER                    ; 0                             ; Untyped                                           ;
; PFD_MIN                       ; 0                             ; Untyped                                           ;
; PFD_MAX                       ; 0                             ; Untyped                                           ;
; M_INITIAL                     ; 0                             ; Untyped                                           ;
; M                             ; 0                             ; Untyped                                           ;
; N                             ; 1                             ; Untyped                                           ;
; M2                            ; 1                             ; Untyped                                           ;
; N2                            ; 1                             ; Untyped                                           ;
; SS                            ; 1                             ; Untyped                                           ;
; C0_HIGH                       ; 0                             ; Untyped                                           ;
; C1_HIGH                       ; 0                             ; Untyped                                           ;
; C2_HIGH                       ; 0                             ; Untyped                                           ;
; C3_HIGH                       ; 0                             ; Untyped                                           ;
; C4_HIGH                       ; 0                             ; Untyped                                           ;
; C5_HIGH                       ; 0                             ; Untyped                                           ;
; C6_HIGH                       ; 0                             ; Untyped                                           ;
; C7_HIGH                       ; 0                             ; Untyped                                           ;
; C8_HIGH                       ; 0                             ; Untyped                                           ;
; C9_HIGH                       ; 0                             ; Untyped                                           ;
; C0_LOW                        ; 0                             ; Untyped                                           ;
; C1_LOW                        ; 0                             ; Untyped                                           ;
; C2_LOW                        ; 0                             ; Untyped                                           ;
; C3_LOW                        ; 0                             ; Untyped                                           ;
; C4_LOW                        ; 0                             ; Untyped                                           ;
; C5_LOW                        ; 0                             ; Untyped                                           ;
; C6_LOW                        ; 0                             ; Untyped                                           ;
; C7_LOW                        ; 0                             ; Untyped                                           ;
; C8_LOW                        ; 0                             ; Untyped                                           ;
; C9_LOW                        ; 0                             ; Untyped                                           ;
; C0_INITIAL                    ; 0                             ; Untyped                                           ;
; C1_INITIAL                    ; 0                             ; Untyped                                           ;
; C2_INITIAL                    ; 0                             ; Untyped                                           ;
; C3_INITIAL                    ; 0                             ; Untyped                                           ;
; C4_INITIAL                    ; 0                             ; Untyped                                           ;
; C5_INITIAL                    ; 0                             ; Untyped                                           ;
; C6_INITIAL                    ; 0                             ; Untyped                                           ;
; C7_INITIAL                    ; 0                             ; Untyped                                           ;
; C8_INITIAL                    ; 0                             ; Untyped                                           ;
; C9_INITIAL                    ; 0                             ; Untyped                                           ;
; C0_MODE                       ; BYPASS                        ; Untyped                                           ;
; C1_MODE                       ; BYPASS                        ; Untyped                                           ;
; C2_MODE                       ; BYPASS                        ; Untyped                                           ;
; C3_MODE                       ; BYPASS                        ; Untyped                                           ;
; C4_MODE                       ; BYPASS                        ; Untyped                                           ;
; C5_MODE                       ; BYPASS                        ; Untyped                                           ;
; C6_MODE                       ; BYPASS                        ; Untyped                                           ;
; C7_MODE                       ; BYPASS                        ; Untyped                                           ;
; C8_MODE                       ; BYPASS                        ; Untyped                                           ;
; C9_MODE                       ; BYPASS                        ; Untyped                                           ;
; C0_PH                         ; 0                             ; Untyped                                           ;
; C1_PH                         ; 0                             ; Untyped                                           ;
; C2_PH                         ; 0                             ; Untyped                                           ;
; C3_PH                         ; 0                             ; Untyped                                           ;
; C4_PH                         ; 0                             ; Untyped                                           ;
; C5_PH                         ; 0                             ; Untyped                                           ;
; C6_PH                         ; 0                             ; Untyped                                           ;
; C7_PH                         ; 0                             ; Untyped                                           ;
; C8_PH                         ; 0                             ; Untyped                                           ;
; C9_PH                         ; 0                             ; Untyped                                           ;
; L0_HIGH                       ; 1                             ; Untyped                                           ;
; L1_HIGH                       ; 1                             ; Untyped                                           ;
; G0_HIGH                       ; 1                             ; Untyped                                           ;
; G1_HIGH                       ; 1                             ; Untyped                                           ;
; G2_HIGH                       ; 1                             ; Untyped                                           ;
; G3_HIGH                       ; 1                             ; Untyped                                           ;
; E0_HIGH                       ; 1                             ; Untyped                                           ;
; E1_HIGH                       ; 1                             ; Untyped                                           ;
; E2_HIGH                       ; 1                             ; Untyped                                           ;
; E3_HIGH                       ; 1                             ; Untyped                                           ;
; L0_LOW                        ; 1                             ; Untyped                                           ;
; L1_LOW                        ; 1                             ; Untyped                                           ;
; G0_LOW                        ; 1                             ; Untyped                                           ;
; G1_LOW                        ; 1                             ; Untyped                                           ;
; G2_LOW                        ; 1                             ; Untyped                                           ;
; G3_LOW                        ; 1                             ; Untyped                                           ;
; E0_LOW                        ; 1                             ; Untyped                                           ;
; E1_LOW                        ; 1                             ; Untyped                                           ;
; E2_LOW                        ; 1                             ; Untyped                                           ;
; E3_LOW                        ; 1                             ; Untyped                                           ;
; L0_INITIAL                    ; 1                             ; Untyped                                           ;
; L1_INITIAL                    ; 1                             ; Untyped                                           ;
; G0_INITIAL                    ; 1                             ; Untyped                                           ;
; G1_INITIAL                    ; 1                             ; Untyped                                           ;
; G2_INITIAL                    ; 1                             ; Untyped                                           ;
; G3_INITIAL                    ; 1                             ; Untyped                                           ;
; E0_INITIAL                    ; 1                             ; Untyped                                           ;
; E1_INITIAL                    ; 1                             ; Untyped                                           ;
; E2_INITIAL                    ; 1                             ; Untyped                                           ;
; E3_INITIAL                    ; 1                             ; Untyped                                           ;
; L0_MODE                       ; BYPASS                        ; Untyped                                           ;
; L1_MODE                       ; BYPASS                        ; Untyped                                           ;
; G0_MODE                       ; BYPASS                        ; Untyped                                           ;
; G1_MODE                       ; BYPASS                        ; Untyped                                           ;
; G2_MODE                       ; BYPASS                        ; Untyped                                           ;
; G3_MODE                       ; BYPASS                        ; Untyped                                           ;
; E0_MODE                       ; BYPASS                        ; Untyped                                           ;
; E1_MODE                       ; BYPASS                        ; Untyped                                           ;
; E2_MODE                       ; BYPASS                        ; Untyped                                           ;
; E3_MODE                       ; BYPASS                        ; Untyped                                           ;
; L0_PH                         ; 0                             ; Untyped                                           ;
; L1_PH                         ; 0                             ; Untyped                                           ;
; G0_PH                         ; 0                             ; Untyped                                           ;
; G1_PH                         ; 0                             ; Untyped                                           ;
; G2_PH                         ; 0                             ; Untyped                                           ;
; G3_PH                         ; 0                             ; Untyped                                           ;
; E0_PH                         ; 0                             ; Untyped                                           ;
; E1_PH                         ; 0                             ; Untyped                                           ;
; E2_PH                         ; 0                             ; Untyped                                           ;
; E3_PH                         ; 0                             ; Untyped                                           ;
; M_PH                          ; 0                             ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                           ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                           ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                           ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                           ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                           ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                    ;
+-------------------------------+-------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:AVC1 ;
+-----------------+-----------+----------------------------+
; Parameter Name  ; Value     ; Type                       ;
+-----------------+-----------+----------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer             ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary            ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary            ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary            ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary            ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary            ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary            ;
; CLK_Freq        ; 50000000  ; Signed Integer             ;
; I2C_Freq        ; 20000     ; Signed Integer             ;
; LUT_SIZE        ; 50        ; Signed Integer             ;
; SET_LIN_L       ; 0         ; Signed Integer             ;
; SET_LIN_R       ; 1         ; Signed Integer             ;
; SET_HEAD_L      ; 2         ; Signed Integer             ;
; SET_HEAD_R      ; 3         ; Signed Integer             ;
; A_PATH_CTRL     ; 4         ; Signed Integer             ;
; D_PATH_CTRL     ; 5         ; Signed Integer             ;
; POWER_ON        ; 6         ; Signed Integer             ;
; SET_FORMAT      ; 7         ; Signed Integer             ;
; SAMPLE_CTRL     ; 8         ; Signed Integer             ;
; SET_ACTIVE      ; 9         ; Signed Integer             ;
; SET_VIDEO       ; 10        ; Signed Integer             ;
+-----------------+-----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio_generator:A1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                     ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                           ;
; Entity Instance            ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 32                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 32                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 32                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 32                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                         ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; Value                                                                ;
+-------------------------------+----------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                    ;
; Entity Instance               ; Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
+-------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:AVC1|I2C_Controller:u0"                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AC1|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+---------------------------------------------+
; Port   ; Type   ; Severity ; Details                                     ;
+--------+--------+----------+---------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                      ;
; locked ; Output ; Info     ; Explicitly unconnected                      ;
+--------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                                           ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                                      ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AC1"                    ;
+------------------------+--------+----------+------------------------+
; Port                   ; Type   ; Severity ; Details                ;
+------------------------+--------+----------+------------------------+
; clear_audio_in_memory  ; Input  ; Info     ; Explicitly unconnected ;
; read_audio_in          ; Input  ; Info     ; Explicitly unconnected ;
; clear_audio_out_memory ; Input  ; Info     ; Explicitly unconnected ;
; AUD_ADCDAT             ; Input  ; Info     ; Explicitly unconnected ;
; audio_in_available     ; Output ; Info     ; Explicitly unconnected ;
; left_channel_audio_in  ; Output ; Info     ; Explicitly unconnected ;
; right_channel_audio_in ; Output ; Info     ; Explicitly unconnected ;
+------------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DAC_controller:DC1|I2C_Controller_DAC:U1"                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ACK        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "DAC_controller:DC1" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; reset ; Input ; Info     ; Stuck at VCC        ;
+-------+-------+----------+---------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W12" ;
+-------------------------+-------+----------+--------------------------+
; Port                    ; Type  ; Severity ; Details                  ;
+-------------------------+-------+----------+--------------------------+
; phase_increment[8..7]   ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[5..3]   ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND             ;
; phase_increment[12..11] ; Input ; Info     ; Stuck at GND             ;
; phase_increment[2..0]   ; Input ; Info     ; Stuck at GND             ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[14]     ; Input ; Info     ; Stuck at GND             ;
; phase_increment[13]     ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[10]     ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND             ;
; phase_increment[6]      ; Input ; Info     ; Stuck at GND             ;
+-------------------------+-------+----------+--------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W11" ;
+-------------------------+-------+----------+--------------------------+
; Port                    ; Type  ; Severity ; Details                  ;
+-------------------------+-------+----------+--------------------------+
; phase_increment[12..10] ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND             ;
; phase_increment[14..13] ; Input ; Info     ; Stuck at GND             ;
; phase_increment[9..7]   ; Input ; Info     ; Stuck at GND             ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[4]      ; Input ; Info     ; Stuck at GND             ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND             ;
+-------------------------+-------+----------+--------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W10" ;
+-------------------------+-------+----------+--------------------------+
; Port                    ; Type  ; Severity ; Details                  ;
+-------------------------+-------+----------+--------------------------+
; phase_increment[9..7]   ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND             ;
; phase_increment[14..13] ; Input ; Info     ; Stuck at GND             ;
; phase_increment[11..10] ; Input ; Info     ; Stuck at GND             ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND             ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at GND             ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[12]     ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[6]      ; Input ; Info     ; Stuck at GND             ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC             ;
; phase_increment[2]      ; Input ; Info     ; Stuck at VCC             ;
+-------------------------+-------+----------+--------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W9" ;
+-------------------------+-------+----------+-------------------------+
; Port                    ; Type  ; Severity ; Details                 ;
+-------------------------+-------+----------+-------------------------+
; phase_increment[9..8]   ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[14..12] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[11]     ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[10]     ; Input ; Info     ; Stuck at GND            ;
; phase_increment[7]      ; Input ; Info     ; Stuck at GND            ;
; phase_increment[6]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[5]      ; Input ; Info     ; Stuck at GND            ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND            ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND            ;
+-------------------------+-------+----------+-------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W8" ;
+-------------------------+-------+----------+-------------------------+
; Port                    ; Type  ; Severity ; Details                 ;
+-------------------------+-------+----------+-------------------------+
; phase_increment[9..7]   ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[14..10] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[6..4]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[0]      ; Input ; Info     ; Stuck at VCC            ;
+-------------------------+-------+----------+-------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W7" ;
+-------------------------+-------+----------+-------------------------+
; Port                    ; Type  ; Severity ; Details                 ;
+-------------------------+-------+----------+-------------------------+
; phase_increment[14..10] ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[9..6]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND            ;
+-------------------------+-------+----------+-------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W6" ;
+-------------------------+-------+----------+-------------------------+
; Port                    ; Type  ; Severity ; Details                 ;
+-------------------------+-------+----------+-------------------------+
; phase_increment[14..12] ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[3..0]   ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[7..6]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[11]     ; Input ; Info     ; Stuck at GND            ;
; phase_increment[10]     ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND            ;
; phase_increment[8]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[4]      ; Input ; Info     ; Stuck at GND            ;
+-------------------------+-------+----------+-------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W5" ;
+-------------------------+-------+----------+-------------------------+
; Port                    ; Type  ; Severity ; Details                 ;
+-------------------------+-------+----------+-------------------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[11..9]  ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[12]     ; Input ; Info     ; Stuck at GND            ;
; phase_increment[8]      ; Input ; Info     ; Stuck at GND            ;
; phase_increment[7]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND            ;
+-------------------------+-------+----------+-------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W4" ;
+-------------------------+-------+----------+-------------------------+
; Port                    ; Type  ; Severity ; Details                 ;
+-------------------------+-------+----------+-------------------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[10..7]  ; Input ; Info     ; Stuck at GND            ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[12]     ; Input ; Info     ; Stuck at GND            ;
; phase_increment[11]     ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND            ;
+-------------------------+-------+----------+-------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W3" ;
+-------------------------+-------+----------+-------------------------+
; Port                    ; Type  ; Severity ; Details                 ;
+-------------------------+-------+----------+-------------------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[12..10] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[6..4]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[9]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[8]      ; Input ; Info     ; Stuck at GND            ;
; phase_increment[7]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[0]      ; Input ; Info     ; Stuck at VCC            ;
+-------------------------+-------+----------+-------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W2" ;
+-------------------------+-------+----------+-------------------------+
; Port                    ; Type  ; Severity ; Details                 ;
+-------------------------+-------+----------+-------------------------+
; phase_increment[12..10] ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[7..2]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[14]     ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[13]     ; Input ; Info     ; Stuck at GND            ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND            ;
; phase_increment[8]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND            ;
+-------------------------+-------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W1|numerically_controlled_oscillator:N1"                     ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; phase_angle[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_angle[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1|waveform_generator:W1" ;
+-------------------------+-------+----------+-------------------------+
; Port                    ; Type  ; Severity ; Details                 ;
+-------------------------+-------+----------+-------------------------+
; phase_increment[10..6]  ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND            ;
; phase_increment[5..4]   ; Input ; Info     ; Stuck at GND            ;
; phase_increment[14]     ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[13]     ; Input ; Info     ; Stuck at GND            ;
; phase_increment[12]     ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[11]     ; Input ; Info     ; Stuck at GND            ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND            ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC            ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND            ;
+-------------------------+-------+----------+-------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "audio_generator:A1"  ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; Select[11..7] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "loop_counter:L1"   ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; Loops[7..3] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "BPM_counter:B1"   ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; BPM[6..5]  ; Input ; Info     ; Stuck at VCC ;
; BPM[31..7] ; Input ; Info     ; Stuck at GND ;
; BPM[4..3]  ; Input ; Info     ; Stuck at GND ;
; BPM[1..0]  ; Input ; Info     ; Stuck at GND ;
; BPM[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 478                         ;
;     CLR               ; 237                         ;
;     CLR SCLR          ; 48                          ;
;     ENA               ; 38                          ;
;     ENA CLR           ; 15                          ;
;     ENA SCLR          ; 71                          ;
;     SCLR              ; 39                          ;
;     plain             ; 30                          ;
; arriav_io_obuf        ; 5                           ;
; arriav_lcell_comb     ; 1172                        ;
;     arith             ; 654                         ;
;         0 data inputs ; 60                          ;
;         1 data inputs ; 312                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 168                         ;
;         5 data inputs ; 51                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 511                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 145                         ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 43                          ;
;         5 data inputs ; 99                          ;
;         6 data inputs ; 71                          ;
;     shared            ; 5                           ;
;         0 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 33                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 55.00                       ;
; Average LUT depth     ; 20.80                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Nov 12 14:55:07 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_interface/audio_interface_module.v
    Info (12023): Found entity 1: audio_interface_module File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_interface/audio_interface_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/dac_controller/i2c_controller_dac.v
    Info (12023): Found entity 1: I2C_Controller_DAC File: D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/dac_controller/dac_controller.v
    Info (12023): Found entity 1: DAC_controller File: D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rom256x16/rom256x16.v
    Info (12023): Found entity 1: rom256x16 File: D:/GitHub/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modules/loop_counter/loop_counter.v
    Info (12023): Found entity 1: loop_counter File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/bpm_counter/bpm_counter.v
    Info (12023): Found entity 1: BPM_counter File: D:/GitHub/ECE241-Project/audio_interface/modules/BPM_counter/BPM_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v
    Info (12023): Found entity 1: avconf File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file modules/audio_generator/audio_generator.v
    Info (12023): Found entity 1: audio_generator File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 1
    Info (12023): Found entity 2: waveform_generator File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 48
    Info (12023): Found entity 3: numerically_controlled_oscillator File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_interface.v
    Info (12023): Found entity 1: audio_interface File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at audio_interface_module.v(154): created implicit net for "CLOCK_50" File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_interface/audio_interface_module.v Line: 154
Warning (10236): Verilog HDL Implicit Net warning at audio_interface.v(83): created implicit net for "A0" File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at audio_interface.v(121): created implicit net for "Clock" File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 121
Warning (10236): Verilog HDL Implicit Net warning at audio_interface.v(122): created implicit net for "nReset" File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 122
Info (12127): Elaborating entity "audio_interface" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at audio_interface.v(83): object "A0" assigned a value but never read File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 83
Warning (10030): Net "nReset" at audio_interface.v(122) has no driver or initial value, using a default initial value '0' File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 122
Warning (10034): Output port "DAC_I2C_A0" at audio_interface.v(44) has no driver File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 44
Info (12128): Elaborating entity "BPM_counter" for hierarchy "BPM_counter:B1" File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 102
Info (12128): Elaborating entity "loop_counter" for hierarchy "loop_counter:L1" File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 110
Warning (10230): Verilog HDL assignment warning at loop_counter.v(25): truncated value with size 32 to match size of target (12) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 25
Warning (10230): Verilog HDL assignment warning at loop_counter.v(39): truncated value with size 32 to match size of target (12) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at loop_counter.v(11): inferring latch(es) for variable "Loops_latched", which holds its previous value in one or more paths through the always construct File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at loop_counter.v(11): inferring latch(es) for variable "total_steps", which holds its previous value in one or more paths through the always construct File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[0]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[1]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[2]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[3]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[4]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[5]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[6]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[7]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[8]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[9]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[10]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "total_steps[11]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "Loops_latched[0]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "Loops_latched[1]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "Loops_latched[2]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "Loops_latched[3]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "Loops_latched[4]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "Loops_latched[5]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "Loops_latched[6]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (10041): Inferred latch for "Loops_latched[7]" at loop_counter.v(11) File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Info (12128): Elaborating entity "audio_generator" for hierarchy "audio_generator:A1" File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 117
Warning (10230): Verilog HDL assignment warning at audio_generator.v(43): truncated value with size 32 to match size of target (16) File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 43
Info (12128): Elaborating entity "waveform_generator" for hierarchy "audio_generator:A1|waveform_generator:W1" File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 21
Info (12128): Elaborating entity "numerically_controlled_oscillator" for hierarchy "audio_generator:A1|waveform_generator:W1|numerically_controlled_oscillator:N1" File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 54
Info (12128): Elaborating entity "rom256x16" for hierarchy "audio_generator:A1|waveform_generator:W1|rom256x16:U1" File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component" File: D:/GitHub/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v Line: 82
Info (12130): Elaborated megafunction instantiation "audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component" File: D:/GitHub/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v Line: 82
Info (12133): Instantiated megafunction "audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub/ECE241-Project/audio_interface/modules/rom256x16/rom256x16.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine256.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_05g1.tdf
    Info (12023): Found entity 1: altsyncram_05g1 File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_05g1" for hierarchy "audio_generator:A1|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DAC_controller" for hierarchy "DAC_controller:DC1" File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 127
Warning (10230): Verilog HDL assignment warning at DAC_controller.v(51): truncated value with size 32 to match size of target (16) File: D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v Line: 51
Info (12128): Elaborating entity "I2C_Controller_DAC" for hierarchy "DAC_controller:DC1|I2C_Controller_DAC:U1" File: D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_Controller_DAC.v(36): truncated value with size 32 to match size of target (1) File: D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v Line: 36
Warning (10230): Verilog HDL assignment warning at I2C_Controller_DAC.v(35): truncated value with size 32 to match size of target (1) File: D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v Line: 35
Warning (10230): Verilog HDL assignment warning at I2C_Controller_DAC.v(49): truncated value with size 32 to match size of target (8) File: D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v Line: 49
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:AC1" File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 158
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:AC1|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: D:/GitHub/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: D:/GitHub/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: D:/GitHub/ECE241-Project/audio_interface/db/scfifo_7ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: D:/GitHub/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/GitHub/ECE241-Project/audio_interface/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/GitHub/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: D:/GitHub/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: D:/GitHub/ECE241-Project/audio_interface/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: D:/GitHub/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: D:/GitHub/ECE241-Project/audio_interface/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: D:/GitHub/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/GitHub/ECE241-Project/audio_interface/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: D:/GitHub/ECE241-Project/audio_interface/db/a_dpfifo_q2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:AC1|Audio_Clock:Audio_Clock" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: D:/GitHub/ECE241-Project/audio_interface/db/audio_clock_altpll.v Line: 30
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:AVC1" File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 165
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:AVC1|I2C_Controller:u0" File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v Line: 91
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 968
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_n3i1.tdf Line: 968
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[0]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 35
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[1]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 56
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[2]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 77
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[3]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[4]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 119
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[5]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 140
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[6]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 161
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[7]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 182
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[8]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 203
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[9]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 224
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[10]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 245
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[11]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 266
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[12]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 287
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[13]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[14]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 329
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[15]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 350
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[0]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 35
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[1]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 56
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[2]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 77
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[3]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[4]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 119
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[5]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 140
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[6]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 161
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[7]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 182
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[8]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 203
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[9]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 224
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[10]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 245
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[11]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 266
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[12]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 287
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[13]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[14]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 329
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[15]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 350
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[0]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 35
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[1]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 56
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[2]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 77
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[3]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[4]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 119
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[5]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 140
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[6]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 161
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[7]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 182
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[8]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 203
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[9]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 224
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[10]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 245
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[11]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 266
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[12]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 287
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[13]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[14]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 329
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[15]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 350
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[0]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 35
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[1]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 56
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[2]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 77
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[3]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[4]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 119
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[5]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 140
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[6]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 161
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[7]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 182
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[8]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 203
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[9]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 224
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[10]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 245
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[11]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 266
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[12]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 287
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[13]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[14]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 329
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[15]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 350
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[0]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 35
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[1]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 56
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[2]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 77
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[3]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[4]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 119
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[5]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 140
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[6]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 161
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[7]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 182
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[8]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 203
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[9]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 224
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[10]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 245
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[11]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 266
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[12]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 287
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[13]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[14]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 329
        Warning (14320): Synthesized away node "audio_generator:A1|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|q_a[15]" File: D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_05g1.tdf Line: 350
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "avconf:AVC1|Ram0" is uninferred due to inappropriate RAM size File: D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v Line: 131
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "audio_generator:A1|Div0" File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 43
Info (12130): Elaborated megafunction instantiation "audio_generator:A1|lpm_divide:Div0" File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 43
Info (12133): Instantiated megafunction "audio_generator:A1|lpm_divide:Div0" with the following parameter: File: D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v Line: 43
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: D:/GitHub/ECE241-Project/audio_interface/db/lpm_divide_ibm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/GitHub/ECE241-Project/audio_interface/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: D:/GitHub/ECE241-Project/audio_interface/db/alt_u_div_mve.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "loop_counter:L1|total_steps[4]" merged with LATCH primitive "loop_counter:L1|Loops_latched[0]" File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
    Info (13026): Duplicate LATCH primitive "loop_counter:L1|total_steps[5]" merged with LATCH primitive "loop_counter:L1|Loops_latched[1]" File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
    Info (13026): Duplicate LATCH primitive "loop_counter:L1|total_steps[6]" merged with LATCH primitive "loop_counter:L1|Loops_latched[2]" File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 11
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "loop_counter:L1|Play" is converted into an equivalent circuit using register "loop_counter:L1|Play~_emulated" and latch "loop_counter:L1|Play~1" File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 4
    Warning (13310): Register "loop_counter:L1|done" is converted into an equivalent circuit using register "loop_counter:L1|done~_emulated" and latch "loop_counter:L1|done~1" File: D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v Line: 8
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DAC_I2C_SCLK" is stuck at VCC File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 43
    Warning (13410): Pin "DAC_I2C_A0" is stuck at GND File: D:/GitHub/ECE241-Project/audio_interface/audio_interface.v Line: 44
Info (286030): Timing-Driven Synthesis is running
Info (17049): 286 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/GitHub/ECE241-Project/audio_interface/output_files/audio_interface.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/GitHub/ECE241-Project/audio_interface/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Info (21057): Implemented 1421 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 15 output pins
    Info (21060): Implemented 5 bidirectional pins
    Info (21061): Implemented 1211 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 178 warnings
    Info: Peak virtual memory: 4944 megabytes
    Info: Processing ended: Wed Nov 12 14:55:23 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub/ECE241-Project/audio_interface/output_files/audio_interface.map.smsg.


