Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,28
design__inferred_latch__count,0
design__instance__count,27232
design__instance__area,221153
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,17
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,222
design__max_cap_violation__count__corner:nom_tt_025C_1v80,3
power__internal__total,0.010155766271054745
power__switching__total,0.004366415087133646
power__leakage__total,2.6758937110571424E-7
power__total,0.014522449113428593
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5318996504906798
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4984717224522296
timing__hold__ws__corner:nom_tt_025C_1v80,0.30822323343805325
timing__setup__ws__corner:nom_tt_025C_1v80,4.277224917535407
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.308223
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.609650
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,714
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,222
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7340772641972271
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6683580544850847
timing__hold__ws__corner:nom_ss_100C_1v60,0.8442116133994597
timing__setup__ws__corner:nom_ss_100C_1v60,3.131991643573102
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.844212
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,3.900622
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,222
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,3
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.44776325581348875
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4234928361191975
timing__hold__ws__corner:nom_ff_n40C_1v95,0.09234369086327503
timing__setup__ws__corner:nom_ff_n40C_1v95,4.732823156233142
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.092344
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9.085999
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,928
design__max_fanout_violation__count,222
design__max_cap_violation__count,12
clock__skew__worst_hold,-0.435758635953308
clock__skew__worst_setup,0.4157544703964018
timing__hold__ws,0.08739131887726695
timing__setup__ws,3.053255512618296
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.087391
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.598253
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 511.36
design__core__bbox,2.76 2.72 679.88 508.64
design__io,45
design__die__area,349075
design__core__area,342569
design__instance__count__stdcell,27232
design__instance__area__stdcell,221153
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.645574
design__instance__utilization__stdcell,0.645574
design__instance__count__class:buffer,11
design__instance__count__class:inverter,321
design__instance__count__class:sequential_cell,3097
design__instance__count__class:multi_input_combinational_cell,14348
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,20707
design__instance__count__class:tap_cell,4888
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,727939
design__violations,0
design__instance__count__class:timing_repair_buffer,3602
design__instance__count__class:clock_buffer,352
design__instance__count__class:clock_inverter,246
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1845
antenna__violating__nets,72
antenna__violating__pins,99
route__antenna_violation__count,72
antenna_diodes_count,367
design__instance__count__class:antenna_cell,367
route__net,21724
route__net__special,2
route__drc_errors__iter:1,16951
route__wirelength__iter:1,859134
route__drc_errors__iter:2,9971
route__wirelength__iter:2,852699
route__drc_errors__iter:3,9743
route__wirelength__iter:3,851280
route__drc_errors__iter:4,2079
route__wirelength__iter:4,850509
route__drc_errors__iter:5,622
route__wirelength__iter:5,850481
route__drc_errors__iter:6,168
route__wirelength__iter:6,850394
route__drc_errors__iter:7,36
route__wirelength__iter:7,850392
route__drc_errors__iter:8,0
route__wirelength__iter:8,850376
route__drc_errors,0
route__wirelength,850376
route__vias,173096
route__vias__singlecut,173096
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,959.095
timing__unannotated_net__count__corner:nom_tt_025C_1v80,280
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,280
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,280
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,222
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5159487427778603
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4878655395534172
timing__hold__ws__corner:min_tt_025C_1v80,0.30359093875909704
timing__setup__ws__corner:min_tt_025C_1v80,4.331640946314165
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.303591
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.604339
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,280
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,416
design__max_fanout_violation__count__corner:min_ss_100C_1v60,222
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7059777406938605
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6504126310521173
timing__hold__ws__corner:min_ss_100C_1v60,0.8376553021644132
timing__setup__ws__corner:min_ss_100C_1v60,3.2230157233119865
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.837655
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.222899
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,280
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,222
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.435758635953308
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4157544703964018
timing__hold__ws__corner:min_ff_n40C_1v95,0.0961358797557376
timing__setup__ws__corner:min_ff_n40C_1v95,4.771973173902342
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.096136
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.082530
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,280
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,33
design__max_fanout_violation__count__corner:max_tt_025C_1v80,222
design__max_cap_violation__count__corner:max_tt_025C_1v80,11
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.547022886915233
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5104634637249604
timing__hold__ws__corner:max_tt_025C_1v80,0.3110547463201379
timing__setup__ws__corner:max_tt_025C_1v80,4.228384873033226
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.311055
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.612126
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,280
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,928
design__max_fanout_violation__count__corner:max_ss_100C_1v60,222
design__max_cap_violation__count__corner:max_ss_100C_1v60,12
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7576972597141465
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6889873311336854
timing__hold__ws__corner:max_ss_100C_1v60,0.850292971211139
timing__setup__ws__corner:max_ss_100C_1v60,3.053255512618296
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.850293
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,3.598253
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,280
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,222
design__max_cap_violation__count__corner:max_ff_n40C_1v95,11
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.45944430116399115
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4329798031552317
timing__hold__ws__corner:max_ff_n40C_1v95,0.08739131887726695
timing__setup__ws__corner:max_ff_n40C_1v95,4.696299482225274
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.087391
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9.085757
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,280
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,280
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000965199
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000113887
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000124078
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000113887
design_powergrid__voltage__worst,0.000113887
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.000113887
design_powergrid__drop__worst__net:VPWR,0.0000965199
design_powergrid__voltage__worst__net:VGND,0.000113887
design_powergrid__drop__worst__net:VGND,0.000113887
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000113999999999999992723702380015282642489182762801647186279296875
ir__drop__worst,0.000096500000000000001033027829944188624722301028668880462646484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
