--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SD_MUX.twx SD_MUX.ncd -o SD_MUX.twr SD_MUX.pcf

Design file:              SD_MUX.ncd
Physical constraint file: SD_MUX.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ENT<0>      |    0.058(R)|    1.316(R)|CLK_BUFGP         |   0.000|
ENT<1>      |    0.360(R)|    1.334(R)|CLK_BUFGP         |   0.000|
ENT<2>      |    0.683(R)|    0.861(R)|CLK_BUFGP         |   0.000|
ENT<3>      |    0.554(R)|    0.751(R)|CLK_BUFGP         |   0.000|
GV1         |    1.585(R)|    0.543(R)|CLK_BUFGP         |   0.000|
GV2         |    2.061(R)|    0.771(R)|CLK_BUFGP         |   0.000|
MST1        |    2.189(R)|    0.353(R)|CLK_BUFGP         |   0.000|
MST2        |    2.314(R)|    0.702(R)|CLK_BUFGP         |   0.000|
RST         |    0.766(R)|    0.899(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DISP<0>     |   10.791(R)|CLK_BUFGP         |   0.000|
DISP<1>     |   11.038(R)|CLK_BUFGP         |   0.000|
DISP<2>     |   10.777(R)|CLK_BUFGP         |   0.000|
DISP<3>     |   10.704(R)|CLK_BUFGP         |   0.000|
DISP<4>     |   10.533(R)|CLK_BUFGP         |   0.000|
DISP<5>     |   10.153(R)|CLK_BUFGP         |   0.000|
DISP<6>     |   10.257(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.159|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 05 21:58:34 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4488 MB



