$date
	Thu Oct 12 15:20:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module JCounter $end
$var wire 4 ! out [3:0] $end
$var wire 1 " reset $end
$var wire 1 # clk $end
$var reg 4 $ outi [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
x"
bx !
$end
#50
0#
#100
1"
1#
#150
0#
#200
b0 !
b0 $
0"
1#
#250
0#
#300
1"
1#
#350
0#
#400
b1000 !
b1000 $
1#
#450
0#
#500
b1100 !
b1100 $
1#
#550
0#
#600
b1110 !
b1110 $
1#
#650
0#
#700
b1111 !
b1111 $
1#
#750
0#
#800
b111 !
b111 $
1#
#850
0#
#900
b11 !
b11 $
1#
#950
0#
#1000
b1 !
b1 $
1#
#1050
0#
#1100
b0 !
b0 $
1#
#1150
0#
#1200
b1000 !
b1000 $
1#
#1250
0#
#1300
b1100 !
b1100 $
1#
#1350
0#
#1400
b1110 !
b1110 $
1#
#1450
0#
#1500
b1111 !
b1111 $
1#
#1550
0#
#1600
b111 !
b111 $
1#
#1650
0#
#1700
b11 !
b11 $
1#
#1750
0#
#1800
b1 !
b1 $
1#
#1850
0#
#1900
b0 !
b0 $
1#
#1950
0#
#2000
b1000 !
b1000 $
1#
#2050
0#
#2100
b1100 !
b1100 $
1#
#2150
0#
#2200
b1110 !
b1110 $
1#
#2250
0#
#2300
b1111 !
b1111 $
1#
#2350
0#
#2400
b111 !
b111 $
1#
#2450
0#
#2500
b11 !
b11 $
1#
#2550
0#
#2600
b1 !
b1 $
1#
#2650
0#
#2700
b0 !
b0 $
1#
#2750
0#
#2800
b1000 !
b1000 $
1#
#2850
0#
#2900
b1100 !
b1100 $
1#
#2950
0#
#3000
b1110 !
b1110 $
1#
#3050
0#
#3100
b1111 !
b1111 $
1#
#3150
0#
#3200
b111 !
b111 $
1#
#3250
0#
#3300
b11 !
b11 $
1#
#3350
0#
#3400
b1 !
b1 $
1#
#3450
0#
#3500
b0 !
b0 $
1#
#3550
0#
#3600
b1000 !
b1000 $
1#
#3650
0#
#3700
b1100 !
b1100 $
1#
#3750
0#
#3800
b1110 !
b1110 $
1#
#3850
0#
#3900
b1111 !
b1111 $
1#
#3950
0#
#4000
b111 !
b111 $
1#
#4050
0#
#4100
b11 !
b11 $
1#
#4150
0#
#4200
b1 !
b1 $
1#
#4250
0#
#4300
b0 !
b0 $
1#
#4350
0#
#4400
b1000 !
b1000 $
1#
#4450
0#
#4500
b1100 !
b1100 $
1#
#4550
0#
#4600
b1110 !
b1110 $
1#
