
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4896 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 305.348 ; gain = 97.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'Inst_mem' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.runs/synth_1/.Xil/Vivado-11200-DESKTOP-RONFFCB/realtime/Inst_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Inst_mem' (1#1) [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.runs/synth_1/.Xil/Vivado-11200-DESKTOP-RONFFCB/realtime/Inst_mem_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'a' does not match port width (8) of module 'Inst_mem' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:80]
WARNING: [Synth 8-689] width (1) of port connection 'spo' does not match port width (32) of module 'Inst_mem' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:84]
WARNING: [Synth 8-350] instance 'u_ins_mem' of module 'Inst_mem' requires 5 connections, but only 2 given [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:79]
INFO: [Synth 8-638] synthesizing module 'control' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:23]
	Parameter A_NOP bound to: 3'b000 
	Parameter A_ADD bound to: 6'b100000 
	Parameter A_ADDU bound to: 6'b100001 
	Parameter A_SUB bound to: 6'b100010 
	Parameter A_SUBU bound to: 6'b100011 
	Parameter A_AND bound to: 6'b100100 
	Parameter A_OR bound to: 6'b100101 
	Parameter A_XOR bound to: 6'b100110 
	Parameter A_NOR bound to: 6'b100111 
	Parameter A_SLT bound to: 6'b101010 
	Parameter IS_POSIT bound to: 6'b111111 
	Parameter LW bound to: 6'b100011 
	Parameter SW bound to: 6'b101011 
	Parameter RTYPE bound to: 6'b000000 
	Parameter ADDI bound to: 6'b001000 
	Parameter BEQ bound to: 6'b000100 
	Parameter BGTZ bound to: 6'b000111 
	Parameter JUMP bound to: 6'b000010 
INFO: [Synth 8-256] done synthesizing module 'control' (2#1) [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'Funct' does not match port width (5) of module 'control' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-689] width (3) of port connection 'ALUControl' does not match port width (6) of module 'control' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:98]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/REG_FILE.v:23]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (3#1) [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/REG_FILE.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/ALU.v:23]
	Parameter A_NOP bound to: 3'b000 
	Parameter A_ADD bound to: 6'b100000 
	Parameter A_ADDU bound to: 6'b100001 
	Parameter A_SUB bound to: 6'b100010 
	Parameter A_SUBU bound to: 6'b100011 
	Parameter A_AND bound to: 6'b100100 
	Parameter A_OR bound to: 6'b100101 
	Parameter A_XOR bound to: 6'b100110 
	Parameter A_NOR bound to: 6'b100111 
	Parameter A_SLT bound to: 6'b101010 
	Parameter A_SLTU bound to: 6'b101011 
	Parameter IS_POSIT bound to: 6'b111111 
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'alu_a' does not match port width (32) of module 'ALU' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:205]
WARNING: [Synth 8-689] width (1) of port connection 'alu_b' does not match port width (32) of module 'ALU' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:206]
WARNING: [Synth 8-689] width (3) of port connection 'alu_op' does not match port width (6) of module 'ALU' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:207]
WARNING: [Synth 8-689] width (1) of port connection 'alu_out' does not match port width (32) of module 'ALU' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:208]
WARNING: [Synth 8-350] instance 'u_ALU' of module 'ALU' requires 5 connections, but only 4 given [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:204]
INFO: [Synth 8-638] synthesizing module 'data_mem' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.runs/synth_1/.Xil/Vivado-11200-DESKTOP-RONFFCB/realtime/data_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_mem' (5#1) [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.runs/synth_1/.Xil/Vivado-11200-DESKTOP-RONFFCB/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'data_mem' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:217]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (8) of module 'data_mem' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:219]
INFO: [Synth 8-638] synthesizing module 'hazard' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-256] done synthesizing module 'hazard' (6#1) [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/hazard.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'WriteRegM' does not match port width (5) of module 'hazard' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:252]
WARNING: [Synth 8-689] width (3) of port connection 'BranchD' does not match port width (1) of module 'hazard' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:260]
WARNING: [Synth 8-689] width (2) of port connection 'ForwardAE' does not match port width (3) of module 'hazard' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:265]
WARNING: [Synth 8-689] width (2) of port connection 'ForwardBE' does not match port width (3) of module 'hazard' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:266]
WARNING: [Synth 8-3848] Net data_mem_out in module/entity top does not have driver. [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:225]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 341.758 ; gain = 134.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 341.758 ; gain = 134.227
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Inst_mem' instantiated as 'u_ins_mem' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:79]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'data_mem' instantiated as 'u_data_mem' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:216]
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.runs/synth_1/.Xil/Vivado-11200-DESKTOP-RONFFCB/dcp/Inst_mem_in_context.xdc] for cell 'u_ins_mem'
Finished Parsing XDC File [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.runs/synth_1/.Xil/Vivado-11200-DESKTOP-RONFFCB/dcp/Inst_mem_in_context.xdc] for cell 'u_ins_mem'
Parsing XDC File [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.runs/synth_1/.Xil/Vivado-11200-DESKTOP-RONFFCB/dcp_2/data_mem_in_context.xdc] for cell 'u_data_mem'
Finished Parsing XDC File [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.runs/synth_1/.Xil/Vivado-11200-DESKTOP-RONFFCB/dcp_2/data_mem_in_context.xdc] for cell 'u_data_mem'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 643.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 643.672 ; gain = 436.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 643.672 ; gain = 436.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 643.672 ; gain = 436.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/ALU.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_rd1E_reg' and it is trimmed from '32' to '1' bits. [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:184]
WARNING: [Synth 8-3936] Found unconnected internal register 'SignImmE_reg' and it is trimmed from '32' to '1' bits. [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:191]
INFO: [Synth 8-5544] ROM "PCSrcD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/control.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrcD_reg' [D:/study/COD/lab/lab7_cpu_pipeline/lab7/lab7.srcs/sources_1/new/top.v:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 643.672 ; gain = 436.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
Module REG_FILE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 643.672 ; gain = 436.141
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 643.672 ; gain = 436.141
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 643.672 ; gain = 436.141

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u_control/ALUControl_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_control/ALUControl_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_control/ALUControl_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_control/ALUControl_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_control/ALUControl_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_control/ALUControl_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_control/ALUSrc_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (WriteRegM_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (RsE_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (RsE_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (RsE_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (RsE_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (RsE_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUControlE_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUControlE_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUControlE_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (reg_rd1E_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ALUSrcE_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SignImmE_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 643.672 ; gain = 436.141
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 643.672 ; gain = 436.141

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
