// Seed: 1557842741
module module_0 #(
    parameter id_1 = 32'd5,
    parameter id_1 = 32'd25
);
  localparam [-1 'b0 |  -1  |  1 : 1 'b0 ^  1] id_1 = 1;
  wire id_2;
  wire [id_1 : 1 'b0] id_3;
  logic [7:0] id_4;
  if (id_1) assign id_2 = id_2;
  else wire [-1 : -1] id_5;
  parameter id_6 = -1;
  defparam id_1.id_1 = id_1;
  assign id_4[1] = id_4;
  wire [1 : 1] id_7;
  id_8 :
  assert property (@(negedge id_6) -1)
  else;
  parameter id_9 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout logic [7:0] id_6;
  input wire _id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6[1] = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
