#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Oct 10 14:15:05 2017
# Process ID: 3524
# Current directory: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3140 D:\DEL\EE2020\EE2020 Lab And Project Files\Project Files\ProjectTemplate@MyWorkDirectory\audio_effects\audio_effects.xpr
# Log file: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/vivado.log
# Journal file: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects'
INFO: [Project 1-313] Project file moved from 'C:/Users/elechuad/Desktop/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 691.941 ; gain = 71.168
update_compile_order -fileset sources_1
close [ open {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v} w ]
add_files {{D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:31 ; elapsed = 01:07:15 . Memory (MB): peak = 774.609 ; gain = 566.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (2#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (3#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
WARNING: [Synth 8-3848] Net clk_50M in module/entity AUDIO_FX_TOP does not have driver. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:31]
WARNING: [Synth 8-3848] Net speaker_out in module/entity AUDIO_FX_TOP does not have driver. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:46]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (4#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:31 ; elapsed = 01:07:16 . Memory (MB): peak = 810.992 ; gain = 602.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:CLK to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[11] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[10] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[9] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[8] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[7] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[6] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[5] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[4] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[3] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[2] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[1] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[0] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 01:07:16 . Memory (MB): peak = 810.992 ; gain = 602.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:43 ; elapsed = 01:07:37 . Memory (MB): peak = 1128.219 ; gain = 919.930
12 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1128.219 ; gain = 367.484
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Tue Oct 10 15:23:13 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 10 15:23:57 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 10 15:25:04 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
close [ open {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v} w ]
add_files {{D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:27 ; elapsed = 01:31:10 . Memory (MB): peak = 1128.621 ; gain = 920.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (1#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:28 ; elapsed = 01:31:11 . Memory (MB): peak = 1130.758 ; gain = 922.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:28 ; elapsed = 01:31:11 . Memory (MB): peak = 1130.758 ; gain = 922.469
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'J_MIC3_Pin1'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J_MIC3_Pin1'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J_MIC3_Pin3'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J_MIC3_Pin3'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J_MIC3_Pin4'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'J_MIC3_Pin4'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1194.582 ; gain = 65.961
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:25]
[Tue Oct 10 15:47:05 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 10 15:47:52 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port MIC_in is not allowed [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:05 ; elapsed = 01:42:46 . Memory (MB): peak = 1194.582 ; gain = 986.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (4#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:05 ; elapsed = 01:42:47 . Memory (MB): peak = 1194.582 ; gain = 986.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:05 ; elapsed = 01:42:47 . Memory (MB): peak = 1194.582 ; gain = 986.293
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1215.930 ; gain = 21.348
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Tue Oct 10 15:58:31 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 10 15:59:13 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 10 16:00:26 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:20 ; elapsed = 01:46:32 . Memory (MB): peak = 1215.930 ; gain = 1007.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (4#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:21 ; elapsed = 01:46:32 . Memory (MB): peak = 1215.930 ; gain = 1007.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:21 ; elapsed = 01:46:33 . Memory (MB): peak = 1215.930 ; gain = 1007.641
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1221.652 ; gain = 5.723
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Tue Oct 10 16:02:06 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 10 16:02:48 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 10 16:04:07 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port MIC_in is not allowed [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:41 ; elapsed = 01:55:08 . Memory (MB): peak = 1221.652 ; gain = 1013.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (4#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:42 ; elapsed = 01:55:09 . Memory (MB): peak = 1221.652 ; gain = 1013.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:42 ; elapsed = 01:55:09 . Memory (MB): peak = 1221.652 ; gain = 1013.363
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:7]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1229.898 ; gain = 8.246
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:7]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.898 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:8]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.898 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:10]
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:10]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.371 ; gain = 0.473
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:9]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.371 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:9]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.371 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:9]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.371 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:1]
[Tue Oct 10 16:20:46 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 10 16:21:27 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 10 16:22:31 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:9]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.371 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:1]
[Tue Oct 10 16:24:39 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 10 16:25:20 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 10 16:26:23 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLOCK'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:8]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1230.371 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:1]
[Tue Oct 10 16:30:14 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 10 16:31:24 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 10 16:32:36 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
remove_files -fileset constrs_1 {{D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc}}
file delete -force {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc}
WARNING: [filemgmt 20-1445] Cannot import file 'D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -fileset constrs_1 -norecurse {{D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc}}
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'lMIC_in[8]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:183]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:183]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:1]
[Tue Oct 10 16:46:08 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 10 16:46:48 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 10 16:47:51 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714402A
set_property PROGRAM.FILE {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_hw
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port MIC_in is not allowed [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:19 ; elapsed = 02:37:55 . Memory (MB): peak = 1260.250 ; gain = 1051.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (4#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
WARNING: [Synth 8-689] width (1) of port connection 'DATA1' does not match port width (12) of module 'DA2RefComp' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (5#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:19 ; elapsed = 02:37:55 . Memory (MB): peak = 1281.441 ; gain = 1073.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:19 ; elapsed = 02:37:55 . Memory (MB): peak = 1281.441 ; gain = 1073.152
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:183]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1354.359 ; gain = 94.109
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Tue Oct 10 16:53:26 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
reset_run synth_1
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:182]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v" into library work [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:1]
[Tue Oct 10 16:53:48 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
launch_runs impl_1
[Tue Oct 10 16:54:30 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 10 16:55:36 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1354.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714402A
set_property PROGRAM.FILE {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:48 ; elapsed = 02:49:09 . Memory (MB): peak = 1354.359 ; gain = 1146.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (4#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
WARNING: [Synth 8-3848] Net speaker_out in module/entity AUDIO_FX_TOP does not have driver. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:47]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (5#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:49 ; elapsed = 02:49:10 . Memory (MB): peak = 1354.359 ; gain = 1146.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[11] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[10] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[9] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[8] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[7] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[6] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[5] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[4] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[3] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[2] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[1] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[0] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:49 ; elapsed = 02:49:10 . Memory (MB): peak = 1354.359 ; gain = 1146.070
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'MIC_in[0]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[0]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[1]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[1]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[2]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[2]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[3]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[3]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[4]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[4]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[5]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[5]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[6]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[6]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[7]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[7]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[8]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[8]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[9]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[9]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[10]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[10]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[11]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_in[11]'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:182]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.051 ; gain = 4.691
INFO: [Common 17-344] 'refresh_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:59 ; elapsed = 02:50:23 . Memory (MB): peak = 1359.051 ; gain = 1150.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (4#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
WARNING: [Synth 8-3848] Net speaker_out in module/entity AUDIO_FX_TOP does not have driver. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:47]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (5#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:00 ; elapsed = 02:50:24 . Memory (MB): peak = 1359.051 ; gain = 1150.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[11] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[10] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[9] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[8] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[7] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[6] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[5] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[4] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[3] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[2] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[1] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA1[0] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:00 ; elapsed = 02:50:24 . Memory (MB): peak = 1359.051 ; gain = 1150.762
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:181]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:07:03 ; elapsed = 02:50:26 . Memory (MB): peak = 1359.051 ; gain = 1150.762
13 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1359.051 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:09 ; elapsed = 02:52:21 . Memory (MB): peak = 1359.051 ; gain = 1150.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (4#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (5#1) [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:10 ; elapsed = 02:52:21 . Memory (MB): peak = 1359.051 ; gain = 1150.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:10 ; elapsed = 02:52:22 . Memory (MB): peak = 1359.051 ; gain = 1150.762
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:181]
Finished Parsing XDC File [D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.551 ; gain = 6.500
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 10 17:07:53 2017] Launched synth_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/synth_1/runme.log
[Tue Oct 10 17:07:53 2017] Launched impl_1...
Run output will be captured here: D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.551 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714402A
set_property PROGRAM.FILE {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/DEL/EE2020/EE2020 Lab And Project Files/Project Files/ProjectTemplate@MyWorkDirectory/audio_effects/audio_effects.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714402A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 17:14:10 2017...
