<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mprj_io</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_mprj_io'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mprj_io')">mprj_io</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod65.html#Toggle" > 56.64</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/package/caravel/verilog/rtl/mprj_io.v')">/home/rady/caravel/package/caravel/verilog/rtl/mprj_io.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3786"  onclick="showContent('inst_tag_3786')">caravel_top.uut.padframe.mprj_pads</a></td>
<td class="s5 cl rt"> 56.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod65.html#Toggle" > 56.64</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_mprj_io'>
<hr>
<a name="inst_tag_3786"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_3786" >caravel_top.uut.padframe.mprj_pads</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 56.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod65.html#Toggle" > 56.64</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 50.14</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 59.21</td>
<td class="s4 cl rt"> 40.79</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod76.html#inst_tag_4045" >padframe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3796" id="tag_urg_inst_3796">area1_io_pad[0]</a></td>
<td class="s4 cl rt"> 49.09</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 39.53</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3806" id="tag_urg_inst_3806">area1_io_pad[10]</a></td>
<td class="s4 cl rt"> 49.02</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 39.24</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3807" id="tag_urg_inst_3807">area1_io_pad[11]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3808" id="tag_urg_inst_3808">area1_io_pad[12]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3809" id="tag_urg_inst_3809">area1_io_pad[13]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3810" id="tag_urg_inst_3810">area1_io_pad[14]</a></td>
<td class="s4 cl rt"> 48.80</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3811" id="tag_urg_inst_3811">area1_io_pad[15]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3812" id="tag_urg_inst_3812">area1_io_pad[16]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3813" id="tag_urg_inst_3813">area1_io_pad[17]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3814" id="tag_urg_inst_3814">area1_io_pad[18]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3797" id="tag_urg_inst_3797">area1_io_pad[1]</a></td>
<td class="s5 cl rt"> 50.65</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 39.53</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3798" id="tag_urg_inst_3798">area1_io_pad[2]</a></td>
<td class="s4 cl rt"> 49.02</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 39.24</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3799" id="tag_urg_inst_3799">area1_io_pad[3]</a></td>
<td class="s5 cl rt"> 50.36</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3800" id="tag_urg_inst_3800">area1_io_pad[4]</a></td>
<td class="s4 cl rt"> 49.02</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 39.24</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3801" id="tag_urg_inst_3801">area1_io_pad[5]</a></td>
<td class="s5 cl rt"> 50.58</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 39.24</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3802" id="tag_urg_inst_3802">area1_io_pad[6]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3803" id="tag_urg_inst_3803">area1_io_pad[7]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3804" id="tag_urg_inst_3804">area1_io_pad[8]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3805" id="tag_urg_inst_3805">area1_io_pad[9]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3815" id="tag_urg_inst_3815">area2_io_pad[0]</a></td>
<td class="s4 cl rt"> 48.80</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3825" id="tag_urg_inst_3825">area2_io_pad[10]</a></td>
<td class="s4 cl rt"> 48.80</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3826" id="tag_urg_inst_3826">area2_io_pad[11]</a></td>
<td class="s5 cl rt"> 50.36</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3827" id="tag_urg_inst_3827">area2_io_pad[12]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3828" id="tag_urg_inst_3828">area2_io_pad[13]</a></td>
<td class="s5 cl rt"> 50.36</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3829" id="tag_urg_inst_3829">area2_io_pad[14]</a></td>
<td class="s4 cl rt"> 48.80</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3830" id="tag_urg_inst_3830">area2_io_pad[15]</a></td>
<td class="s5 cl rt"> 50.36</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3831" id="tag_urg_inst_3831">area2_io_pad[16]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3832" id="tag_urg_inst_3832">area2_io_pad[17]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3833" id="tag_urg_inst_3833">area2_io_pad[18]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3816" id="tag_urg_inst_3816">area2_io_pad[1]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3817" id="tag_urg_inst_3817">area2_io_pad[2]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3818" id="tag_urg_inst_3818">area2_io_pad[3]</a></td>
<td class="s5 cl rt"> 50.36</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3819" id="tag_urg_inst_3819">area2_io_pad[4]</a></td>
<td class="s4 cl rt"> 49.02</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 39.24</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3820" id="tag_urg_inst_3820">area2_io_pad[5]</a></td>
<td class="s5 cl rt"> 50.58</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 39.24</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3821" id="tag_urg_inst_3821">area2_io_pad[6]</a></td>
<td class="s4 cl rt"> 48.80</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.37</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3822" id="tag_urg_inst_3822">area2_io_pad[7]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3823" id="tag_urg_inst_3823">area2_io_pad[8]</a></td>
<td class="s4 cl rt"> 48.87</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod68.html#inst_tag_3824" id="tag_urg_inst_3824">area2_io_pad[9]</a></td>
<td class="s5 cl rt"> 50.43</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mprj_io'>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod65.html" >mprj_io</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">10</td>
<td class="rt">25.64 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">1702</td>
<td class="rt">964</td>
<td class="rt">56.64 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">851</td>
<td class="rt">664</td>
<td class="rt">78.03 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">851</td>
<td class="rt">300</td>
<td class="rt">35.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">33</td>
<td class="rt">6</td>
<td class="rt">18.18 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1514</td>
<td class="rt">928</td>
<td class="rt">61.29 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">757</td>
<td class="rt">646</td>
<td class="rt">85.34 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">757</td>
<td class="rt">282</td>
<td class="rt">37.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">188</td>
<td class="rt">36</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">18</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">18</td>
<td class="rt">19.15 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vssa</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vdda1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssa1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vssa2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>vssio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>analog_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>analog_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>porb_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>vccd_conb[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>io[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>io_out[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/hk_regs_wr_spi">*T19</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span>,<span title = "compilation/simv/hk_regs_wr_spi">T19</span>,<span title = "compilation/simv/mgmt_pass_thru_rd">T6</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[9:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/user_pass_thru_connection">*T26</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[22:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[24:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[37:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span>,<span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>enh[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[6]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[12:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[30:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[31]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[35:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[36]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>ib_mode_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>vtrip_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>slow_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>holdover[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>analog_en[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>analog_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>analog_pol[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[6:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">*T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">*T17</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">*T3</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span>,<span title = "compilation/simv/bitbang_cpu_all_i">*T17</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[15]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[20:19]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[23:22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[28:25]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[30]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/user_pass_thru_connection">*T26</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[32:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/user_pass_thru_connection">T26</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[34:33]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[36:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[38:37]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[42:40]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[46:45]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[49:48]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[52:51]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[55:54]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[57:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[58]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[61:60]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[66:64]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[69]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[72]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[74:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[78:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[82:79]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[85:84]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[87:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[88]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[90]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[93:91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[96:94]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[98:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[99]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/spi_master_temp">*T29</span>,<span title = "compilation/simv/bitbang_cpu_all_o">*T14</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[103]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">*T1</span>,<span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/bitbang_spi_i">*T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[106:105]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">*T2</span>,<span title = "compilation/simv/spi_master_temp">*T29</span>,<span title = "compilation/simv/bitbang_cpu_all_o">*T14</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[108:107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/spi_master_temp">T29</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[112:109]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">*T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">*T17</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[113]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/uart_rx">T22</span></td>
<td>INPUT</td>
</tr><tr>
<td>io_in[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>io_in_3v3[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/debug">T30</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>analog_io[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
<td>INOUT</td>
</tr><tr>
<td>analog_noesd_io[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/IRQ_external">T25</span></td>
<td>INOUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>loop0_io[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>loop1_io[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_connect_1a[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr>
<td>no_connect_1b[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr>
<td>no_connect_2a[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr><tr>
<td>no_connect_2b[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_3786">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_mprj_io">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
