Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Mar  8 16:44:07 2022
| Host         : discovery running 64-bit Ubuntu 21.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.832ns  (logic 5.148ns (52.355%)  route 4.685ns (47.645%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          1.775     3.259    hex2seg/LED_OBUF[1]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.124     3.383 r  hex2seg/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.910     6.293    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539     9.832 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     9.832    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 5.128ns (52.283%)  route 4.680ns (47.717%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW_IBUF[3]_inst/O
                         net (fo=10, routed)          2.028     3.497    hex2seg/LED_OBUF[3]
    SLICE_X0Y34          LUT4 (Prop_lut4_I0_O)        0.124     3.621 r  hex2seg/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.652     6.273    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536     9.809 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.809    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 5.150ns (52.931%)  route 4.580ns (47.069%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=10, routed)          1.663     3.154    hex2seg/LED_OBUF[0]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.124     3.278 r  hex2seg/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.917     6.195    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536     9.730 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     9.730    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.551ns  (logic 5.150ns (53.920%)  route 4.401ns (46.080%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=10, routed)          2.033     3.524    LED_OBUF[0]
    SLICE_X0Y34          LUT4 (Prop_lut4_I0_O)        0.124     3.648 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.368     6.016    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.535     9.551 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.551    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 5.347ns (57.097%)  route 4.017ns (42.903%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  SW_IBUF[3]_inst/O
                         net (fo=10, routed)          2.028     3.497    hex2seg/LED_OBUF[3]
    SLICE_X0Y34          LUT4 (Prop_lut4_I0_O)        0.152     3.649 r  hex2seg/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.989     5.638    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.726     9.364 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     9.364    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 5.145ns (55.460%)  route 4.132ns (44.540%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          1.774     3.258    hex2seg/LED_OBUF[1]
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.124     3.382 r  hex2seg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.358     5.740    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536     9.276 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.276    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 5.389ns (58.353%)  route 3.846ns (41.647%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=10, routed)          2.033     3.524    LED_OBUF[0]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.152     3.676 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813     5.489    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.746     9.236 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.236    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.141ns  (logic 5.348ns (58.508%)  route 3.793ns (41.492%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=10, routed)          1.663     3.154    hex2seg/LED_OBUF[0]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.150     3.304 r  hex2seg/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.130     5.434    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.708     9.141 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     9.141    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 5.380ns (59.610%)  route 3.645ns (40.390%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          1.774     3.258    hex2seg/LED_OBUF[1]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.154     3.412 r  hex2seg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.871     5.283    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.741     9.025 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.025    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.710ns  (logic 5.003ns (64.891%)  route 2.707ns (35.109%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          2.707     4.177    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533     7.710 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.710    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.464ns (73.252%)  route 0.535ns (26.748%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=10, routed)          0.535     0.771    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.227     1.998 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.998    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.496ns (74.242%)  route 0.519ns (25.758%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          0.519     0.771    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.015 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.015    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.484ns (73.223%)  route 0.543ns (26.777%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=10, routed)          0.543     0.801    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     2.026 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.026    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.472ns (68.467%)  route 0.678ns (31.533%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          0.678     0.916    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     2.150 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.150    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.593ns (63.597%)  route 0.912ns (36.403%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          0.483     0.721    hex2seg/LED_OBUF[2]
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.051     0.772 r  hex2seg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.429     1.201    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.304     2.505 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     2.505    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.589ns (61.178%)  route 1.008ns (38.822%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          0.614     0.852    LED_OBUF[2]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.044     0.896 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.290    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.307     2.598 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.598    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.551ns (59.333%)  route 1.063ns (40.667%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          0.534     0.772    hex2seg/LED_OBUF[2]
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.044     0.816 r  hex2seg/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.529     1.345    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.269     2.613 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     2.613    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.520ns (57.438%)  route 1.127ns (42.562%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          0.483     0.721    hex2seg/LED_OBUF[2]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.045     0.766 r  hex2seg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.644     1.410    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.237     2.647 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     2.647    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.587ns (59.064%)  route 1.100ns (40.936%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          0.586     0.838    hex2seg/LED_OBUF[1]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.049     0.887 r  hex2seg/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.514     1.401    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.286     2.687 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     2.687    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.519ns (54.813%)  route 1.252ns (45.187%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          0.614     0.852    LED_OBUF[2]
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.897 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.638     1.535    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.236     2.771 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.771    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





