// Seed: 1989709175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2 & 1'd0;
  wire id_9, id_10, id_11, id_12;
  wire id_13;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input uwire id_2,
    output wire id_3,
    input uwire id_4,
    output tri1 id_5,
    output tri id_6,
    input wand id_7,
    input supply0 id_8
);
  supply0 id_10, id_11, id_12 = id_7;
  wire id_13, id_14, id_15;
  module_0(
      id_13, id_15, id_14, id_13, id_15, id_15, id_15, id_14
  );
  assign id_1 = 1'b0;
endmodule
