<stg><name>flightmain</name>


<trans_list>

<trans id="663" from="1" to="2">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="2" to="3">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="3" to="4">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="4" to="5">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="5" to="6">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="6" to="7">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="7" to="8">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="8" to="9">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="9" to="10">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="10" to="11">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="11" to="12">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="12" to="13">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="13" to="14">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="14" to="15">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="15" to="16">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="16" to="17">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="17" to="18">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="18" to="19">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="19" to="20">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="20" to="21">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="21" to="22">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="22" to="23">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="23" to="24">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="24" to="25">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %rcCmdIn_V_addr_1 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:17  %p_Val2_s = load i16* %rcCmdIn_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:17  %p_Val2_s = load i16* %rcCmdIn_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18  %ret_V = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_s, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:19  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:20  %tmp_22 = trunc i16 %p_Val2_s to i13

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:21  %tmp_2 = icmp eq i13 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:22  %ret_V_1 = add i3 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:23  %p_s = select i1 %tmp_2, i3 %ret_V, i3 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:24  %p_6 = select i1 %tmp_21, i3 %p_s, i3 %ret_V

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26  %rcCmdIn_V_addr_2 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:27  %p_Val2_1 = load i16* %rcCmdIn_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %rcCmdIn_V_addr = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:25  %tmp_4 = icmp eq i3 %p_6, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:27  %p_Val2_1 = load i16* %rcCmdIn_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28  %ret_V_2 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_1, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:29  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:30  %tmp_24 = trunc i16 %p_Val2_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:31  %tmp_8 = icmp eq i13 %tmp_24, 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:32  %ret_V_3 = add i3 1, %ret_V_2

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:33  %p_1 = select i1 %tmp_8, i3 %ret_V_2, i3 %ret_V_3

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:34  %p_7 = select i1 %tmp_23, i3 %p_1, i3 %ret_V_2

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:35  br i1 %tmp_4, label %ap_fixed_base.exit544, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit:0  %rcCmdIn_V_addr_7 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_7"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit:1  %rcCmdIn_V_load_5 = load i16* %rcCmdIn_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit534:0  %rcCmdIn_V_addr_6 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_6"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit534:1  %rcCmdIn_V_load_4 = load i16* %rcCmdIn_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="3">
<![CDATA[
.preheader375.0:0  %rcCmdIn_V_load = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit:1  %rcCmdIn_V_load_5 = load i16* %rcCmdIn_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit:4  %rcCmdIn_V_addr_9 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_9"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit:5  %rcCmdIn_V_load_7 = load i16* %rcCmdIn_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_7"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit534:1  %rcCmdIn_V_load_4 = load i16* %rcCmdIn_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit534:4  %rcCmdIn_V_addr_8 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_8"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit534:5  %rcCmdIn_V_load_6 = load i16* %rcCmdIn_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="3">
<![CDATA[
.preheader375.0:0  %rcCmdIn_V_load = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader375.0:1  %OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader375.0:3  %rcCmdIn_V_addr_3 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="3">
<![CDATA[
.preheader375.0:4  %rcCmdIn_V_load_1 = load i16* %rcCmdIn_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit:5  %rcCmdIn_V_load_7 = load i16* %rcCmdIn_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_7"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit:11  %rcCmdIn_V_load_12 = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_12"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit534:5  %rcCmdIn_V_load_6 = load i16* %rcCmdIn_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_6"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit534:11  %rcCmdIn_V_load_8 = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_8"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader375.0:2  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %rcCmdIn_V_load, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="3">
<![CDATA[
.preheader375.0:4  %rcCmdIn_V_load_1 = load i16* %rcCmdIn_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader375.0:6  %rcCmdIn_V_addr_4 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_4"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="3">
<![CDATA[
.preheader375.0:7  %rcCmdIn_V_load_2 = load i16* %rcCmdIn_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:2  %phitmp = icmp sgt i16 %rcCmdIn_V_load_5, 4176

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:3  %not_tmp_5 = icmp slt i16 %rcCmdIn_V_load_5, 4015

]]></Node>
<StgValue><ssdm name="not_tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:6  %phitmp3 = icmp sgt i16 %rcCmdIn_V_load_7, 4176

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:7  %not_tmp_6 = icmp slt i16 %rcCmdIn_V_load_7, 4015

]]></Node>
<StgValue><ssdm name="not_tmp_6"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit:8  %tmp2 = or i1 %phitmp, %not_tmp_5

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit:9  %tmp3 = or i1 %not_tmp_6, %phitmp3

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit:10  %brmerge1 = or i1 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit:11  %rcCmdIn_V_load_12 = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_12"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit:15  br i1 %brmerge1, label %.preheader.0, label %ap_fixed_base.exit432

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit432:0  %rcCmdIn_V_addr_13 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_13"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit432:1  %rcCmdIn_V_load_14 = load i16* %rcCmdIn_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_14"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:4  %rcCmdIn_V_addr_12 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_12"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="3">
<![CDATA[
.preheader.0:5  %rcCmdIn_V_load_15 = load i16* %rcCmdIn_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_15"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit534:2  %phitmp1 = icmp sgt i16 %rcCmdIn_V_load_4, 4176

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit534:3  %not_tmp_3 = icmp slt i16 %rcCmdIn_V_load_4, 4015

]]></Node>
<StgValue><ssdm name="not_tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit534:6  %phitmp2 = icmp sgt i16 %rcCmdIn_V_load_6, 4176

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit534:7  %not_tmp_s = icmp slt i16 %rcCmdIn_V_load_6, 4015

]]></Node>
<StgValue><ssdm name="not_tmp_s"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit534:8  %tmp = or i1 %phitmp1, %not_tmp_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit534:9  %tmp1 = or i1 %not_tmp_s, %phitmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit534:10  %brmerge = or i1 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit534:11  %rcCmdIn_V_load_8 = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_8"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit534:15  br i1 %brmerge, label %.preheader373.0, label %ap_fixed_base.exit442

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit442:0  %rcCmdIn_V_addr_11 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_11"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit442:1  %rcCmdIn_V_load_10 = load i16* %rcCmdIn_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_10"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader373.0:4  %rcCmdIn_V_addr_10 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_10"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="3">
<![CDATA[
.preheader373.0:5  %rcCmdIn_V_load_11 = load i16* %rcCmdIn_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_11"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader375.0:5  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %rcCmdIn_V_load_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="3">
<![CDATA[
.preheader375.0:7  %rcCmdIn_V_load_2 = load i16* %rcCmdIn_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader375.0:9  %rcCmdIn_V_addr_5 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_5"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="3">
<![CDATA[
.preheader375.0:10  %rcCmdIn_V_load_3 = load i16* %rcCmdIn_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit:12  %OUT_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req6"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit432:1  %rcCmdIn_V_load_14 = load i16* %rcCmdIn_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_14"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit432:22  br label %.loopexit376_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="3">
<![CDATA[
.preheader.0:5  %rcCmdIn_V_load_15 = load i16* %rcCmdIn_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_15"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:10  br label %.loopexit376_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit534:12  %OUT_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req8"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="3">
<![CDATA[
ap_fixed_base.exit442:1  %rcCmdIn_V_load_10 = load i16* %rcCmdIn_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_10"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit442:22  br label %.loopexit376_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="3">
<![CDATA[
.preheader373.0:5  %rcCmdIn_V_load_11 = load i16* %rcCmdIn_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_11"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.preheader373.0:10  br label %.loopexit376_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader375.0:8  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %rcCmdIn_V_load_2, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="3">
<![CDATA[
.preheader375.0:10  %rcCmdIn_V_load_3 = load i16* %rcCmdIn_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load_3"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader375.0:15  br label %.loopexit376_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit468:23  br label %.loopexit376_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit544:23  br label %.loopexit376_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:4  %p_Val2_2 = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:50  %tmp_11 = sext i3 %p_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:51  %test_addr_4 = getelementptr [4096 x i32]* %test, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="test_addr_4"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:52  store i32 %tmp_11, i32* %test_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %test_addr = getelementptr [4096 x i32]* %test, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="test_addr"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit:13  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %rcCmdIn_V_load_12, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit534:13  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %rcCmdIn_V_load_8, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader375.0:11  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %rcCmdIn_V_load_3, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16">
<![CDATA[
.loopexit376_ifconv:0  %p_Val2_9 = phi i16 [ 4096, %ap_fixed_base.exit544 ], [ %rcCmdIn_V_load_3, %.preheader375.0 ], [ 4096, %ap_fixed_base.exit468 ], [ %rcCmdIn_V_load_11, %.preheader373.0 ], [ %rcCmdIn_V_load_10, %ap_fixed_base.exit442 ], [ %rcCmdIn_V_load_15, %.preheader.0 ], [ %rcCmdIn_V_load_14, %ap_fixed_base.exit432 ]

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16">
<![CDATA[
.loopexit376_ifconv:1  %p_Val2_6 = phi i16 [ 4096, %ap_fixed_base.exit544 ], [ %rcCmdIn_V_load_2, %.preheader375.0 ], [ 4096, %ap_fixed_base.exit468 ], [ %rcCmdIn_V_load_6, %.preheader373.0 ], [ 4096, %ap_fixed_base.exit442 ], [ %rcCmdIn_V_load_7, %.preheader.0 ], [ 4096, %ap_fixed_base.exit432 ]

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16">
<![CDATA[
.loopexit376_ifconv:2  %p_Val2_8 = phi i16 [ 4096, %ap_fixed_base.exit544 ], [ %rcCmdIn_V_load_1, %.preheader375.0 ], [ 4096, %ap_fixed_base.exit468 ], [ %rcCmdIn_V_load_4, %.preheader373.0 ], [ 4096, %ap_fixed_base.exit442 ], [ %rcCmdIn_V_load_5, %.preheader.0 ], [ 4096, %ap_fixed_base.exit432 ]

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16">
<![CDATA[
.loopexit376_ifconv:3  %p_Val2_7 = phi i16 [ 0, %ap_fixed_base.exit544 ], [ %rcCmdIn_V_load, %.preheader375.0 ], [ 0, %ap_fixed_base.exit468 ], [ %rcCmdIn_V_load_8, %.preheader373.0 ], [ %rcCmdIn_V_load_8, %ap_fixed_base.exit442 ], [ %rcCmdIn_V_load_12, %.preheader.0 ], [ %rcCmdIn_V_load_12, %ap_fixed_base.exit432 ]

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:4  %p_Val2_2 = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit376_ifconv:5  %ret_V_4 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_2, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.loopexit376_ifconv:6  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="16">
<![CDATA[
.loopexit376_ifconv:7  %tmp_26 = trunc i16 %p_Val2_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit376_ifconv:8  %tmp_9 = icmp eq i13 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit376_ifconv:9  %ret_V_5 = add i3 1, %ret_V_4

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:10  %p_2 = select i1 %tmp_9, i3 %ret_V_4, i3 %ret_V_5

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:11  %p_12 = select i1 %tmp_25, i3 %p_2, i3 %ret_V_4

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:12  %tmp_s = sext i3 %p_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:13  store i32 %tmp_s, i32* %test_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:14  %rcCmdIn_V_addr_14 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_14"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:15  %p_Val2_3 = load i16* %rcCmdIn_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:52  store i32 %tmp_11, i32* %test_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit376_ifconv:56  %ret_V_12 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_7, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.loopexit376_ifconv:57  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="16">
<![CDATA[
.loopexit376_ifconv:58  %tmp_34 = trunc i16 %p_Val2_7 to i13

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit376_ifconv:59  %tmp_13 = icmp eq i13 %tmp_34, 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit376_ifconv:60  %ret_V_13 = add i3 1, %ret_V_12

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:61  %p_8 = select i1 %tmp_13, i3 %ret_V_12, i3 %ret_V_13

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:62  %p_16 = select i1 %tmp_33, i3 %p_8, i3 %ret_V_12

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit376_ifconv:66  %ret_V_14 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_8, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.loopexit376_ifconv:67  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="16">
<![CDATA[
.loopexit376_ifconv:68  %tmp_36 = trunc i16 %p_Val2_8 to i13

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit376_ifconv:69  %tmp_15 = icmp eq i13 %tmp_36, 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit376_ifconv:70  %ret_V_15 = add i3 1, %ret_V_14

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:71  %p_9 = select i1 %tmp_15, i3 %ret_V_14, i3 %ret_V_15

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:72  %p_17 = select i1 %tmp_35, i3 %p_9, i3 %ret_V_14

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit376_ifconv:76  %ret_V_16 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_6, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.loopexit376_ifconv:77  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="16">
<![CDATA[
.loopexit376_ifconv:78  %tmp_38 = trunc i16 %p_Val2_6 to i13

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit376_ifconv:79  %tmp_17 = icmp eq i13 %tmp_38, 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit376_ifconv:80  %ret_V_17 = add i3 1, %ret_V_16

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:81  %p_10 = select i1 %tmp_17, i3 %ret_V_16, i3 %ret_V_17

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:82  %p_18 = select i1 %tmp_37, i3 %p_10, i3 %ret_V_16

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit376_ifconv:86  %ret_V_18 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_9, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.loopexit376_ifconv:87  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="16">
<![CDATA[
.loopexit376_ifconv:88  %tmp_40 = trunc i16 %p_Val2_9 to i13

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit376_ifconv:89  %tmp_19 = icmp eq i13 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit376_ifconv:90  %ret_V_19 = add i3 1, %ret_V_18

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:91  %p_11 = select i1 %tmp_19, i3 %ret_V_18, i3 %ret_V_19

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:92  %p_19 = select i1 %tmp_39, i3 %p_11, i3 %ret_V_18

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="170" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader375.0:12  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:13  store i32 %tmp_s, i32* %test_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:15  %p_Val2_3 = load i16* %rcCmdIn_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit376_ifconv:16  %ret_V_6 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_3, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.loopexit376_ifconv:17  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="16">
<![CDATA[
.loopexit376_ifconv:18  %tmp_28 = trunc i16 %p_Val2_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit376_ifconv:19  %tmp_1 = icmp eq i13 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit376_ifconv:20  %ret_V_7 = add i3 1, %ret_V_6

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:21  %p_3 = select i1 %tmp_1, i3 %ret_V_6, i3 %ret_V_7

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:22  %p_13 = select i1 %tmp_27, i3 %p_3, i3 %ret_V_6

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:23  %tmp_3 = sext i3 %p_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:24  %test_addr_1 = getelementptr [4096 x i32]* %test, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="test_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:25  store i32 %tmp_3, i32* %test_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:26  %rcCmdIn_V_addr_15 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_15"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:27  %p_Val2_4 = load i16* %rcCmdIn_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit432:2  %OUT_addr_17 = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr_17"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit432:3  %OUT_addr_30_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_30_req"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0:0  %OUT_addr_16 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_16"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.0:1  %OUT_addr_25_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_16, i32 5)

]]></Node>
<StgValue><ssdm name="OUT_addr_25_req"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader375.0:13  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:25  store i32 %tmp_3, i32* %test_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:27  %p_Val2_4 = load i16* %rcCmdIn_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit376_ifconv:28  %ret_V_8 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_4, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.loopexit376_ifconv:29  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="16">
<![CDATA[
.loopexit376_ifconv:30  %tmp_30 = trunc i16 %p_Val2_4 to i13

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit376_ifconv:31  %tmp_5 = icmp eq i13 %tmp_30, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit376_ifconv:32  %ret_V_9 = add i3 1, %ret_V_8

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:33  %p_4 = select i1 %tmp_5, i3 %ret_V_8, i3 %ret_V_9

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:34  %p_14 = select i1 %tmp_29, i3 %p_4, i3 %ret_V_8

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:35  %tmp_6 = sext i3 %p_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:36  %test_addr_2 = getelementptr [4096 x i32]* %test, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="test_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:37  store i32 %tmp_6, i32* %test_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:38  %rcCmdIn_V_addr_16 = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr_16"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:39  %p_Val2_5 = load i16* %rcCmdIn_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="204" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:14  %OUT_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp7"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit432:4  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_17, i16 %rcCmdIn_V_load_14, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader.0:2  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 %rcCmdIn_V_load_5, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit442:2  %OUT_addr_11 = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr_11"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit442:3  %OUT_addr_20_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_20_req"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader373.0:0  %OUT_addr_10 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_10"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader373.0:1  %OUT_addr_15_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_10, i32 5)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_req"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:37  store i32 %tmp_6, i32* %test_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:39  %p_Val2_5 = load i16* %rcCmdIn_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit376_ifconv:40  %ret_V_10 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_5, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.loopexit376_ifconv:41  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="16">
<![CDATA[
.loopexit376_ifconv:42  %tmp_32 = trunc i16 %p_Val2_5 to i13

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit376_ifconv:43  %tmp_7 = icmp eq i13 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit376_ifconv:44  %ret_V_11 = add i3 1, %ret_V_10

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:45  %p_5 = select i1 %tmp_7, i3 %ret_V_10, i3 %ret_V_11

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit376_ifconv:46  %p_15 = select i1 %tmp_31, i3 %p_5, i3 %ret_V_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:47  %tmp_10 = sext i3 %p_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:48  %test_addr_3 = getelementptr [4096 x i32]* %test, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="test_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:49  store i32 %tmp_10, i32* %test_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %p_7, label %ap_fixed_base.exit468 [
    i3 0, label %.preheader375.0
    i3 1, label %ap_fixed_base.exit534
    i3 2, label %ap_fixed_base.exit
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:14  %OUT_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp7"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:5  %OUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_30_resp"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader.0:3  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 %rcCmdIn_V_load_7, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit534:14  %OUT_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp9"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit442:4  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_11, i16 %rcCmdIn_V_load_10, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader373.0:2  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %rcCmdIn_V_load_4, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:49  store i32 %tmp_10, i32* %test_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:53  %tmp_12 = sext i3 %p_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:54  %test_addr_5 = getelementptr [4096 x i32]* %test, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="test_addr_5"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:55  store i32 %tmp_12, i32* %test_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="234" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:14  %OUT_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp7"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:5  %OUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_30_resp"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader.0:6  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 %rcCmdIn_V_load_15, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit534:14  %OUT_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp9"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:5  %OUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_20_resp"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader373.0:3  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %rcCmdIn_V_load_6, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit468:0  %OUT_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req4"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:55  store i32 %tmp_12, i32* %test_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:63  %tmp_14 = sext i3 %p_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:64  %test_addr_6 = getelementptr [4096 x i32]* %test, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="test_addr_6"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:65  store i32 %tmp_14, i32* %test_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="245" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:14  %OUT_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp7"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:5  %OUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_30_resp"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader.0:7  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit534:14  %OUT_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp9"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:5  %OUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_20_resp"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader373.0:6  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %rcCmdIn_V_load_11, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit468:3  %OUT_addr_5 = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr_5"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit468:4  %OUT_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_req"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit544:0  %OUT_req2 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req2"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:65  store i32 %tmp_14, i32* %test_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:73  %tmp_16 = sext i3 %p_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:74  %test_addr_7 = getelementptr [4096 x i32]* %test, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="test_addr_7"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:75  store i32 %tmp_16, i32* %test_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="258" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:14  %OUT_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp7"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:5  %OUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_30_resp"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit432:6  %OUT_addr_18 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_18"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit432:7  %OUT_addr_31_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_31_req"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader.0:8  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit534:14  %OUT_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp9"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:5  %OUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_20_resp"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit442:6  %OUT_addr_12 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_12"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit442:7  %OUT_addr_21_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_21_req"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader373.0:7  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit468:1  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit468:7  %OUT_addr_6 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_6"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit468:8  %OUT_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_req"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit544:1  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit544:3  %OUT_addr = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit544:4  %OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_req"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:75  store i32 %tmp_16, i32* %test_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:83  %tmp_18 = sext i3 %p_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:84  %test_addr_8 = getelementptr [4096 x i32]* %test, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="test_addr_8"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:85  store i32 %tmp_18, i32* %test_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="278" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:5  %OUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_30_resp"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit432:8  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_18, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit432:10  %OUT_addr_19 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_19"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit432:11  %OUT_addr_32_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_32_req"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader.0:9  %OUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_25_resp"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit534:14  %OUT_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp9"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:5  %OUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_20_resp"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit442:8  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_12, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit442:10  %OUT_addr_13 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_13"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit442:11  %OUT_addr_22_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_22_req"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.preheader373.0:8  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:2  %OUT_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp5"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit468:5  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_5, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit468:11  %OUT_addr_7 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_7"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit468:12  %OUT_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_req"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:2  %OUT_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp3"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit544:5  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit544:7  %OUT_addr_1 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit544:8  %OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_req"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:85  store i32 %tmp_18, i32* %test_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="3">
<![CDATA[
.loopexit376_ifconv:93  %tmp_20 = sext i3 %p_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:94  %test_addr_9 = getelementptr [4096 x i32]* %test, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="test_addr_9"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:95  store i32 %tmp_20, i32* %test_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="301" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit432:12  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_19, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit432:14  %OUT_addr_20 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_20"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit432:15  %OUT_addr_33_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_33_req"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader.0:9  %OUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_25_resp"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:5  %OUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_20_resp"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit442:12  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_13, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit442:14  %OUT_addr_14 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_14"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit442:15  %OUT_addr_23_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_23_req"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader373.0:9  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader375.0:14  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:2  %OUT_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp5"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit468:9  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_6, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit468:15  %OUT_addr_8 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_8"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit468:16  %OUT_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_req"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:2  %OUT_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp3"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit544:9  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_1, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit544:11  %OUT_addr_2 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_2"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit544:12  %OUT_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_req"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:95  store i32 %tmp_20, i32* %test_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:96  %test_addr_10 = getelementptr [4096 x i32]* %test, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="test_addr_10"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:97  store i32 %tmp_11, i32* %test_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="324" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:9  %OUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_31_resp"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit432:16  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_20, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit432:18  %OUT_addr_21 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_21"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit432:19  %OUT_addr_34_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_34_req"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader.0:9  %OUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_25_resp"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:9  %OUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_21_resp"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit442:16  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_14, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit442:18  %OUT_addr_15 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_15"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit442:19  %OUT_addr_24_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_24_req"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader373.0:9  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader375.0:14  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:2  %OUT_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp5"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit468:13  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_7, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit468:19  %OUT_addr_9 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_9"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit468:20  %OUT_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_req"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:2  %OUT_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp3"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit544:13  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_2, i16 4096, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit544:15  %OUT_addr_3 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_3"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit544:16  %OUT_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_req"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:97  store i32 %tmp_11, i32* %test_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit376_ifconv:98  %test_addr_11 = getelementptr [4096 x i32]* %test, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="test_addr_11"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:99  store i32 %tmp_12, i32* %test_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="350" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:9  %OUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_31_resp"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:13  %OUT_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_32_resp"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit432:20  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_21, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader.0:9  %OUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_25_resp"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:9  %OUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_21_resp"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:13  %OUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_22_resp"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit442:20  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_15, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader373.0:9  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader375.0:14  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:2  %OUT_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp5"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit468:17  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_8, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:2  %OUT_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp3"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit544:17  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_3, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit544:19  %OUT_addr_4 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_4"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit544:20  %OUT_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_req"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.loopexit376_ifconv:99  store i32 %tmp_12, i32* %test_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="372" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:9  %OUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_31_resp"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:13  %OUT_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_32_resp"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:17  %OUT_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUT_addr_33_resp"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader.0:9  %OUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_25_resp"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:9  %OUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_21_resp"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:13  %OUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_22_resp"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:17  %OUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_23_resp"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader373.0:9  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader375.0:14  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:2  %OUT_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp5"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit468:21  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_9, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:2  %OUT_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp3"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
ap_fixed_base.exit544:21  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_4, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="393" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:9  %OUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_31_resp"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:13  %OUT_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_32_resp"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:17  %OUT_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUT_addr_33_resp"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:21  %OUT_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUT_addr_34_resp"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:9  %OUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_21_resp"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:13  %OUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_22_resp"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:17  %OUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_23_resp"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:21  %OUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_24_resp"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader373.0:9  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.preheader375.0:14  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="413" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:9  %OUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_31_resp"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:13  %OUT_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_32_resp"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:17  %OUT_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUT_addr_33_resp"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:21  %OUT_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUT_addr_34_resp"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:9  %OUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_21_resp"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:13  %OUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_22_resp"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:17  %OUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_23_resp"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:21  %OUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_24_resp"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="429" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:13  %OUT_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_32_resp"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:17  %OUT_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUT_addr_33_resp"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:21  %OUT_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUT_addr_34_resp"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:13  %OUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_22_resp"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:17  %OUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_23_resp"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:21  %OUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_24_resp"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="441" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:17  %OUT_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUT_addr_33_resp"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:21  %OUT_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUT_addr_34_resp"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:17  %OUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_23_resp"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:21  %OUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_24_resp"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %rcCmdIn_V), !map !64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap([5 x i16]* %obj_avd_cmd_V), !map !70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test), !map !82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @flightmain_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:9  call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %rcCmdIn_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:10  call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %rcCmdIn_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:11  call void (...)* @_ssdm_op_SpecMemCore([5 x i16]* %obj_avd_cmd_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:12  call void (...)* @_ssdm_op_SpecInterface([5 x i16]* %obj_avd_cmd_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:13  call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str5, [4 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:14  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:15  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit432:21  %OUT_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUT_addr_34_resp"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit442:21  %OUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_24_resp"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="p_7" val="!0"/>
<literal name="p_7" val="!1"/>
<literal name="p_7" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit468:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit544:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0">
<![CDATA[
.loopexit376_ifconv:100  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
