\hypertarget{stm32f7xx__hal__rcc_8h_source}{}\doxysection{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}
\label{stm32f7xx__hal__rcc_8h_source}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_rcc.h@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_rcc.h}}
\mbox{\hyperlink{stm32f7xx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00018}00018 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00019}00019 \textcolor{preprocessor}{\#ifndef \_\_STM32F7xx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00020}00020 \textcolor{preprocessor}{\#define \_\_STM32F7xx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00021}00021 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00022}00022 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00023}00023  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00024}00024 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00025}00025 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00026}00026 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00027}00027 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f7xx__hal__def_8h}{stm32f7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00028}00028    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00029}00029 \textcolor{comment}{/* Include RCC HAL Extended module */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00030}00030 \textcolor{comment}{/* (include on top of file since RCC structures are defined in extended file) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00031}00031 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h}{stm32f7xx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00032}00032 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00041}00041 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00042}00042 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00050}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{00050}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00051}00051 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00052}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{00052}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}};       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00055}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{00055}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}};             }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00058}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{00058}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}};             }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00061}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{00061}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}};             }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00064}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{00064}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}};   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00067}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{00067}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}};             }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00070}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{00070}}   \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}} \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}};        }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00072}00072 \}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00073}00073 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00077}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{00077}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00078}00078 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00079}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{00079}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}};             }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00082}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{00082}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}};          }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00085}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{00085}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}};         }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00088}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{00088}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}};        }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00091}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{00091}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}};        }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00094}00094 \}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00095}00095 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00100}00100 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00108}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga5a790362c5d7c4263f0f75a7367dd6b9}{00108}} \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_NONE            ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00109}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{00109}} \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSE             ((uint32\_t)0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00110}\mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{00110}} \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSI             ((uint32\_t)0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00111}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{00111}} \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSE             ((uint32\_t)0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00112}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{00112}} \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSI             ((uint32\_t)0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00120}\mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{00120}} \textcolor{preprocessor}{\#define RCC\_HSE\_OFF                      ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00121}\mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{00121}} \textcolor{preprocessor}{\#define RCC\_HSE\_ON                       RCC\_CR\_HSEON}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00122}\mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{00122}} \textcolor{preprocessor}{\#define RCC\_HSE\_BYPASS                   ((uint32\_t)(RCC\_CR\_HSEBYP | RCC\_CR\_HSEON))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00130}\mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{00130}} \textcolor{preprocessor}{\#define RCC\_LSE\_OFF                    ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00131}\mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{00131}} \textcolor{preprocessor}{\#define RCC\_LSE\_ON                     RCC\_BDCR\_LSEON}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00132}\mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{00132}} \textcolor{preprocessor}{\#define RCC\_LSE\_BYPASS                 ((uint32\_t)(RCC\_BDCR\_LSEBYP | RCC\_BDCR\_LSEON))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00140}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{00140}} \textcolor{preprocessor}{\#define RCC\_HSI\_OFF                    ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00141}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{00141}} \textcolor{preprocessor}{\#define RCC\_HSI\_ON                     RCC\_CR\_HSION}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00142}00142 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00143}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga03cf582e263fb7e31a7783d8adabd7a0}{00143}} \textcolor{preprocessor}{\#define RCC\_HSICALIBRATION\_DEFAULT     ((uint32\_t)0x10U)         }\textcolor{comment}{/* Default HSI calibration trimming value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00151}\mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{00151}} \textcolor{preprocessor}{\#define RCC\_LSI\_OFF                    ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00152}\mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{00152}} \textcolor{preprocessor}{\#define RCC\_LSI\_ON                     RCC\_CSR\_LSION}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00160}\mbox{\hyperlink{group___r_c_c___p_l_l___config_gae47a612f8e15c32917ee2181362d88f3}{00160}} \textcolor{preprocessor}{\#define RCC\_PLL\_NONE                   ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00161}\mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{00161}} \textcolor{preprocessor}{\#define RCC\_PLL\_OFF                    ((uint32\_t)0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00162}\mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{00162}} \textcolor{preprocessor}{\#define RCC\_PLL\_ON                     ((uint32\_t)0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00170}\mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}{00170}} \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV2                  ((uint32\_t)0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00171}\mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}{00171}} \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV4                  ((uint32\_t)0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00172}\mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}{00172}} \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV6                  ((uint32\_t)0x00000006U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00173}\mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}{00173}} \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV8                  ((uint32\_t)0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00181}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{00181}} \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSI                RCC\_PLLCFGR\_PLLSRC\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00182}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{00182}} \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSE                RCC\_PLLCFGR\_PLLSRC\_HSE}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00190}\mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{00190}} \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_SYSCLK             ((uint32\_t)0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00191}\mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{00191}} \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_HCLK               ((uint32\_t)0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00192}\mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{00192}} \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK1              ((uint32\_t)0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00193}\mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{00193}} \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK2              ((uint32\_t)0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00201}\mbox{\hyperlink{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{00201}} \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSI             RCC\_CFGR\_SW\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00202}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{00202}} \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSE             RCC\_CFGR\_SW\_HSE}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00203}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{00203}} \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_PLLCLK          RCC\_CFGR\_SW\_PLL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00212}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{00212}} \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_HSI      RCC\_CFGR\_SWS\_HSI   }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00213}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{00213}} \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_HSE      RCC\_CFGR\_SWS\_HSE   }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00214}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{00214}} \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK   RCC\_CFGR\_SWS\_PLL   }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00222}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494}{00222}} \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV1                  RCC\_CFGR\_HPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00223}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3}{00223}} \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV2                  RCC\_CFGR\_HPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00224}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}{00224}} \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV4                  RCC\_CFGR\_HPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00225}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}{00225}} \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV8                  RCC\_CFGR\_HPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00226}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51}{00226}} \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV16                 RCC\_CFGR\_HPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00227}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14}{00227}} \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV64                 RCC\_CFGR\_HPRE\_DIV64}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00228}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8}{00228}} \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV128                RCC\_CFGR\_HPRE\_DIV128}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00229}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2}{00229}} \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV256                RCC\_CFGR\_HPRE\_DIV256}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00230}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}{00230}} \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV512                RCC\_CFGR\_HPRE\_DIV512}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00238}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{00238}} \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV1                    RCC\_CFGR\_PPRE1\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00239}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}{00239}} \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV2                    RCC\_CFGR\_PPRE1\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00240}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}{00240}} \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV4                    RCC\_CFGR\_PPRE1\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00241}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}{00241}} \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV8                    RCC\_CFGR\_PPRE1\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00242}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{00242}} \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV16                   RCC\_CFGR\_PPRE1\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00250}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gacce0b2f54d103340d8c3a218e86e295d}{00250}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_NO\_CLK          ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00251}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{00251}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSE             ((uint32\_t)0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00252}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}{00252}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSI             ((uint32\_t)0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00253}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga2e3715826835647795863c32f9aebad7}{00253}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIVX        ((uint32\_t)0x00000300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00254}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac1ee63256acb5637e994abf629edaf3b}{00254}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV2        ((uint32\_t)0x00020300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00255}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga242119dd2fc5e6ec6d7c2aa239dbcb9f}{00255}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV3        ((uint32\_t)0x00030300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00256}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga0f45ba0fe6a8f125137d3cee8b49f7cc}{00256}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV4        ((uint32\_t)0x00040300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00257}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga229473454f04d994e1ed1751d6b19e48}{00257}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV5        ((uint32\_t)0x00050300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00258}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae541538e57fdf779b8f16202416c799a}{00258}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV6        ((uint32\_t)0x00060300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00259}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga352febcf0ae6b14407f0e6aae66ffe11}{00259}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV7        ((uint32\_t)0x00070300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00260}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaf4f0209bbf068b427617f380e8e42490}{00260}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV8        ((uint32\_t)0x00080300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00261}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gafabded7bf1f0108152a9c2301fdbe251}{00261}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV9        ((uint32\_t)0x00090300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00262}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab53e5fbbd7510563393fde77cfdde411}{00262}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV10       ((uint32\_t)0x000A0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00263}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae0ca4ffa1a26f99e377c56183ea68ec1}{00263}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV11       ((uint32\_t)0x000B0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00264}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga06837111cb6294d55f681347514a233d}{00264}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV12       ((uint32\_t)0x000C0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00265}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga2c447a815f2e116f88b604eeaa7aab0b}{00265}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV13       ((uint32\_t)0x000D0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00266}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dceac607cd03d87002cdb78b3234941}{00266}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV14       ((uint32\_t)0x000E0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00267}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga9594f8553a259c18fb354e903c01b041}{00267}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV15       ((uint32\_t)0x000F0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00268}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga48e1ffd844b9e9192c5d7dbeed20765f}{00268}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV16       ((uint32\_t)0x00100300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00269}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga62707003a86f4c4747ae89af2e561e0c}{00269}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV17       ((uint32\_t)0x00110300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00270}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga264428cbc7bc54bfcd794a4027ac1f5e}{00270}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV18       ((uint32\_t)0x00120300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00271}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaf2d8f6e3e5887bb5c853944fd35b677a}{00271}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV19       ((uint32\_t)0x00130300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00272}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab72789d4d0c5de2a7e771d538567b92e}{00272}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV20       ((uint32\_t)0x00140300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00273}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga70a0ee7e610273af753eca611e959dfc}{00273}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV21       ((uint32\_t)0x00150300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00274}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga02eac6a5a2eec79514d1637c747d69aa}{00274}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV22       ((uint32\_t)0x00160300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00275}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac707188b45213d39ad11e2440f77e235}{00275}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV23       ((uint32\_t)0x00170300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00276}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gabc9c05156ca310200f3716af4209594a}{00276}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV24       ((uint32\_t)0x00180300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00277}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaef79b940c2bcfee57380e23c4e893767}{00277}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV25       ((uint32\_t)0x00190300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00278}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaa3d9b9568edda64d88361e76a3a50ed0}{00278}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV26       ((uint32\_t)0x001A0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00279}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga65afd29f069e2e9b607212876d7860e5}{00279}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV27       ((uint32\_t)0x001B0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00280}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga28e7a9291c903b820991c3a3e80c9ae1}{00280}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV28       ((uint32\_t)0x001C0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00281}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac22536498ea83e12ecd83f04d5e98858}{00281}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV29       ((uint32\_t)0x001D0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00282}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5849760bab0f4057bd254cd022dc1a7a}{00282}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV30       ((uint32\_t)0x001E0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00283}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga074ac97804136221e39f50eb4cf13e3a}{00283}} \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV31       ((uint32\_t)0x001F0300U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00293}\mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{00293}} \textcolor{preprocessor}{\#define RCC\_MCO1                         ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00294}\mbox{\hyperlink{group___r_c_c___m_c_o___index_ga248f59fc2868f83bea4f2d182edcdf4c}{00294}} \textcolor{preprocessor}{\#define RCC\_MCO2                         ((uint32\_t)0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00302}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gad99c388c455852143220397db3730635}{00302}} \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSI               ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00303}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{00303}} \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_LSE               RCC\_CFGR\_MCO1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00304}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}{00304}} \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSE               RCC\_CFGR\_MCO1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00305}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b}{00305}} \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_PLLCLK            RCC\_CFGR\_MCO1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00313}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga54de4030872bb1307c7d7c8a3bd33131}{00313}} \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_SYSCLK            ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00314}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga02b34da36ca51681c7d5fb62d8f9b04b}{00314}} \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_PLLI2SCLK         RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00315}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_gade7c384e5e76c52d76b589297a8a6934}{00315}} \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_HSE               RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00316}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga706e33338111d8ef82b00a54eba0215c}{00316}} \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_PLLCLK            RCC\_CFGR\_MCO2}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00324}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{00324}} \textcolor{preprocessor}{\#define RCC\_MCODIV\_1                    ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00325}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}{00325}} \textcolor{preprocessor}{\#define RCC\_MCODIV\_2                    RCC\_CFGR\_MCO1PRE\_2}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00326}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}{00326}} \textcolor{preprocessor}{\#define RCC\_MCODIV\_3                    ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00327}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{00327}} \textcolor{preprocessor}{\#define RCC\_MCODIV\_4                    ((uint32\_t)RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00328}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}{00328}} \textcolor{preprocessor}{\#define RCC\_MCODIV\_5                    RCC\_CFGR\_MCO1PRE}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00336}\mbox{\hyperlink{group___r_c_c___interrupt_ga2b4ef277c1b71f96e0bef4b9a72fca94}{00336}} \textcolor{preprocessor}{\#define RCC\_IT\_LSIRDY                    ((uint8\_t)0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00337}\mbox{\hyperlink{group___r_c_c___interrupt_gad6b6e78a426850f595ef180d292a673d}{00337}} \textcolor{preprocessor}{\#define RCC\_IT\_LSERDY                    ((uint8\_t)0x02U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00338}\mbox{\hyperlink{group___r_c_c___interrupt_ga69637e51b71f73f519c8c0a0613d042f}{00338}} \textcolor{preprocessor}{\#define RCC\_IT\_HSIRDY                    ((uint8\_t)0x04U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00339}\mbox{\hyperlink{group___r_c_c___interrupt_gad13eaede352bca59611e6cae68665866}{00339}} \textcolor{preprocessor}{\#define RCC\_IT\_HSERDY                    ((uint8\_t)0x08U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00340}\mbox{\hyperlink{group___r_c_c___interrupt_ga68d48e7811fb58f2649dce6cf0d823d9}{00340}} \textcolor{preprocessor}{\#define RCC\_IT\_PLLRDY                    ((uint8\_t)0x10U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00341}\mbox{\hyperlink{group___r_c_c___interrupt_ga6468ff3bad854272cf1120ffbf69b7ac}{00341}} \textcolor{preprocessor}{\#define RCC\_IT\_PLLI2SRDY                 ((uint8\_t)0x20U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00342}\mbox{\hyperlink{group___r_c_c___interrupt_ga4f9e4c71ae81585c30cf0a87bc1d8cca}{00342}} \textcolor{preprocessor}{\#define RCC\_IT\_PLLSAIRDY                 ((uint8\_t)0x40U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00343}\mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{00343}} \textcolor{preprocessor}{\#define RCC\_IT\_CSS                       ((uint8\_t)0x80U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00357}00357 \textcolor{comment}{/* Flags in the CR register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00358}\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{00358}} \textcolor{preprocessor}{\#define RCC\_FLAG\_HSIRDY                  ((uint8\_t)0x21U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00359}\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{00359}} \textcolor{preprocessor}{\#define RCC\_FLAG\_HSERDY                  ((uint8\_t)0x31U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00360}\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{00360}} \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLRDY                  ((uint8\_t)0x39U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00361}\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{00361}} \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLI2SRDY               ((uint8\_t)0x3BU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00362}\mbox{\hyperlink{group___r_c_c___flag_ga950937b7612d558939956056d9632b96}{00362}} \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLSAIRDY               ((uint8\_t)0x3CU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00363}00363 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00364}00364 \textcolor{comment}{/* Flags in the BDCR register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00365}\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{00365}} \textcolor{preprocessor}{\#define RCC\_FLAG\_LSERDY                  ((uint8\_t)0x41U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00366}00366 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00367}00367 \textcolor{comment}{/* Flags in the CSR register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00368}\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{00368}} \textcolor{preprocessor}{\#define RCC\_FLAG\_LSIRDY                  ((uint8\_t)0x61U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00369}\mbox{\hyperlink{group___r_c_c___flag_ga23d5211abcdf0e397442ca534ca04bb4}{00369}} \textcolor{preprocessor}{\#define RCC\_FLAG\_BORRST                  ((uint8\_t)0x79U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00370}\mbox{\hyperlink{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{00370}} \textcolor{preprocessor}{\#define RCC\_FLAG\_PINRST                  ((uint8\_t)0x7AU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00371}\mbox{\hyperlink{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}{00371}} \textcolor{preprocessor}{\#define RCC\_FLAG\_PORRST                  ((uint8\_t)0x7BU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00372}\mbox{\hyperlink{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{00372}} \textcolor{preprocessor}{\#define RCC\_FLAG\_SFTRST                  ((uint8\_t)0x7CU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00373}\mbox{\hyperlink{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f}{00373}} \textcolor{preprocessor}{\#define RCC\_FLAG\_IWDGRST                 ((uint8\_t)0x7DU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00374}\mbox{\hyperlink{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7}{00374}} \textcolor{preprocessor}{\#define RCC\_FLAG\_WWDGRST                 ((uint8\_t)0x7EU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00375}\mbox{\hyperlink{group___r_c_c___flag_ga67049531354aed7546971163d02c9920}{00375}} \textcolor{preprocessor}{\#define RCC\_FLAG\_LPWRRST                 ((uint8\_t)0x7FU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00383}\mbox{\hyperlink{group___r_c_c___l_s_e_drive___configuration_gab5fa5b50304710db2d7f6d583a225da3}{00383}} \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_LOW                 ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00384}\mbox{\hyperlink{group___r_c_c___l_s_e_drive___configuration_ga1151beb7f9869e91fe7617936ad0efff}{00384}} \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_MEDIUMLOW           RCC\_BDCR\_LSEDRV\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00385}\mbox{\hyperlink{group___r_c_c___l_s_e_drive___configuration_ga295eed1e1368d526fa0f6356ceecbc48}{00385}} \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_MEDIUMHIGH          RCC\_BDCR\_LSEDRV\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00386}\mbox{\hyperlink{group___r_c_c___l_s_e_drive___configuration_ga90b0854f3813d7ab2781519bfa58fd95}{00386}} \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_HIGH                RCC\_BDCR\_LSEDRV}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00395}00395 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00407}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}{00407}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00408}00408 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00409}00409 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00410}00410 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00411}00411 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00412}00412 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00413}00413 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00414}00414                                       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00415}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}{00415}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00416}00416 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00417}00417 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00418}00418 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00419}00419 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00420}00420 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00421}00421 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00422}00422 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00423}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}{00423}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()          (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00424}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}{00424}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()         (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00425}00425 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00437}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}{00437}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00438}00438 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00439}00439 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_WWDGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00440}00440 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00441}00441 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_WWDGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00442}00442 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00443}00443 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00444}00444                                       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00445}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{00445}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00446}00446 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00447}00447 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_PWREN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00448}00448 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00449}00449 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_PWREN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00450}00450 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00451}00451 \textcolor{preprocessor}{                                      \} while(0)                                      }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00452}00452 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00453}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6afa0a633cf2553743a494d97aa5b997}{00453}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_WWDGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00454}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}{00454}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_PWREN)) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00466}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gafc3ffcbb86e4913ae336ba094ca199e1}{00466}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00467}00467 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00468}00468 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00469}00469 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00470}00470 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00471}00471 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00472}00472 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00473}00473                                       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00474}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaf04a5f1f0d6d8577706022a866f4528e}{00474}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SYSCFGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00475}00475 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00487}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga0e1b25cbf589c1c47c1d069e4c803d56}{00487}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()         ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) != RESET)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00488}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}{00488}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DMA1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00489}00489 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00490}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga3d2645916b9ee9bad8c724a719c621d9}{00490}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_CRCEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00491}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}{00491}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DMA1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00503}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable___status_ga9b26aff2638d1e0613b0ce0530f0cd48}{00503}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED()        ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_WWDGEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00504}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable___status_ga850f4fd113303ed7322577ad023cf748}{00504}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED()         ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_PWREN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00505}00505 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00506}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable___status_ga21d4e081c859ddccd4492343743bb245}{00506}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED()       ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_WWDGEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00507}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}{00507}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED()        ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_PWREN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00519}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{00519}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()      ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SYSCFGEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00520}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}{00520}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SYSCFGEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00529}\mbox{\hyperlink{group___r_c_c___peripheral___clock___force___release_ga87d828d91e67aaa931853a60779826c2}{00529}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()    (RCC-\/>AHB1RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00530}\mbox{\hyperlink{group___r_c_c___peripheral___clock___force___release_gaf12ffda90699081f29cf76dab39b1944}{00530}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()     (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00531}\mbox{\hyperlink{group___r_c_c___peripheral___clock___force___release_ga9135dece327ecc27f333f86dcf3ba8ee}{00531}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00532}00532 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00533}\mbox{\hyperlink{group___r_c_c___peripheral___clock___force___release_ga23b6a1e77c4f045c29cc36a4b1e910b0}{00533}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR = 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00534}\mbox{\hyperlink{group___r_c_c___peripheral___clock___force___release_gab7426b24c0b9d6aaec3c17f98735a178}{00534}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()   (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00535}\mbox{\hyperlink{group___r_c_c___peripheral___clock___force___release_ga8f7eef8316c35175df11d77f5106d334}{00535}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00544}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga6f6e7048eca1abd1be132027f5b79465}{00544}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1\_FORCE\_RESET()     (RCC-\/>APB1RSTR = 0xFFFFFFFFU)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00545}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf60e74dcb0fdadafd6b4762aa81fc409}{00545}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_WWDGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00546}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}{00546}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_PWRRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00547}00547 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00548}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b}{00548}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR = 0x00U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00549}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga63fa37b173c2c1d9249389148f96e5f1}{00549}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_WWDGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00550}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}{00550}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_PWRRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00559}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}{00559}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_FORCE\_RESET()     (RCC-\/>APB2RSTR = 0xFFFFFFFFU)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00560}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}{00560}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SYSCFGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00561}00561 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00562}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}{00562}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()   (RCC-\/>APB2RSTR = 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00563}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}{00563}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SYSCFGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00564}00564 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00576}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_gab9b6703f096a151a86df9d76d4945cda}{00576}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00577}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_ga568e4d004285fe009bc4e5d33e13af61}{00577}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()     (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00578}00578 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00579}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_gaf63d9f5ce9a6922314054a94ee85eac0}{00579}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00580}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_ga8786d21490439ef0564edff087203245}{00580}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()    (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00581}00581 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00588}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_gaa3978a2e193b921dc24976880dce7a26}{00588}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_WWDGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00589}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_gacad9c9770ee2525fccf6a15e4ee7a07a}{00589}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_PWRLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00590}00590 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00591}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_gae61c24ac6b36e7edbabc5b050b38d63e}{00591}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_WWDGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00592}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_ga7b9889044ebfe2c9328d0f6733fda87d}{00592}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_PWRLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00593}00593 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00600}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}{00600}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SYSCFGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00601}\mbox{\hyperlink{group___r_c_c___peripheral___clock___sleep___enable___disable_ga04863ff5c2174552387c549f0410df43}{00601}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SYSCFGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00602}00602 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00615}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___sleep___enable___disable___status_ga1983077cf8fed9d77dbb4950a46a3b7e}{00615}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_CRCLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00616}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___sleep___enable___disable___status_ga2840d82c5565e7690a69a6848fa50fea}{00616}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00617}00617 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00618}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___sleep___enable___disable___status_gacb97eeee02557f4c5a3afd480227dd1c}{00618}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()    ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_CRCLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00619}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___sleep___enable___disable___status_gac5b14fe76c4661619636fcdf08e2a874}{00619}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00632}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable___status_ga60b229aff9ca29a44a5470f52a48bb2f}{00632}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_WWDGLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00633}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable___status_ga898edde3fc183744da208db023828303}{00633}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_ENABLED()       ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_PWRLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00634}00634 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00635}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable___status_ga3cbf3b3683a84bac98b6d15d921f5ec8}{00635}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_WWDGLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00636}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable___status_ga13a44a1aacea32084e5bcdba69e4a636}{00636}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_DISABLED()      ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_PWRLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00649}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status_ga0e518b9a088d789d700d121db458403a}{00649}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SYSCFGLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00650}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status_ga564fe78887dba5a7da7da1b9f2ffb372}{00650}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SYSCFGLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00673}\mbox{\hyperlink{group___r_c_c___h_s_i___configuration_gaab944f562b53fc74bcc0e4958388fd42}{00673}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_ENABLE() (RCC-\/>CR |= (RCC\_CR\_HSION))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00674}\mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga0c0dc8bc0ef58703782f45b4e487c031}{00674}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_DISABLE() (RCC-\/>CR \&= \string~(RCC\_CR\_HSION))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00675}00675 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00682}\mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga74c3b20fdb9a7672c50aa97bb46537b1}{00682}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICALIBRATIONVALUE\_\_) (MODIFY\_REG(RCC-\/>CR,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00683}00683 \textcolor{preprocessor}{        RCC\_CR\_HSITRIM, (uint32\_t)(\_\_HSICALIBRATIONVALUE\_\_) << RCC\_CR\_HSITRIM\_Pos))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00700}\mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}{00700}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_ENABLE()  (RCC-\/>CSR |= (RCC\_CSR\_LSION))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00701}\mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}{00701}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_DISABLE() (RCC-\/>CSR \&= \string~(RCC\_CSR\_LSION))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00731}\mbox{\hyperlink{group___r_c_c___h_s_e___configuration_gaa3d98648399f15d02645ef84f6ca8e4b}{00731}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00732}00732 \textcolor{preprocessor}{                    do \{                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00733}00733 \textcolor{preprocessor}{                      if ((\_\_STATE\_\_) == RCC\_HSE\_ON)            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00734}00734 \textcolor{preprocessor}{                      \{                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00735}00735 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00736}00736 \textcolor{preprocessor}{                      \}                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00737}00737 \textcolor{preprocessor}{                      else if ((\_\_STATE\_\_) == RCC\_HSE\_OFF)      \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00738}00738 \textcolor{preprocessor}{                      \{                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00739}00739 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);       \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00740}00740 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);      \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00741}00741 \textcolor{preprocessor}{                      \}                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00742}00742 \textcolor{preprocessor}{                      else if ((\_\_STATE\_\_) == RCC\_HSE\_BYPASS)   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00743}00743 \textcolor{preprocessor}{                      \{                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00744}00744 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00745}00745 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00746}00746 \textcolor{preprocessor}{                      \}                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00747}00747 \textcolor{preprocessor}{                      else                                      \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00748}00748 \textcolor{preprocessor}{                      \{                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00749}00749 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);       \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00750}00750 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);      \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00751}00751 \textcolor{preprocessor}{                      \}                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00752}00752 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00779}\mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{00779}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00780}00780 \textcolor{preprocessor}{                    do \{                                       \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00781}00781 \textcolor{preprocessor}{                      if((\_\_STATE\_\_) == RCC\_LSE\_ON)            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00782}00782 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00783}00783 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00784}00784 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00785}00785 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_LSE\_OFF)      \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00786}00786 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00787}00787 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00788}00788 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00789}00789 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00790}00790 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_LSE\_BYPASS)   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00791}00791 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00792}00792 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00793}00793 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00794}00794 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00795}00795 \textcolor{preprocessor}{                      else                                     \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00796}00796 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00797}00797 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00798}00798 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00799}00799 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00800}00800 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00812}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_gab7cc36427c31da645a0e38e181f8ce0f}{00812}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_ENABLE()  (RCC-\/>BDCR |= (RCC\_BDCR\_RTCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00813}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_gaab5eeb81fc9f0c8d4450069f7a751855}{00813}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_DISABLE() (RCC-\/>BDCR \&= \string~(RCC\_BDCR\_RTCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00814}00814 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00837}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{00837}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_) (((\_\_RTCCLKSource\_\_) \& RCC\_BDCR\_RTCSEL) == RCC\_BDCR\_RTCSEL) ?    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00838}00838 \textcolor{preprocessor}{                                                     MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE, ((\_\_RTCCLKSource\_\_) \& 0xFFFFCFF)) : CLEAR\_BIT(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00839}00839                                                    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00840}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{00840}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTCCLKSource\_\_) do \{ \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_);    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00841}00841 \textcolor{preprocessor}{                                                    RCC-\/>BDCR |= ((\_\_RTCCLKSource\_\_) \& 0x00000FFF);  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00842}00842 \textcolor{preprocessor}{                                                  \} while (0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00843}00843 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00851}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_gad40d00ff1c984ebd011ea9f6e7f93c44}{00851}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_RTC\_SOURCE() (READ\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00852}00852 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00859}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga85dc62f0fcb14981c47d7f7da25e26d6}{00859}} \textcolor{preprocessor}{\#define  \_\_HAL\_RCC\_GET\_RTC\_HSE\_PRESCALER() (READ\_BIT(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE) | RCC\_BDCR\_RTCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00860}00860 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00866}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{00866}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_FORCE()   (RCC-\/>BDCR |= (RCC\_BDCR\_BDRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00867}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{00867}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_RELEASE() (RCC-\/>BDCR \&= \string~(RCC\_BDCR\_BDRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00883}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{00883}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_ENABLE() SET\_BIT(RCC-\/>CR, RCC\_CR\_PLLON)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00884}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{00884}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_DISABLE() CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_PLLON)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00885}00885                             }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00894}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaf9a8466f991888332ec978dc92c62d7d}{00894}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_) MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLLSRC, (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00895}00895 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00905}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}{00905}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_PLLM\_CONFIG(\_\_PLLM\_\_) MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLLM, (\_\_PLLM\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00922}\mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga3927ddd738bac3fe4d99a277e1d5830f}{00922}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2S\_CONFIG(\_\_SOURCE\_\_) do \{RCC-\/>CFGR \&= \string~(RCC\_CFGR\_I2SSRC); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00923}00923 \textcolor{preprocessor}{                                             RCC-\/>CFGR |= (\_\_SOURCE\_\_);       \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00924}00924 \textcolor{preprocessor}{                                            \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00925}00925 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00929}\mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga397893a952906f8caa8579a56c3a17a6}{00929}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_ENABLE() (RCC-\/>CR |= (RCC\_CR\_PLLI2SON))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00930}\mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga44da2cd20aaa56a79141f6142dfb6942}{00930}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_DISABLE() (RCC-\/>CR \&= \string~(RCC\_CR\_PLLI2SON))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00946}\mbox{\hyperlink{group___r_c_c___get___clock__source_ga32f72b8c5b7e97b415867c57f9fafed6}{00946}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_RCC\_SYSCLKSOURCE\_\_) MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_SW, (\_\_RCC\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00947}00947 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00955}\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{00955}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE() (RCC-\/>CFGR \& RCC\_CFGR\_SWS)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00956}00956 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00971}\mbox{\hyperlink{group___r_c_c___get___clock__source_ga9e21c193560567cfc3f908d733d9b19b}{00971}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_RCC\_LSEDRIVE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00972}00972 \textcolor{preprocessor}{                  (MODIFY\_REG(RCC-\/>BDCR, RCC\_BDCR\_LSEDRV, (uint32\_t)(\_\_RCC\_LSEDRIVE\_\_) ))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00973}00973 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l00980}\mbox{\hyperlink{group___r_c_c___get___clock__source_ga3ea1390f8124e2b3b8d53e95541d6e53}{00980}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE() ((uint32\_t)(RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01005}\mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}{01005}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_, \_\_MCODIV\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01006}01006 \textcolor{preprocessor}{        MODIFY\_REG(RCC-\/>CFGR, (RCC\_CFGR\_MCO1 | RCC\_CFGR\_MCO1PRE), ((\_\_MCOCLKSOURCE\_\_) | (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01007}01007                 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01024}\mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}{01024}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO2\_CONFIG(\_\_MCOCLKSOURCE\_\_, \_\_MCODIV\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01025}01025 \textcolor{preprocessor}{        MODIFY\_REG(RCC-\/>CFGR, (RCC\_CFGR\_MCO2 | RCC\_CFGR\_MCO2PRE), ((\_\_MCOCLKSOURCE\_\_) | ((\_\_MCODIV\_\_) << 3)));}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01046}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{01046}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_) (*(\_\_IO uint8\_t *) RCC\_CIR\_BYTE1\_ADDRESS |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01047}01047 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01059}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{01059}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_) (*(\_\_IO uint8\_t *) RCC\_CIR\_BYTE1\_ADDRESS \&= (uint8\_t)(\string~(\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01060}01060 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01073}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{01073}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_) (*(\_\_IO uint8\_t *) RCC\_CIR\_BYTE2\_ADDRESS = (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01074}01074 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01087}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{01087}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_) ((RCC-\/>CIR \& (\_\_INTERRUPT\_\_)) == (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01088}01088 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01092}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}{01092}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS() (RCC-\/>CSR |= RCC\_CSR\_RMVF)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01093}01093 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01112}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}{01112}} \textcolor{preprocessor}{\#define RCC\_FLAG\_MASK  ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01113}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{01113}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_) (((((((\_\_FLAG\_\_) >> 5) == 1)? RCC-\/>CR :((((\_\_FLAG\_\_) >> 5) == 2) ? RCC-\/>BDCR :((((\_\_FLAG\_\_) >> 5) == 3)? RCC-\/>CSR :RCC-\/>CIR))) \& ((uint32\_t)1 << ((\_\_FLAG\_\_) \& RCC\_FLAG\_MASK)))!= 0)? 1 : 0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01114}01114 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01123}01123 \textcolor{comment}{/* Include RCC HAL Extension module */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01124}01124 \textcolor{preprocessor}{\#include "{}../../../Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_rcc\_ex.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01125}01125 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01126}01126 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01134}01134 \textcolor{comment}{/* Initialization and de-\/initialization functions  ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01135}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{01135}} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\_RCC\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01136}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{01136}} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{HAL\_RCC\_OscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01137}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{01137}} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\_RCC\_ClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t FLatency);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01145}01145 \textcolor{comment}{/* Peripheral Control functions  ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01146}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{01146}} \textcolor{keywordtype}{void}     \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\_RCC\_MCOConfig}}(uint32\_t RCC\_MCOx, uint32\_t RCC\_MCOSource, uint32\_t RCC\_MCODiv);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01147}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{01147}} \textcolor{keywordtype}{void}     \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\_RCC\_EnableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01148}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{01148}} \textcolor{keywordtype}{void}     \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{HAL\_RCC\_DisableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01149}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{01149}} uint32\_t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01150}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{01150}} uint32\_t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01151}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{01151}} uint32\_t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\_RCC\_GetPCLK1Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01152}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{01152}} uint32\_t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{HAL\_RCC\_GetPCLK2Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01153}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{01153}} \textcolor{keywordtype}{void}     \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\_RCC\_GetOscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01154}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{01154}} \textcolor{keywordtype}{void}     \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\_RCC\_GetClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t *pFLatency);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01155}01155 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01156}01156 \textcolor{comment}{/* CSS NMI IRQ handler */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01157}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{01157}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\_RCC\_NMI\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01158}01158 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01159}01159 \textcolor{comment}{/* User Callbacks in non blocking mode (IT mode) */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01160}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{01160}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{HAL\_RCC\_CSSCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01169}01169 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01170}01170 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01171}01171 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01175}\mbox{\hyperlink{group___r_c_c___private___constants_gac0cd4ed24fa948844e1a40b12c450f32}{01175}} \textcolor{preprocessor}{\#define HSE\_TIMEOUT\_VALUE          HSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01176}\mbox{\hyperlink{group___r_c_c___private___constants_gad9e56670dcbbe9dbc3a8971b36bbec58}{01176}} \textcolor{preprocessor}{\#define HSI\_TIMEOUT\_VALUE          ((uint32\_t)2)    }\textcolor{comment}{/* 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01177}\mbox{\hyperlink{group___r_c_c___private___constants_gad52c7f624c88b0c82ab41b9dbd2b347f}{01177}} \textcolor{preprocessor}{\#define LSI\_TIMEOUT\_VALUE          ((uint32\_t)2)    }\textcolor{comment}{/* 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01178}\mbox{\hyperlink{group___r_c_c___private___constants_gad54d8ad9b3511329efee38b3ad0665de}{01178}} \textcolor{preprocessor}{\#define PLL\_TIMEOUT\_VALUE          ((uint32\_t)2)    }\textcolor{comment}{/* 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01179}\mbox{\hyperlink{group___r_c_c___private___constants_gab3caadc0f23d394d1033aba55d31fcdc}{01179}} \textcolor{preprocessor}{\#define CLOCKSWITCH\_TIMEOUT\_VALUE  ((uint32\_t)5000) }\textcolor{comment}{/* 5 s */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01180}\mbox{\hyperlink{group___r_c_c___private___constants_ga50ad77d63441cb945dd630964285cc07}{01180}} \textcolor{preprocessor}{\#define PLLI2S\_TIMEOUT\_VALUE       100U             }\textcolor{comment}{/* Timeout value fixed to 100 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01181}\mbox{\hyperlink{group___r_c_c___private___constants_gaa798e797ccefa001aff2218b06b6e448}{01181}} \textcolor{preprocessor}{\#define PLLSAI\_TIMEOUT\_VALUE       100U             }\textcolor{comment}{/* Timeout value fixed to 100 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01182}01182 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01187}01187 \textcolor{comment}{/* CIR register byte 2 (Bits[15:8]) base address */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01188}\mbox{\hyperlink{group___r_c_c___bit_address___alias_ga97f80d22ba3506a43accbeb9ceb31f51}{01188}} \textcolor{preprocessor}{\#define RCC\_CIR\_BYTE1\_ADDRESS         ((uint32\_t)(RCC\_BASE + 0x0C + 0x01))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01189}01189 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01190}01190 \textcolor{comment}{/* CIR register byte 3 (Bits[23:16]) base address */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01191}\mbox{\hyperlink{group___r_c_c___bit_address___alias_ga1387fb2dfadb830eb83ab2772c8d2294}{01191}} \textcolor{preprocessor}{\#define RCC\_CIR\_BYTE2\_ADDRESS         ((uint32\_t)(RCC\_BASE + 0x0C + 0x02))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01192}01192 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01193}\mbox{\hyperlink{group___r_c_c___bit_address___alias_gae578b5efd6bd38193ab426ce65cb77b1}{01193}} \textcolor{preprocessor}{\#define RCC\_DBP\_TIMEOUT\_VALUE      ((uint32\_t)100)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01194}\mbox{\hyperlink{group___r_c_c___bit_address___alias_gafe8ed1c0ca0e1c17ea69e09391498cc7}{01194}} \textcolor{preprocessor}{\#define RCC\_LSE\_TIMEOUT\_VALUE      LSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01202}01202 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01210}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga3da0bb3923503cb8e84e5bd75912fbb8}{01210}} \textcolor{preprocessor}{\#define IS\_RCC\_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01211}01211 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01212}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga287bbcafd73d07ec915c2f793301908a}{01212}} \textcolor{preprocessor}{\#define IS\_RCC\_HSE(HSE) (((HSE) == RCC\_HSE\_OFF) || ((HSE) == RCC\_HSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01213}01213 \textcolor{preprocessor}{                         ((HSE) == RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01214}01214 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01215}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga95d2678bf8f46e932e7cba75619a4d2c}{01215}} \textcolor{preprocessor}{\#define IS\_RCC\_LSE(LSE) (((LSE) == RCC\_LSE\_OFF) || ((LSE) == RCC\_LSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01216}01216 \textcolor{preprocessor}{                         ((LSE) == RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01217}01217 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01218}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga9d2bad5b4ad9ba8fb224ddbd949c27d6}{01218}} \textcolor{preprocessor}{\#define IS\_RCC\_HSI(HSI) (((HSI) == RCC\_HSI\_OFF) || ((HSI) == RCC\_HSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01219}01219 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01220}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaaa7381dd9821c69346ce64453863b786}{01220}} \textcolor{preprocessor}{\#define IS\_RCC\_LSI(LSI) (((LSI) == RCC\_LSI\_OFF) || ((LSI) == RCC\_LSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01221}01221 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01222}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga373b85039eb8036373fe80948c153ee0}{01222}} \textcolor{preprocessor}{\#define IS\_RCC\_PLL(PLL) (((PLL) == RCC\_PLL\_NONE) ||((PLL) == RCC\_PLL\_OFF) || ((PLL) == RCC\_PLL\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01223}01223 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01224}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae1aef66aae2c0374be3c7c62d389282f}{01224}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLSOURCE(SOURCE) (((SOURCE) == RCC\_PLLSOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01225}01225 \textcolor{preprocessor}{                                  ((SOURCE) == RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01226}01226 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01227}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga0797bfc445903525324cbd06a6cebbd2}{01227}} \textcolor{preprocessor}{\#define IS\_RCC\_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC\_SYSCLKSOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01228}01228 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_SYSCLKSOURCE\_HSE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01229}01229 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01230}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga8db327c085e20aeb673a9784f8508597}{01230}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLM\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 63))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01231}01231 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01232}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga12835741fbedd278ad1e91abebe00837}{01232}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLN\_VALUE(VALUE) ((50 <= (VALUE)) \&\& ((VALUE) <= 432))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01233}01233 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01234}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad808f83505f4e802e5bafab7831f0235}{01234}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLP\_VALUE(VALUE) (((VALUE) == RCC\_PLLP\_DIV2) || ((VALUE) == RCC\_PLLP\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01235}01235 \textcolor{preprocessor}{                                  ((VALUE) == RCC\_PLLP\_DIV6) || ((VALUE) == RCC\_PLLP\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01236}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad66dbe75bf8ab2b64b200e796281a851}{01236}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLQ\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 15))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01237}01237 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01238}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{01238}} \textcolor{preprocessor}{\#define IS\_RCC\_HCLK(HCLK) (((HCLK) == RCC\_SYSCLK\_DIV1)   || ((HCLK) == RCC\_SYSCLK\_DIV2)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01239}01239 \textcolor{preprocessor}{                           ((HCLK) == RCC\_SYSCLK\_DIV4)   || ((HCLK) == RCC\_SYSCLK\_DIV8)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01240}01240 \textcolor{preprocessor}{                           ((HCLK) == RCC\_SYSCLK\_DIV16)  || ((HCLK) == RCC\_SYSCLK\_DIV64)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01241}01241 \textcolor{preprocessor}{                           ((HCLK) == RCC\_SYSCLK\_DIV128) || ((HCLK) == RCC\_SYSCLK\_DIV256) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01242}01242 \textcolor{preprocessor}{                           ((HCLK) == RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01243}01243 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01244}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaedf7abbab300ed340b88d5f665910707}{01244}} \textcolor{preprocessor}{\#define IS\_RCC\_CLOCKTYPE(CLK) ((1 <= (CLK)) \&\& ((CLK) <= 15))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01245}01245 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01246}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gab70f1257ea47c1da4def8e351af4d9f2}{01246}} \textcolor{preprocessor}{\#define IS\_RCC\_PCLK(PCLK) (((PCLK) == RCC\_HCLK\_DIV1) || ((PCLK) == RCC\_HCLK\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01247}01247 \textcolor{preprocessor}{                           ((PCLK) == RCC\_HCLK\_DIV4) || ((PCLK) == RCC\_HCLK\_DIV8) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01248}01248 \textcolor{preprocessor}{                           ((PCLK) == RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01249}01249 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01250}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga008588e892390391710b57f25ef242bd}{01250}} \textcolor{preprocessor}{\#define IS\_RCC\_MCO(MCOX) (((MCOX) == RCC\_MCO1) || ((MCOX) == RCC\_MCO2))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01251}01251 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01252}01252 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01253}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga073031d9c90c555f7874912b7e4905f6}{01253}} \textcolor{preprocessor}{\#define IS\_RCC\_MCO1SOURCE(SOURCE) (((SOURCE) == RCC\_MCO1SOURCE\_HSI) || ((SOURCE) == RCC\_MCO1SOURCE\_LSE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01254}01254 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO1SOURCE\_HSE) || ((SOURCE) == RCC\_MCO1SOURCE\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01255}01255 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01256}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f}{01256}} \textcolor{preprocessor}{\#define IS\_RCC\_MCO2SOURCE(SOURCE) (((SOURCE) == RCC\_MCO2SOURCE\_SYSCLK) || ((SOURCE) == RCC\_MCO2SOURCE\_PLLI2SCLK)|| \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01257}01257 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO2SOURCE\_HSE)    || ((SOURCE) == RCC\_MCO2SOURCE\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01258}01258 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01259}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga152403e1f22fd14bb9a5d86406fe593f}{01259}} \textcolor{preprocessor}{\#define IS\_RCC\_MCODIV(DIV) (((DIV) == RCC\_MCODIV\_1)  || ((DIV) == RCC\_MCODIV\_2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01260}01260 \textcolor{preprocessor}{                             ((DIV) == RCC\_MCODIV\_3) || ((DIV) == RCC\_MCODIV\_4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01261}01261 \textcolor{preprocessor}{                             ((DIV) == RCC\_MCODIV\_5)) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01262}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gafda50a08dc048f7c272bf04ec9c2c2b7}{01262}} \textcolor{preprocessor}{\#define IS\_RCC\_CALIBRATION\_VALUE(VALUE) ((VALUE) <= 0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01263}01263 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01264}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad15919da708f31ad296809804307df1d}{01264}} \textcolor{preprocessor}{\#define IS\_RCC\_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC\_RTCCLKSOURCE\_LSE) || ((SOURCE) == RCC\_RTCCLKSOURCE\_LSI) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01265}01265 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV2) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01266}01266 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV4) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01267}01267 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV6) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV7) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01268}01268 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV8) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV9) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01269}01269 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV10) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV11) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01270}01270 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV12) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV13) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01271}01271 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV14) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV15) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01272}01272 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV16) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV17) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01273}01273 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV18) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV19) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01274}01274 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV20) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV21) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01275}01275 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV22) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV23) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01276}01276 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV24) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV25) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01277}01277 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV26) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV27) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01278}01278 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV28) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV29) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01279}01279 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV30) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV31))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01280}01280 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01281}01281 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01282}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaf7352dd8ce16d551cf93ffcf6d3b78f1}{01282}} \textcolor{preprocessor}{\#define IS\_RCC\_LSE\_DRIVE(DRIVE) (((DRIVE) == RCC\_LSEDRIVE\_LOW)        || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01283}01283 \textcolor{preprocessor}{                                 ((DRIVE) == RCC\_LSEDRIVE\_MEDIUMLOW)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01284}01284 \textcolor{preprocessor}{                                 ((DRIVE) == RCC\_LSEDRIVE\_MEDIUMHIGH) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01285}01285 \textcolor{preprocessor}{                                 ((DRIVE) == RCC\_LSEDRIVE\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01302}01302 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01303}01303 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01304}01304 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01305}01305 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01306}01306 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F7xx\_HAL\_RCC\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc_8h_source_l01307}01307 }

\end{DoxyCode}
