module RAM(
    output wire[15:0] DoutRAM,
    input wire[15:0] DinRAM,
    input wire[7:0] AddrRAM,
    input wire write,
    input wire clk
);

    reg[15:0] data [255:0];
    assign DoutRAM=data[AddrRAM];
    always@(posedge clk) begin
        if(write)begin
			data[AddrRAM]<=DinRAM;
        end
    end
end
endmodule