
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -357.83

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.38

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.38

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3543.49    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.95    1.59    2.03 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.03   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.62    2.62   library removal time
                                  2.62   data required time
-----------------------------------------------------------------------------
                                  2.62   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.59   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.99    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.23    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3543.49    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.95    1.59    2.03 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.03   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.41    1.79   library recovery time
                                  1.79   data required time
-----------------------------------------------------------------------------
                                  1.79   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.36    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.26    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.76    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   41.25    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   35.53    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   32.39    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   57.18    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   24.13    0.06    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   34.43    0.08    0.11    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.08    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.26    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    1.14    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.76    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   33.87    0.16    0.19    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.75    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    6.34    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   15.54    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.65    0.02    0.02    1.09 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.09 v _30153_/B (FA_X1)
     1    3.98    0.02    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.18 v _30168_/CI (FA_X1)
     1    2.22    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.93    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.94    0.02    0.09    1.40 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.40 v _30174_/A (FA_X1)
     1    1.82    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.82    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    3.98    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    1.67    0.01    0.09    1.72 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.72 v _21495_/A (INV_X1)
     1    3.45    0.01    0.02    1.74 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.74 ^ _30534_/A (HA_X1)
     2    4.17    0.03    0.06    1.80 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.80 ^ _23568_/B2 (AOI21_X1)
     3    4.89    0.01    0.03    1.83 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.01    0.00    1.83 v _23570_/A (AOI21_X1)
     3    5.56    0.04    0.06    1.89 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.89 ^ _23655_/A4 (AND4_X1)
     2    3.89    0.02    0.07    1.96 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.96 ^ _23717_/A1 (NOR2_X1)
     1    1.74    0.01    0.01    1.97 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.97 v _23718_/B2 (AOI21_X1)
     3   10.60    0.06    0.08    2.05 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.05 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.08 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.08 v _23720_/B (XOR2_X1)
     1    8.74    0.05    0.07    2.15 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.15 ^ _23721_/A2 (NOR2_X1)
     1    2.01    0.03    0.02    2.16 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.16 v _23722_/A3 (NOR3_X1)
     2    8.04    0.07    0.10    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.73    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   18.26    0.09    0.12    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.41 ^ _23726_/A (BUF_X1)
    10   25.79    0.06    0.09    2.51 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.51 ^ _24506_/B2 (OAI21_X1)
     1    1.42    0.02    0.02    2.53 v _24506_/ZN (OAI21_X1)
                                         _01549_ (net)
                  0.02    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3543.49    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.95    1.59    2.03 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.03   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.41    1.79   library recovery time
                                  1.79   data required time
-----------------------------------------------------------------------------
                                  1.79   data required time
                                 -2.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.36    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.26    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.76    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   41.25    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   35.53    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   32.39    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   57.18    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   24.13    0.06    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   34.43    0.08    0.11    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.08    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.26    0.01    0.06    0.57 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.57 v _18355_/B (MUX2_X1)
     1    1.14    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.76    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   33.87    0.16    0.19    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.75    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    6.34    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   15.54    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.65    0.02    0.02    1.09 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.09 v _30153_/B (FA_X1)
     1    3.98    0.02    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.18 v _30168_/CI (FA_X1)
     1    2.22    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.93    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.94    0.02    0.09    1.40 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.40 v _30174_/A (FA_X1)
     1    1.82    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.82    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    3.98    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    1.67    0.01    0.09    1.72 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.72 v _21495_/A (INV_X1)
     1    3.45    0.01    0.02    1.74 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.74 ^ _30534_/A (HA_X1)
     2    4.17    0.03    0.06    1.80 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.80 ^ _23568_/B2 (AOI21_X1)
     3    4.89    0.01    0.03    1.83 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.01    0.00    1.83 v _23570_/A (AOI21_X1)
     3    5.56    0.04    0.06    1.89 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.89 ^ _23655_/A4 (AND4_X1)
     2    3.89    0.02    0.07    1.96 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.96 ^ _23717_/A1 (NOR2_X1)
     1    1.74    0.01    0.01    1.97 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.97 v _23718_/B2 (AOI21_X1)
     3   10.60    0.06    0.08    2.05 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.05 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.08 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.08 v _23720_/B (XOR2_X1)
     1    8.74    0.05    0.07    2.15 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.15 ^ _23721_/A2 (NOR2_X1)
     1    2.01    0.03    0.02    2.16 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.16 v _23722_/A3 (NOR3_X1)
     2    8.04    0.07    0.10    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.73    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   18.26    0.09    0.12    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.41 ^ _23726_/A (BUF_X1)
    10   25.79    0.06    0.09    2.51 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.51 ^ _24506_/B2 (OAI21_X1)
     1    1.42    0.02    0.02    2.53 v _24506_/ZN (OAI21_X1)
                                         _01549_ (net)
                  0.02    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_24776_/ZN                              0.20    0.24   -0.04 (VIOLATED)
_17048_/Z                               0.20    0.23   -0.03 (VIOLATED)
_20440_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.02 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   47.66  -22.33 (VIOLATED)
_22344_/ZN                             23.23   40.56  -17.33 (VIOLATED)
_24776_/ZN                             16.02   33.32  -17.30 (VIOLATED)
_22176_/ZN                             23.23   39.27  -16.04 (VIOLATED)
_27512_/ZN                             23.23   37.94  -14.71 (VIOLATED)
_18225_/ZN                             26.02   40.49  -14.47 (VIOLATED)
_22217_/ZN                             23.23   36.80  -13.57 (VIOLATED)
_19924_/ZN                             25.33   38.43  -13.10 (VIOLATED)
_18977_/ZN                             26.02   38.87  -12.85 (VIOLATED)
_20328_/ZN                             16.02   28.82  -12.80 (VIOLATED)
_27504_/ZN                             23.23   35.76  -12.52 (VIOLATED)
_19731_/ZN                             26.02   38.39  -12.38 (VIOLATED)
_18429_/ZN                             26.02   37.74  -11.72 (VIOLATED)
_22089_/ZN                             23.23   34.59  -11.36 (VIOLATED)
_27522_/ZN                             23.23   34.28  -11.05 (VIOLATED)
_22284_/ZN                             23.23   34.27  -11.03 (VIOLATED)
_18303_/ZN                             25.33   36.10  -10.77 (VIOLATED)
_20440_/ZN                             10.47   21.16  -10.68 (VIOLATED)
_18028_/ZN                             26.02   36.65  -10.63 (VIOLATED)
_19553_/ZN                             26.02   36.51  -10.50 (VIOLATED)
_22911_/ZN                             10.47   20.57  -10.10 (VIOLATED)
_19183_/ZN                             26.70   36.05   -9.34 (VIOLATED)
_22073_/ZN                             23.23   32.57   -9.34 (VIOLATED)
_20319_/Z                              25.33   34.59   -9.26 (VIOLATED)
_22052_/ZN                             23.23   32.28   -9.04 (VIOLATED)
_18471_/ZN                             25.33   34.37   -9.04 (VIOLATED)
_20890_/ZN                             16.02   24.95   -8.93 (VIOLATED)
_19370_/ZN                             26.02   34.93   -8.92 (VIOLATED)
_22133_/ZN                             23.23   32.13   -8.90 (VIOLATED)
_18358_/ZN                             25.33   33.87   -8.55 (VIOLATED)
_18055_/ZN                             28.99   36.52   -7.53 (VIOLATED)
_19384_/ZN                             26.70   34.08   -7.37 (VIOLATED)
_20147_/ZN                             10.47   17.72   -7.25 (VIOLATED)
_18215_/ZN                             26.02   32.93   -6.92 (VIOLATED)
_22301_/ZN                             10.47   16.99   -6.52 (VIOLATED)
_19863_/ZN                             25.33   31.73   -6.40 (VIOLATED)
_23322_/ZN                             10.47   16.42   -5.95 (VIOLATED)
_18615_/ZN                             28.99   34.83   -5.84 (VIOLATED)
_25831_/ZN                             10.47   16.03   -5.56 (VIOLATED)
_20318_/Z                              25.33   30.60   -5.27 (VIOLATED)
_18417_/ZN                             26.02   30.99   -4.97 (VIOLATED)
_19781_/ZN                             25.33   30.20   -4.87 (VIOLATED)
_20352_/ZN                             16.02   20.79   -4.77 (VIOLATED)
_19965_/ZN                             25.33   29.93   -4.61 (VIOLATED)
_23513_/ZN                             13.81   17.99   -4.18 (VIOLATED)
_19421_/ZN                             25.33   29.00   -3.67 (VIOLATED)
_27740_/ZN                             10.47   13.76   -3.29 (VIOLATED)
_19681_/ZN                             25.33   28.59   -3.26 (VIOLATED)
_24996_/ZN                             26.70   29.82   -3.11 (VIOLATED)
_22195_/ZN                             16.02   18.93   -2.90 (VIOLATED)
_22363_/ZN                             26.05   28.94   -2.89 (VIOLATED)
_22868_/ZN                             10.47   13.32   -2.85 (VIOLATED)
_22360_/ZN                             10.47   13.28   -2.81 (VIOLATED)
_20148_/ZN                             10.47   13.12   -2.65 (VIOLATED)
_17872_/ZN                             25.33   27.96   -2.63 (VIOLATED)
_17534_/ZN                             13.81   16.10   -2.29 (VIOLATED)
_22831_/ZN                             10.47   12.65   -2.18 (VIOLATED)
_21793_/ZN                             10.47   12.37   -1.90 (VIOLATED)
_21844_/ZN                             10.47   12.34   -1.86 (VIOLATED)
_18991_/ZN                             31.74   33.53   -1.79 (VIOLATED)
_19639_/ZN                             26.05   27.64   -1.58 (VIOLATED)
_17229_/ZN                             16.02   17.41   -1.39 (VIOLATED)
_18603_/ZN                             26.02   26.99   -0.97 (VIOLATED)
_23367_/ZN                             16.02   16.81   -0.79 (VIOLATED)
_17917_/ZN                             25.33   26.10   -0.78 (VIOLATED)
_21836_/ZN                             10.47   11.23   -0.76 (VIOLATED)
_20174_/ZN                             11.48   12.19   -0.70 (VIOLATED)
_20150_/ZN                             11.48   11.81   -0.33 (VIOLATED)
_27230_/ZN                             25.33   25.45   -0.12 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.041095517575740814

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2070

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-22.333477020263672

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8817

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 6

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 69

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1651

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.03    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.31 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.11    0.50 ^ _18247_/Z (BUF_X1)
   0.06    0.57 v _18354_/Z (MUX2_X1)
   0.06    0.62 v _18355_/Z (MUX2_X1)
   0.06    0.68 v _18356_/Z (MUX2_X1)
   0.06    0.74 v _18357_/Z (MUX2_X1)
   0.19    0.93 ^ _18358_/ZN (AOI21_X1)
   0.06    0.99 ^ _20581_/ZN (AND2_X1)
   0.02    1.01 v _20582_/ZN (AOI21_X1)
   0.06    1.07 ^ _20603_/ZN (INV_X1)
   0.02    1.09 v _20604_/ZN (NAND2_X1)
   0.09    1.18 v _30153_/CO (FA_X1)
   0.11    1.29 ^ _30168_/S (FA_X1)
   0.01    1.30 v _21493_/ZN (INV_X1)
   0.09    1.40 v _30169_/S (FA_X1)
   0.12    1.51 ^ _30174_/S (FA_X1)
   0.01    1.52 v _21168_/ZN (INV_X1)
   0.12    1.64 ^ _30178_/S (FA_X1)
   0.09    1.72 v _30179_/S (FA_X1)
   0.02    1.74 ^ _21495_/ZN (INV_X1)
   0.06    1.80 ^ _30534_/S (HA_X1)
   0.03    1.83 v _23568_/ZN (AOI21_X1)
   0.06    1.89 ^ _23570_/ZN (AOI21_X1)
   0.07    1.96 ^ _23655_/ZN (AND4_X1)
   0.01    1.97 v _23717_/ZN (NOR2_X1)
   0.08    2.05 ^ _23718_/ZN (AOI21_X1)
   0.02    2.08 v _23719_/ZN (AOI21_X1)
   0.07    2.15 ^ _23720_/Z (XOR2_X1)
   0.02    2.16 v _23721_/ZN (NOR2_X1)
   0.10    2.27 ^ _23722_/ZN (NOR3_X1)
   0.03    2.30 v _23724_/ZN (OAI22_X1)
   0.12    2.41 ^ _23725_/ZN (AOI21_X1)
   0.09    2.51 ^ _23726_/Z (BUF_X1)
   0.03    2.53 v _24506_/ZN (OAI21_X1)
   0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/D (DFFR_X1)
           2.53   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[342]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.53   data arrival time
---------------------------------------------------------
          -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5327

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3771

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.889249

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.47e-03   1.56e-04   1.29e-02  16.4%
Combinational          2.99e-02   3.55e-02   4.29e-04   6.58e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   3.73e-02   5.85e-04   7.91e-02 100.0%
                          52.1%      47.1%       0.7%
