Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 17:00:50 2024
| Host         : PA32 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file miniRV_SoC_control_sets_placed.rpt
| Design       : miniRV_SoC
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              46 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              83 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+----------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal |                    Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+----------------------------------------------------+------------------+------------------+----------------+
|  cpu_clk_BUFG |                                                    |                  |                1 |              2 |
|  cpu_clk_BUFG | U_dig/led_num                                      | fpga_rst_IBUF    |                2 |              4 |
|  cpu_clk_BUFG | U_dig/before_end                                   | fpga_rst_IBUF    |                8 |             23 |
|  cpu_clk_BUFG | Core_cpu/U_idecode/U_RF/E[0]                       | fpga_rst_IBUF    |                7 |             24 |
|  cpu_clk_BUFG | Core_cpu/U_idecode/U_RF/disp_data_reg[31]_i_7_0[0] | fpga_rst_IBUF    |               11 |             32 |
|  cpu_clk_BUFG |                                                    | fpga_rst_IBUF    |               22 |             46 |
|  cpu_clk_BUFG | Core_cpu/U_idecode/U_RF/p_0_in__0                  |                  |               12 |             96 |
+---------------+----------------------------------------------------+------------------+------------------+----------------+


