# CODTECH-TASK-2

Name : S.Guru Kiran Reddy 
Company: CODTECH IT SOLUTIONS 
ID: CT6VLSI590 
Domain: VLSI 
Duration:June to August 5th Mentor:N.Santosh Kumar

Overview of the project

Project :Design FSMs using Verilog or VHDL in the VLSI software environment. Write testbenches to test different states and transitions of the FSM. Simulate the FSM behavior and verify its correctness.
Objective:
The objective of this project is to design FSMs using Verilog or VHDL in the VLSI software environment and test different states and transitions of the FSM.
Key Activities:
-> Writing Code 
-> Synthesising circuit 
-> Timing Diagrams

Technologies Used: 
 ->Xilinx Vivado
