
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Sep 25 19:34:21 2023
| Design       : key_led
| Device       : PGL50G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 key_led|sys_clk          20.0000      {0.0000 10.0000}    Declared         19           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 key_led|sys_clk            50.0000 MHz    200.2804 MHz        20.0000         4.9930         15.007
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 key_led|sys_clk        key_led|sys_clk             15.007       0.000              0             78
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 key_led|sys_clk        key_led|sys_clk              0.345       0.000              0             78
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 key_led|sys_clk                                     9.380       0.000              0             19
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 key_led|sys_clk        key_led|sys_clk             16.362       0.000              0             78
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 key_led|sys_clk        key_led|sys_clk              0.269       0.000              0             78
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 key_led|sys_clk                                     9.504       0.000              0             19
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cnt[24]/opit_0_inv_A2Q21/Cin
Path Group  : key_led|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       5.445         ntclkbufg_0      
 CLMS_198_93/CLK                                                           r       cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_198_93/Q3                    tco                   0.288       5.733 r       cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.265       5.998         cnt[4]           
 CLMS_198_89/Y2                    td                    0.487       6.485 r       N3_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.413       6.898         _N788            
 CLMA_202_96/Y0                    td                    0.478       7.376 r       N3_mux10/gateop_perm/Z
                                   net (fanout=1)        0.119       7.495         _N21             
 CLMA_202_96/Y3                    td                    0.468       7.963 r       N3_mux17/gateop_perm/Z
                                   net (fanout=1)        0.453       8.416         _N35             
 CLMS_198_89/Y1                    td                    0.304       8.720 r       N3_mux24/gateop_perm/Z
                                   net (fanout=25)       0.415       9.135         N3               
                                   td                    0.477       9.612 f       cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.612         _N56             
 CLMS_198_93/COUT                  td                    0.058       9.670 r       cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.670         _N58             
                                   td                    0.058       9.728 r       cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.728         _N60             
 CLMS_198_97/COUT                  td                    0.058       9.786 r       cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.786         _N62             
                                   td                    0.058       9.844 r       cnt[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.844         _N64             
 CLMS_198_101/COUT                 td                    0.058       9.902 r       cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.902         _N66             
                                   td                    0.058       9.960 r       cnt[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.960         _N68             
 CLMS_198_105/COUT                 td                    0.058      10.018 r       cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.018         _N70             
                                   td                    0.058      10.076 r       cnt[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.076         _N72             
 CLMS_198_109/COUT                 td                    0.058      10.134 r       cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.134         _N74             
                                   td                    0.058      10.192 r       cnt[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.192         _N76             
                                                                           r       cnt[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.192         Logic Levels: 9  
                                                                                   Logic: 3.082ns(64.925%), Route: 1.665ns(35.075%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      23.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531      25.112         ntclkbufg_0      
 CLMS_198_113/CLK                                                          r       cnt[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.304      25.416                          
 clock uncertainty                                      -0.050      25.366                          

 Setup time                                             -0.167      25.199                          

 Data required time                                                 25.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.199                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.007                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cnt[22]/opit_0_inv_A2Q21/Cin
Path Group  : key_led|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       5.445         ntclkbufg_0      
 CLMS_198_93/CLK                                                           r       cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_198_93/Q3                    tco                   0.288       5.733 r       cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.265       5.998         cnt[4]           
 CLMS_198_89/Y2                    td                    0.487       6.485 r       N3_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.413       6.898         _N788            
 CLMA_202_96/Y0                    td                    0.478       7.376 r       N3_mux10/gateop_perm/Z
                                   net (fanout=1)        0.119       7.495         _N21             
 CLMA_202_96/Y3                    td                    0.468       7.963 r       N3_mux17/gateop_perm/Z
                                   net (fanout=1)        0.453       8.416         _N35             
 CLMS_198_89/Y1                    td                    0.304       8.720 r       N3_mux24/gateop_perm/Z
                                   net (fanout=25)       0.415       9.135         N3               
                                   td                    0.477       9.612 f       cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.612         _N56             
 CLMS_198_93/COUT                  td                    0.058       9.670 r       cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.670         _N58             
                                   td                    0.058       9.728 r       cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.728         _N60             
 CLMS_198_97/COUT                  td                    0.058       9.786 r       cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.786         _N62             
                                   td                    0.058       9.844 r       cnt[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.844         _N64             
 CLMS_198_101/COUT                 td                    0.058       9.902 r       cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.902         _N66             
                                   td                    0.058       9.960 r       cnt[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.960         _N68             
 CLMS_198_105/COUT                 td                    0.058      10.018 r       cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.018         _N70             
                                   td                    0.058      10.076 r       cnt[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.076         _N72             
 CLMS_198_109/COUT                 td                    0.058      10.134 r       cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.134         _N74             
 CLMS_198_113/CIN                                                          r       cnt[22]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.134         Logic Levels: 9  
                                                                                   Logic: 3.024ns(64.491%), Route: 1.665ns(35.509%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      23.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531      25.112         ntclkbufg_0      
 CLMS_198_113/CLK                                                          r       cnt[22]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.304      25.416                          
 clock uncertainty                                      -0.050      25.366                          

 Setup time                                             -0.170      25.196                          

 Data required time                                                 25.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.196                          
 Data arrival time                                                  10.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.062                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cnt[20]/opit_0_inv_A2Q21/Cin
Path Group  : key_led|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.112
  Launch Clock Delay      :  5.445
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       5.445         ntclkbufg_0      
 CLMS_198_93/CLK                                                           r       cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_198_93/Q3                    tco                   0.288       5.733 r       cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.265       5.998         cnt[4]           
 CLMS_198_89/Y2                    td                    0.487       6.485 r       N3_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.413       6.898         _N788            
 CLMA_202_96/Y0                    td                    0.478       7.376 r       N3_mux10/gateop_perm/Z
                                   net (fanout=1)        0.119       7.495         _N21             
 CLMA_202_96/Y3                    td                    0.468       7.963 r       N3_mux17/gateop_perm/Z
                                   net (fanout=1)        0.453       8.416         _N35             
 CLMS_198_89/Y1                    td                    0.304       8.720 r       N3_mux24/gateop_perm/Z
                                   net (fanout=25)       0.415       9.135         N3               
                                   td                    0.477       9.612 f       cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.612         _N56             
 CLMS_198_93/COUT                  td                    0.058       9.670 r       cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.670         _N58             
                                   td                    0.058       9.728 r       cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.728         _N60             
 CLMS_198_97/COUT                  td                    0.058       9.786 r       cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.786         _N62             
                                   td                    0.058       9.844 r       cnt[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.844         _N64             
 CLMS_198_101/COUT                 td                    0.058       9.902 r       cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.902         _N66             
                                   td                    0.058       9.960 r       cnt[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.960         _N68             
 CLMS_198_105/COUT                 td                    0.058      10.018 r       cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.018         _N70             
                                   td                    0.058      10.076 r       cnt[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.076         _N72             
                                                                           r       cnt[20]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.076         Logic Levels: 8  
                                                                                   Logic: 2.966ns(64.047%), Route: 1.665ns(35.953%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      23.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      23.581 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531      25.112         ntclkbufg_0      
 CLMS_198_109/CLK                                                          r       cnt[20]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.304      25.416                          
 clock uncertainty                                      -0.050      25.366                          

 Setup time                                             -0.167      25.199                          

 Data required time                                                 25.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.199                          
 Data arrival time                                                  10.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.123                          
====================================================================================================

====================================================================================================

Startpoint  : led_flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led_flag[1]/opit_0_inv_L5Q_perm/L4
Path Group  : key_led|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       5.112         ntclkbufg_0      
 CLMS_202_93/CLK                                                           r       led_flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_93/Q0                    tco                   0.222       5.334 f       led_flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.088       5.422         led_flag[0]      
 CLMS_202_93/B4                                                            f       led_flag[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.422         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       5.445         ntclkbufg_0      
 CLMS_202_93/CLK                                                           r       led_flag[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Hold time                                              -0.035       5.077                          

 Data required time                                                  5.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.077                          
 Data arrival time                                                   5.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : key_led|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       5.112         ntclkbufg_0      
 CLMS_198_89/CLK                                                           r       cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_89/Q0                    tco                   0.222       5.334 f       cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.421         cnt[0]           
 CLMS_198_89/A0                                                            f       cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.421         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       5.445         ntclkbufg_0      
 CLMS_198_89/CLK                                                           r       cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Hold time                                              -0.094       5.018                          

 Data required time                                                  5.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.018                          
 Data arrival time                                                   5.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : key_led|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.445
  Launch Clock Delay      :  5.112
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.581         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.581 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       5.112         ntclkbufg_0      
 CLMS_198_97/CLK                                                           r       cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_198_97/Q0                    tco                   0.222       5.334 f       cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.085       5.419         cnt[5]           
 CLMS_198_97/A1                                                            f       cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   5.419         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       5.445         ntclkbufg_0      
 CLMS_198_97/CLK                                                           r       cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.333       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Hold time                                              -0.121       4.991                          

 Data required time                                                  4.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.991                          
 Data arrival time                                                   5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : led[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       5.445         ntclkbufg_0      
 CLMS_202_89/CLK                                                           r       led[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_89/Q2                    tco                   0.289       5.734 f       led[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.292       8.026         nt_led[3]        
 IOL_327_25/DO                     td                    0.139       8.165 f       led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.165         led_obuf[3]/ntO  
 IOBS_LR_328_24/PAD                td                    3.995      12.160 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.000      12.160         led[3]           
 P16                                                                       f       led[3] (port)    

 Data arrival time                                                  12.160         Logic Levels: 2  
                                                                                   Logic: 4.423ns(65.867%), Route: 2.292ns(34.133%)
====================================================================================================

====================================================================================================

Startpoint  : led[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       5.445         ntclkbufg_0      
 CLMS_202_89/CLK                                                           r       led[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_89/Q1                    tco                   0.289       5.734 f       led[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.234       7.968         nt_led[2]        
 IOL_327_26/DO                     td                    0.139       8.107 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.107         led_obuf[2]/ntO  
 IOBS_LR_328_25/PAD                td                    3.995      12.102 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.000      12.102         led[2]           
 P15                                                                       f       led[2] (port)    

 Data arrival time                                                  12.102         Logic Levels: 2  
                                                                                   Logic: 4.423ns(66.441%), Route: 2.234ns(33.559%)
====================================================================================================

====================================================================================================

Startpoint  : led[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.860         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.860 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       5.445         ntclkbufg_0      
 CLMS_202_89/CLK                                                           r       led[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_202_89/Q3                    tco                   0.286       5.731 f       led[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        2.189       7.920         nt_led[0]        
 IOL_327_138/DO                    td                    0.139       8.059 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       8.059         led_obuf[0]/ntO  
 IOBS_LR_328_137/PAD               td                    3.995      12.054 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.000      12.054         led[0]           
 M14                                                                       f       led[0] (port)    

 Data arrival time                                                  12.054         Logic Levels: 2  
                                                                                   Logic: 4.420ns(66.878%), Route: 2.189ns(33.122%)
====================================================================================================

====================================================================================================

Startpoint  : key[2] (port)
Endpoint    : led[0]/opit_0_inv_MUX4TO1Q/S1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T11                                                     0.000       0.000 r       key[2] (port)    
                                   net (fanout=1)        0.000       0.000         key[2]           
 IOBR_TB_216_0/DIN                 td                    1.047       1.047 r       key_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.047         key_ibuf[2]/ntD  
 IOL_219_5/RX_DATA_DD              td                    0.082       1.129 r       key_ibuf[2]/opit_1/OUT
                                   net (fanout=4)        1.225       2.354         nt_key[2]        
 CLMS_202_89/D4                                                            r       led[0]/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   2.354         Logic Levels: 2  
                                                                                   Logic: 1.129ns(47.961%), Route: 1.225ns(52.039%)
====================================================================================================

====================================================================================================

Startpoint  : key[3] (port)
Endpoint    : led[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 r       key[3] (port)    
                                   net (fanout=1)        0.000       0.000         key[3]           
 IOBS_TB_200_0/DIN                 td                    1.047       1.047 r       key_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       1.047         key_ibuf[3]/ntD  
 IOL_203_5/RX_DATA_DD              td                    0.082       1.129 r       key_ibuf[3]/opit_1/OUT
                                   net (fanout=6)        0.964       2.093         nt_key[3]        
 CLMS_186_85/Y0                    td                    0.208       2.301 r       N81_2/gateop_perm/Z
                                   net (fanout=1)        0.353       2.654         _N821            
 CLMS_202_89/D3                                                            r       led[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   2.654         Logic Levels: 3  
                                                                                   Logic: 1.337ns(50.377%), Route: 1.317ns(49.623%)
====================================================================================================

====================================================================================================

Startpoint  : key[2] (port)
Endpoint    : led[3]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T11                                                     0.000       0.000 r       key[2] (port)    
                                   net (fanout=1)        0.000       0.000         key[2]           
 IOBR_TB_216_0/DIN                 td                    1.047       1.047 r       key_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.047         key_ibuf[2]/ntD  
 IOL_219_5/RX_DATA_DD              td                    0.082       1.129 r       key_ibuf[2]/opit_1/OUT
                                   net (fanout=4)        0.997       2.126         nt_key[2]        
 CLMA_202_84/Y0                    td                    0.347       2.473 r       N114_8/gateop_perm/Z
                                   net (fanout=3)        0.219       2.692         _N87             
 CLMS_202_89/C1                                                            r       led[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.692         Logic Levels: 3  
                                                                                   Logic: 1.476ns(54.829%), Route: 1.216ns(45.171%)
====================================================================================================

{key_led|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_198_89/CLK         cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_198_89/CLK         cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_198_93/CLK         cnt[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cnt[24]/opit_0_inv_A2Q21/Cin
Path Group  : key_led|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       3.299         ntclkbufg_0      
 CLMS_198_93/CLK                                                           r       cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_198_93/Q3                    tco                   0.220       3.519 f       cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.168       3.687         cnt[4]           
 CLMS_198_89/Y2                    td                    0.381       4.068 f       N3_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.270       4.338         _N788            
 CLMA_202_96/Y0                    td                    0.378       4.716 f       N3_mux10/gateop_perm/Z
                                   net (fanout=1)        0.067       4.783         _N21             
 CLMA_202_96/Y3                    td                    0.360       5.143 f       N3_mux17/gateop_perm/Z
                                   net (fanout=1)        0.282       5.425         _N35             
 CLMS_198_89/Y1                    td                    0.244       5.669 f       N3_mux24/gateop_perm/Z
                                   net (fanout=25)       0.267       5.936         N3               
                                   td                    0.368       6.304 f       cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.304         _N56             
 CLMS_198_93/COUT                  td                    0.044       6.348 r       cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.348         _N58             
                                   td                    0.044       6.392 r       cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.392         _N60             
 CLMS_198_97/COUT                  td                    0.044       6.436 r       cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.436         _N62             
                                   td                    0.044       6.480 r       cnt[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.480         _N64             
 CLMS_198_101/COUT                 td                    0.044       6.524 r       cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.524         _N66             
                                   td                    0.044       6.568 r       cnt[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.568         _N68             
 CLMS_198_105/COUT                 td                    0.044       6.612 r       cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.612         _N70             
                                   td                    0.044       6.656 r       cnt[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.656         _N72             
 CLMS_198_109/COUT                 td                    0.044       6.700 r       cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.700         _N74             
                                   td                    0.044       6.744 r       cnt[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.744         _N76             
                                                                           r       cnt[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.744         Logic Levels: 9  
                                                                                   Logic: 2.391ns(69.405%), Route: 1.054ns(30.595%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895      23.096         ntclkbufg_0      
 CLMS_198_113/CLK                                                          r       cnt[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      23.284                          
 clock uncertainty                                      -0.050      23.234                          

 Setup time                                             -0.128      23.106                          

 Data required time                                                 23.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.106                          
 Data arrival time                                                   6.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.362                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cnt[22]/opit_0_inv_A2Q21/Cin
Path Group  : key_led|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       3.299         ntclkbufg_0      
 CLMS_198_93/CLK                                                           r       cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_198_93/Q3                    tco                   0.220       3.519 f       cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.168       3.687         cnt[4]           
 CLMS_198_89/Y2                    td                    0.381       4.068 f       N3_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.270       4.338         _N788            
 CLMA_202_96/Y0                    td                    0.378       4.716 f       N3_mux10/gateop_perm/Z
                                   net (fanout=1)        0.067       4.783         _N21             
 CLMA_202_96/Y3                    td                    0.360       5.143 f       N3_mux17/gateop_perm/Z
                                   net (fanout=1)        0.282       5.425         _N35             
 CLMS_198_89/Y1                    td                    0.244       5.669 f       N3_mux24/gateop_perm/Z
                                   net (fanout=25)       0.267       5.936         N3               
                                   td                    0.368       6.304 f       cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.304         _N56             
 CLMS_198_93/COUT                  td                    0.044       6.348 r       cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.348         _N58             
                                   td                    0.044       6.392 r       cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.392         _N60             
 CLMS_198_97/COUT                  td                    0.044       6.436 r       cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.436         _N62             
                                   td                    0.044       6.480 r       cnt[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.480         _N64             
 CLMS_198_101/COUT                 td                    0.044       6.524 r       cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.524         _N66             
                                   td                    0.044       6.568 r       cnt[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.568         _N68             
 CLMS_198_105/COUT                 td                    0.044       6.612 r       cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.612         _N70             
                                   td                    0.044       6.656 r       cnt[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.656         _N72             
 CLMS_198_109/COUT                 td                    0.044       6.700 r       cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.700         _N74             
 CLMS_198_113/CIN                                                          r       cnt[22]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.700         Logic Levels: 9  
                                                                                   Logic: 2.347ns(69.009%), Route: 1.054ns(30.991%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895      23.096         ntclkbufg_0      
 CLMS_198_113/CLK                                                          r       cnt[22]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      23.284                          
 clock uncertainty                                      -0.050      23.234                          

 Setup time                                             -0.132      23.102                          

 Data required time                                                 23.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.102                          
 Data arrival time                                                   6.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.402                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cnt[20]/opit_0_inv_A2Q21/Cin
Path Group  : key_led|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.299
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       3.299         ntclkbufg_0      
 CLMS_198_93/CLK                                                           r       cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_198_93/Q3                    tco                   0.220       3.519 f       cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.168       3.687         cnt[4]           
 CLMS_198_89/Y2                    td                    0.381       4.068 f       N3_mux5_5/gateop_perm/Z
                                   net (fanout=1)        0.270       4.338         _N788            
 CLMA_202_96/Y0                    td                    0.378       4.716 f       N3_mux10/gateop_perm/Z
                                   net (fanout=1)        0.067       4.783         _N21             
 CLMA_202_96/Y3                    td                    0.360       5.143 f       N3_mux17/gateop_perm/Z
                                   net (fanout=1)        0.282       5.425         _N35             
 CLMS_198_89/Y1                    td                    0.244       5.669 f       N3_mux24/gateop_perm/Z
                                   net (fanout=25)       0.267       5.936         N3               
                                   td                    0.368       6.304 f       cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.304         _N56             
 CLMS_198_93/COUT                  td                    0.044       6.348 r       cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.348         _N58             
                                   td                    0.044       6.392 r       cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.392         _N60             
 CLMS_198_97/COUT                  td                    0.044       6.436 r       cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.436         _N62             
                                   td                    0.044       6.480 r       cnt[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.480         _N64             
 CLMS_198_101/COUT                 td                    0.044       6.524 r       cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.524         _N66             
                                   td                    0.044       6.568 r       cnt[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.568         _N68             
 CLMS_198_105/COUT                 td                    0.044       6.612 r       cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.612         _N70             
                                   td                    0.044       6.656 r       cnt[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.656         _N72             
                                                                           r       cnt[20]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.656         Logic Levels: 8  
                                                                                   Logic: 2.303ns(68.603%), Route: 1.054ns(31.397%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      22.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000      22.201 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895      23.096         ntclkbufg_0      
 CLMS_198_109/CLK                                                          r       cnt[20]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      23.284                          
 clock uncertainty                                      -0.050      23.234                          

 Setup time                                             -0.128      23.106                          

 Data required time                                                 23.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.106                          
 Data arrival time                                                   6.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.450                          
====================================================================================================

====================================================================================================

Startpoint  : led_flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led_flag[1]/opit_0_inv_L5Q_perm/L4
Path Group  : key_led|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       3.096         ntclkbufg_0      
 CLMS_202_93/CLK                                                           r       led_flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_93/Q0                    tco                   0.179       3.275 f       led_flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.062       3.337         led_flag[0]      
 CLMS_202_93/B4                                                            f       led_flag[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.337         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       3.299         ntclkbufg_0      
 CLMS_202_93/CLK                                                           r       led_flag[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.097                          
 clock uncertainty                                       0.000       3.097                          

 Hold time                                              -0.029       3.068                          

 Data required time                                                  3.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.068                          
 Data arrival time                                                   3.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : key_led|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       3.096         ntclkbufg_0      
 CLMS_198_89/CLK                                                           r       cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_89/Q0                    tco                   0.179       3.275 f       cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.336         cnt[0]           
 CLMS_198_89/A0                                                            f       cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.336         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       3.299         ntclkbufg_0      
 CLMS_198_89/CLK                                                           r       cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.096                          
 clock uncertainty                                       0.000       3.096                          

 Hold time                                              -0.078       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : key_led|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.201         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.201 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       3.096         ntclkbufg_0      
 CLMS_198_101/CLK                                                          r       cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_198_101/Q0                   tco                   0.182       3.278 r       cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.338         cnt[9]           
 CLMS_198_101/A1                                                           r       cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.338         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       3.299         ntclkbufg_0      
 CLMS_198_101/CLK                                                          r       cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.203       3.096                          
 clock uncertainty                                       0.000       3.096                          

 Hold time                                              -0.093       3.003                          

 Data required time                                                  3.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.003                          
 Data arrival time                                                   3.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : led[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       3.299         ntclkbufg_0      
 CLMS_202_89/CLK                                                           r       led[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_89/Q2                    tco                   0.223       3.522 f       led[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.625       5.147         nt_led[3]        
 IOL_327_25/DO                     td                    0.106       5.253 f       led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       5.253         led_obuf[3]/ntO  
 IOBS_LR_328_24/PAD                td                    3.168       8.421 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.000       8.421         led[3]           
 P16                                                                       f       led[3] (port)    

 Data arrival time                                                   8.421         Logic Levels: 2  
                                                                                   Logic: 3.497ns(68.274%), Route: 1.625ns(31.726%)
====================================================================================================

====================================================================================================

Startpoint  : led[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       3.299         ntclkbufg_0      
 CLMS_202_89/CLK                                                           r       led[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_89/Q1                    tco                   0.223       3.522 f       led[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.568       5.090         nt_led[2]        
 IOL_327_26/DO                     td                    0.106       5.196 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       5.196         led_obuf[2]/ntO  
 IOBS_LR_328_25/PAD                td                    3.168       8.364 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.000       8.364         led[2]           
 P15                                                                       f       led[2] (port)    

 Data arrival time                                                   8.364         Logic Levels: 2  
                                                                                   Logic: 3.497ns(69.042%), Route: 1.568ns(30.958%)
====================================================================================================

====================================================================================================

Startpoint  : led[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock key_led|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.374         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.374 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       3.299         ntclkbufg_0      
 CLMS_202_89/CLK                                                           r       led[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_202_89/Q3                    tco                   0.220       3.519 f       led[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.529       5.048         nt_led[0]        
 IOL_327_138/DO                    td                    0.106       5.154 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       5.154         led_obuf[0]/ntO  
 IOBS_LR_328_137/PAD               td                    3.168       8.322 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.000       8.322         led[0]           
 M14                                                                       f       led[0] (port)    

 Data arrival time                                                   8.322         Logic Levels: 2  
                                                                                   Logic: 3.494ns(69.560%), Route: 1.529ns(30.440%)
====================================================================================================

====================================================================================================

Startpoint  : key[2] (port)
Endpoint    : led[0]/opit_0_inv_MUX4TO1Q/S1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T11                                                     0.000       0.000 r       key[2] (port)    
                                   net (fanout=1)        0.000       0.000         key[2]           
 IOBR_TB_216_0/DIN                 td                    0.735       0.735 r       key_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.735         key_ibuf[2]/ntD  
 IOL_219_5/RX_DATA_DD              td                    0.066       0.801 r       key_ibuf[2]/opit_1/OUT
                                   net (fanout=4)        0.788       1.589         nt_key[2]        
 CLMS_202_89/D4                                                            r       led[0]/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   1.589         Logic Levels: 2  
                                                                                   Logic: 0.801ns(50.409%), Route: 0.788ns(49.591%)
====================================================================================================

====================================================================================================

Startpoint  : key[3] (port)
Endpoint    : led[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 r       key[3] (port)    
                                   net (fanout=1)        0.000       0.000         key[3]           
 IOBS_TB_200_0/DIN                 td                    0.735       0.735 r       key_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.735         key_ibuf[3]/ntD  
 IOL_203_5/RX_DATA_DD              td                    0.066       0.801 r       key_ibuf[3]/opit_1/OUT
                                   net (fanout=6)        0.624       1.425         nt_key[3]        
 CLMS_186_85/Y0                    td                    0.167       1.592 r       N81_2/gateop_perm/Z
                                   net (fanout=1)        0.222       1.814         _N821            
 CLMS_202_89/D3                                                            r       led[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   1.814         Logic Levels: 3  
                                                                                   Logic: 0.968ns(53.363%), Route: 0.846ns(46.637%)
====================================================================================================

====================================================================================================

Startpoint  : key[2] (port)
Endpoint    : led[3]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T11                                                     0.000       0.000 r       key[2] (port)    
                                   net (fanout=1)        0.000       0.000         key[2]           
 IOBR_TB_216_0/DIN                 td                    0.735       0.735 r       key_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.735         key_ibuf[2]/ntD  
 IOL_219_5/RX_DATA_DD              td                    0.066       0.801 r       key_ibuf[2]/opit_1/OUT
                                   net (fanout=4)        0.649       1.450         nt_key[2]        
 CLMA_202_84/Y0                    td                    0.279       1.729 r       N114_8/gateop_perm/Z
                                   net (fanout=3)        0.137       1.866         _N87             
 CLMS_202_89/C1                                                            r       led[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.866         Logic Levels: 3  
                                                                                   Logic: 1.080ns(57.878%), Route: 0.786ns(42.122%)
====================================================================================================

{key_led|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_198_89/CLK         cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_198_89/CLK         cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_198_93/CLK         cnt[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------+
| Type       | File Name                                                   
+---------------------------------------------------------------------------+
| Input      | D:/Desktop/11_key_led/prj/place_route/key_led_pnr.adf       
| Output     | D:/Desktop/11_key_led/prj/report_timing/key_led_rtp.adf     
|            | D:/Desktop/11_key_led/prj/report_timing/key_led.rtr         
|            | D:/Desktop/11_key_led/prj/report_timing/rtr.db              
+---------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 872 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:7s
