---
# An instance of the Experience widget.
# Documentation: https://wowchemy.com/docs/page-builder/
widget: experience

# This file represents a page section.
headless: true

# Order that this section appears on the page.
weight: 40

title: Experience
subtitle:

# Date format for experience
#   Refer to https://wowchemy.com/docs/customization/#date-format
date_format: Jan 2006

# Experiences.
#   Add/remove as many `experience` items below as you like.
#   Required fields are `title`, `company`, and `date_start`.
#   Leave `date_end` empty if it's your current employer.
#   Begin multi-line descriptions with YAML's `|2-` multi-line prefix.
experience:
  - title: Senior digital Design Engineer
    company: Infineon
    company_url: ''
    company_logo: Infineon-Logo
    location: Munich, Bavaria, Germany
    date_start: '2020-04-01'
    date_end: ''


  - title: Digital Design Engineer
    company: Infineon
    company_url: ''
    company_logo: Infineon-Logo
    location: Munich, Bavaria, Germany
    date_start: '2018-05-01'
    date_end: '2020-03-01'
    description: |2-
        Develop digital functional blocks for all kinds of IP categories (communication, safety, control etc.).
        
        Apply Requirement Driven Development Flow (RDDF) for IP and SoC development.

        Contribute to IP Reuse strategy and IP Roadmap activities. Continuously maintain and advance IP portfolio.
        
        Support 3rd Party IP provisioning and integration on product level.

        Work for development projects with different Infineonâ€™s business lines. 

        Develop and spread innovative and efficient methodologies for IP development and integration based on internal and external tools.

        Work together with concept, verification, DFT and SoC integration engineers.


  - title: Intership Student
    company: Infineon Technologies
    company_url: ''
    company_logo: Infineon-Logo
    location: Munich, Bavaria, Germany
    date_start: '2017-10-01'
    date_end: '2018-03-01'
    description: |2-
        Worked with the team of experienced SoC design and verification engineers on functional verification tasks. 


        Provided support of SystemVerilog assertion creations for formal verification in on-going projects.

design:
  columns: '2'
---
