{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730022603080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730022603081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 15:20:02 2024 " "Processing started: Sun Oct 27 15:20:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730022603081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730022603081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram8x16_asynch_dualport -c ram8x16_asynch_dualport " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram8x16_asynch_dualport -c ram8x16_asynch_dualport" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730022603081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730022603558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730022603558 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \".\", or an identifier ram8x16_asynch_dualport.v(1) " "Verilog HDL syntax error at ram8x16_asynch_dualport.v(1) near text: \"(\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ram8x16_asynch_dualport.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_RualPort_AsyncRAM/ram8x16_asynch_dualport.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730022615083 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ram8x16_asynch_dualport.v(1) " "Verilog HDL syntax error at ram8x16_asynch_dualport.v(1) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ram8x16_asynch_dualport.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_RualPort_AsyncRAM/ram8x16_asynch_dualport.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730022615084 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ram8x16_asynch_dualport.v(1) " "Verilog HDL error at ram8x16_asynch_dualport.v(1): declaring global objects is a SystemVerilog feature" {  } { { "ram8x16_asynch_dualport.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_RualPort_AsyncRAM/ram8x16_asynch_dualport.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730022615084 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ram8x16_asynch_dualport.v(2) " "Verilog HDL error at ram8x16_asynch_dualport.v(2): declaring global objects is a SystemVerilog feature" {  } { { "ram8x16_asynch_dualport.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_RualPort_AsyncRAM/ram8x16_asynch_dualport.v" 2 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730022615084 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ram8x16_asynch_dualport.v(3) " "Verilog HDL error at ram8x16_asynch_dualport.v(3): declaring global objects is a SystemVerilog feature" {  } { { "ram8x16_asynch_dualport.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_RualPort_AsyncRAM/ram8x16_asynch_dualport.v" 3 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730022615084 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects ram8x16_asynch_dualport.v(4) " "Verilog HDL error at ram8x16_asynch_dualport.v(4): declaring global objects is a SystemVerilog feature" {  } { { "ram8x16_asynch_dualport.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_RualPort_AsyncRAM/ram8x16_asynch_dualport.v" 4 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730022615084 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting a description ram8x16_asynch_dualport.v(6) " "Verilog HDL syntax error at ram8x16_asynch_dualport.v(6) near text: \"input\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ram8x16_asynch_dualport.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_RualPort_AsyncRAM/ram8x16_asynch_dualport.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730022615084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8x16_asynch_dualport.v 0 0 " "Found 0 design units, including 0 entities, in source file ram8x16_asynch_dualport.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730022615084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualport_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dualport_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualport_tb " "Found entity 1: dualport_tb" {  } { { "dualport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_RualPort_AsyncRAM/dualport_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730022615089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730022615089 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730022615174 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 27 15:20:15 2024 " "Processing ended: Sun Oct 27 15:20:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730022615174 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730022615174 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730022615174 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730022615174 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730022615896 ""}
