INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/dds.gen/sources_1/ip/rom_1000x8b/sim/rom_1000x8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_1000x8b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/dds.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/dds.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/dds.srcs/sources_1/new/da_wave_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module da_wave_send
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
WARNING: [VRFC 10-986] literal value truncated to fit in 20 bits [E:/FPGA/DDS/dds.srcs/sources_1/new/dds.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/DDS/dds.srcs/sim_1/new/tb_dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dds
