#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun  5 11:00:15 2018
# Process ID: 16812
# Current directory: C:/Users/GaliTingus/Documents/SR_Project/REKA/tor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6396 C:\Users\GaliTingus\Documents\SR_Project\REKA\tor\tor.xpr
# Log file: C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/vivado.log
# Journal file: C:/Users/GaliTingus/Documents/SR_Project/REKA/tor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/GaliTingus/Documents/SR_Project/IP_Module'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi_vga.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_vga_vp_switch_0_0

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 823.363 ; gain = 133.355
update_compile_order -fileset sources_1
open_bd_design {C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- xilinx.com:user:vp_switch:1.0 - vp_switch_0
Successfully read diagram <hdmi_vga> from BD file <C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 884.855 ; gain = 61.492
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vp_switch:1.0 [get_ips  hdmi_vga_vp_switch_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3422] Upgraded hdmi_vga_vp_switch_0_0 (vp_switch_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
Wrote  : <C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips hdmi_vga_vp_switch_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_0_0_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2vga_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_vga_dvi2rgb_0_0_PixelClk 
Wrote  : <C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
VHDL Output written to : C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_switch_0 .
Exporting to file C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Block Design Tcl file C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga_bd.tcl
Generated Hardware Definition File C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
catch { config_ip_cache -export [get_ips -all hdmi_vga_vp_switch_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs -jobs 8 hdmi_vga_vp_switch_0_0_synth_1
[Tue Jun  5 11:02:14 2018] Launched hdmi_vga_vp_switch_0_0_synth_1...
Run output will be captured here: C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.runs/hdmi_vga_vp_switch_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.ip_user_files -ipstatic_source_dir C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.cache/compile_simlib/modelsim} {questa=C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.cache/compile_simlib/questa} {riviera=C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.cache/compile_simlib/riviera} {activehdl=C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun  5 11:02:58 2018] Launched hdmi_vga_vp_switch_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_switch_0_0_synth_1: C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.runs/hdmi_vga_vp_switch_0_0_synth_1/runme.log
synth_1: C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.runs/synth_1/runme.log
[Tue Jun  5 11:02:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/GaliTingus/Documents/SR_Project/REKA/tor/tor.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  5 11:07:05 2018...
