Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_behav xil_defaultlib.lab8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/DLab/Lab/lab8_for_student/lab8.srcs/sources_1/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/DLab/Lab/lab8_for_student/lab8.srcs/sources_1/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider(divider=200)
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.sd_card
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_behav
