--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Mult8.twx Mult8.ncd -o Mult8.twr Mult8.pcf

Design file:              Mult8.ncd
Physical constraint file: Mult8.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A<0>        |    1.460(R)|      SLOW  |   -0.485(R)|      FAST  |CLK_BUFGP         |   0.000|
A<1>        |    1.543(R)|      SLOW  |   -0.516(R)|      FAST  |CLK_BUFGP         |   0.000|
A<2>        |    1.689(R)|      SLOW  |   -0.688(R)|      FAST  |CLK_BUFGP         |   0.000|
A<3>        |    1.706(R)|      SLOW  |   -0.655(R)|      FAST  |CLK_BUFGP         |   0.000|
B<0>        |    1.445(R)|      SLOW  |   -0.475(R)|      FAST  |CLK_BUFGP         |   0.000|
B<1>        |    0.942(R)|      SLOW  |    0.040(R)|      SLOW  |CLK_BUFGP         |   0.000|
B<2>        |    1.665(R)|      SLOW  |   -0.663(R)|      FAST  |CLK_BUFGP         |   0.000|
B<3>        |    1.882(R)|      SLOW  |   -0.765(R)|      FAST  |CLK_BUFGP         |   0.000|
Start       |    2.047(R)|      SLOW  |   -0.319(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Done        |        10.057(R)|      SLOW  |         3.972(R)|      FAST  |CLK_BUFGP         |   0.000|
Result<0>   |         9.116(R)|      SLOW  |         3.773(R)|      FAST  |CLK_BUFGP         |   0.000|
Result<1>   |         8.958(R)|      SLOW  |         3.681(R)|      FAST  |CLK_BUFGP         |   0.000|
Result<2>   |         8.824(R)|      SLOW  |         3.623(R)|      FAST  |CLK_BUFGP         |   0.000|
Result<3>   |         9.068(R)|      SLOW  |         3.766(R)|      FAST  |CLK_BUFGP         |   0.000|
Result<4>   |         8.987(R)|      SLOW  |         3.690(R)|      FAST  |CLK_BUFGP         |   0.000|
Result<5>   |         8.797(R)|      SLOW  |         3.559(R)|      FAST  |CLK_BUFGP         |   0.000|
Result<6>   |         9.042(R)|      SLOW  |         3.712(R)|      FAST  |CLK_BUFGP         |   0.000|
Result<7>   |         9.135(R)|      SLOW  |         3.782(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock Reset to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Done        |        11.183(F)|      SLOW  |         4.901(F)|      FAST  |Reset_IBUF_BUFG   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.281|         |         |         |
Reset          |    4.059|    4.377|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 06 17:45:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



