xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
xst -intstyle ise -ifn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.xst" -ofn "/home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-5 Pipelined_CPU.ngc Pipelined_CPU.ngd  
map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr off -c 100 -o Pipelined_CPU_map.ncd Pipelined_CPU.ngd Pipelined_CPU.pcf 
vhdtdtfi -lang verilog -prj Experiment_4_final_submission -o /home/anand/EE2003/Experiment_4_final_submission/Pipelined_CPU.tfi -lib work /home/anand/EE2003/Experiment_4_final_submission//Pipelined_CPU.v -module Pipelined_CPU -template /opt/tools/xilinx/ise/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
