const zag = @import("zag");

const cpu = zag.arch.x64.cpu;
const fpu = zag.sched.fpu;
const gdt = zag.arch.x64.gdt;
const idt = zag.arch.x64.idt;
const interrupts = zag.arch.x64.interrupts;
const kprof = zag.kprof.trace_id;
const kprof_sample = zag.kprof.sample;
const mmio_decode = zag.arch.x64.mmio_decode;
const paging_mod = zag.arch.x64.paging;
const port = zag.sched.port;
const scheduler = zag.sched.scheduler;
const serial = zag.arch.x64.serial;

const CapabilityDomain = zag.capdom.capability_domain.CapabilityDomain;
const ExecutionContext = zag.sched.execution_context.ExecutionContext;
const GateType = zag.arch.x64.idt.GateType;
const PageFaultContext = zag.arch.x64.interrupts.PageFaultContext;
const PrivilegeLevel = zag.arch.x64.cpu.PrivilegeLevel;
const SlabRef = zag.memory.allocators.secure_slab.SlabRef;
const VAddr = zag.memory.address.VAddr;
const VmNode = zag.memory.vmm.VmNode;

/// thread_fault sub-codes for exception-derived faults (spec §[event_type]
/// row 2). Values are local to this file; the spec leaves sub-code
/// numbering to implementations and only the routed handler observes them.
const ThreadFaultSubcode = struct {
    const arithmetic: u8 = 1;
    const illegal_instruction: u8 = 2;
    const alignment: u8 = 3;
    const protection: u8 = 4;
};

/// memory_fault sub-codes for exception-derived faults (spec §[event_type]
/// row 1). Values are local to this file; the spec leaves sub-code
/// numbering to implementations and only the routed handler observes them.
const MemoryFaultSubcode = struct {
    const invalid_read: u8 = 1;
    const invalid_write: u8 = 2;
    const invalid_execute: u8 = 3;
};

/// Intel SDM Vol 3A, Table 7-1 — Protected-Mode Exceptions and Interrupts.
/// Vector assignments for architecturally defined exceptions (0-31).
/// Vector 15 is reserved; vectors 21-29 are reserved; vector 31 is reserved.
pub const Exception = enum(u5) {
    divide_by_zero = 0, // #DE — Fault, no error code
    single_step_debug = 1, // #DB — Fault/Trap, no error code
    non_maskable_interrupt = 2, // NMI — Interrupt, no error code
    breakpoint_debug = 3, // #BP — Trap, no error code
    overflow = 4, // #OF — Trap, no error code
    bound_range_exceeded = 5, // #BR — Fault, no error code
    invalid_opcode = 6, // #UD — Fault, no error code
    device_not_available = 7, // #NM — Fault, no error code
    double_fault = 8, // #DF — Abort, error code (zero)
    coprocessor_segment_overrun = 9, // reserved (Fault, no error code)
    invalid_task_state_segment = 10, // #TS — Fault, error code
    segment_not_present = 11, // #NP — Fault, error code
    stack_segment_fault = 12, // #SS — Fault, error code
    general_protection_fault = 13, // #GP — Fault, error code
    page_fault = 14, // #PF — Fault, error code (see PFErrCode)
    x87_floating_point = 16, // #MF — Fault, no error code
    alignment_check = 17, // #AC — Fault, error code (zero)
    machine_check = 18, // #MC — Abort, no error code
    simd_floating_point = 19, // #XM — Fault, no error code
    virtualization = 20, // #VE — Fault, no error code
    security = 30, // #SX — Fault, error code
};

/// Intel SDM Vol 3A §5.7, Figure 5-12 — Page-Fault Error Code.
/// Bit 0 (P): 0 = non-present page, 1 = protection violation.
/// Bit 1 (W/R): 0 = read access, 1 = write access.
/// Bit 2 (U/S): 0 = supervisor-mode access, 1 = user-mode access.
/// Bit 3 (RSVD): 1 = reserved bit set in paging-structure entry.
/// Bit 4 (I/D): 1 = instruction fetch (requires NXE=1 or SMEP=1).
/// Bit 5 (PK): 1 = protection-key violation.
/// Bit 6 (SS): 1 = shadow-stack access.
/// Bit 15 (SGX): 1 = SGX-specific access-control violation.
const PFErrCode = struct {
    present: bool,
    is_write: bool,
    from_user: bool,
    rsvd_violation: bool,
    instr_fetch: bool,
    pkey: bool,
    cet_shadow_stack: bool,
    sgx: bool,

    pub fn from(err: u64) PFErrCode {
        return .{
            .present = (err & 0x1) != 0,
            .is_write = (err >> 1) & 1 == 1,
            .from_user = (err >> 2) & 1 == 1,
            .rsvd_violation = (err >> 3) & 1 == 1,
            .instr_fetch = (err >> 4) & 1 == 1,
            .pkey = (err >> 5) & 1 == 1,
            .cet_shadow_stack = (err >> 6) & 1 == 1,
            .sgx = (err >> 15) & 1 == 1,
        };
    }
};

/// Intel SDM Vol 3A §7.2 — Vectors 0-31 are reserved for exceptions
/// and NMI; vectors 32-255 are available for external interrupts.
pub const NUM_ISR_ENTRIES = 32;

pub fn init() void {
    for (0..NUM_ISR_ENTRIES) |i| {
        const privilege = switch (i) {
            @intFromEnum(Exception.breakpoint_debug),
            @intFromEnum(Exception.single_step_debug),
            => PrivilegeLevel.ring_3,
            else => PrivilegeLevel.ring_0,
        };
        idt.openInterruptGate(
            @intCast(i),
            interrupts.stubs[i],
            gdt.KERNEL_CODE_OFFSET,
            privilege,
            GateType.interrupt_gate,
        );
    }
    interrupts.registerVector(
        @intFromEnum(Exception.page_fault),
        pageFaultHandler,
        .exception,
    );

    const exception_vectors = [_]u5{
        @intFromEnum(Exception.divide_by_zero),
        @intFromEnum(Exception.single_step_debug),
        @intFromEnum(Exception.non_maskable_interrupt),
        @intFromEnum(Exception.breakpoint_debug),
        @intFromEnum(Exception.overflow),
        @intFromEnum(Exception.bound_range_exceeded),
        @intFromEnum(Exception.invalid_opcode),
        @intFromEnum(Exception.device_not_available),
        @intFromEnum(Exception.double_fault),
        @intFromEnum(Exception.coprocessor_segment_overrun),
        @intFromEnum(Exception.invalid_task_state_segment),
        @intFromEnum(Exception.segment_not_present),
        @intFromEnum(Exception.stack_segment_fault),
        @intFromEnum(Exception.general_protection_fault),
        // page_fault already registered above
        @intFromEnum(Exception.x87_floating_point),
        @intFromEnum(Exception.alignment_check),
        @intFromEnum(Exception.machine_check),
        @intFromEnum(Exception.simd_floating_point),
        @intFromEnum(Exception.virtualization),
        @intFromEnum(Exception.security),
    };

    for (exception_vectors) |vec| {
        interrupts.registerVector(vec, exceptionHandler, .exception);
    }
}

/// Event-route classification of an architectural exception. `null` for
/// vectors handled out-of-band (lazy FPU trap, single-step, NMI, machine
/// check, double fault).
const ExceptionEvent = union(enum) {
    thread_fault: u8,
    breakpoint,
};

fn exceptionEvent(vector: u5) ?ExceptionEvent {
    return switch (@as(Exception, @enumFromInt(vector))) {
        .divide_by_zero, .overflow, .bound_range_exceeded => .{ .thread_fault = ThreadFaultSubcode.arithmetic },
        .x87_floating_point, .simd_floating_point => .{ .thread_fault = ThreadFaultSubcode.arithmetic },
        .invalid_opcode => .{ .thread_fault = ThreadFaultSubcode.illegal_instruction },
        // device_not_available is handled out-of-band (lazy FPU trap)
        // before we reach exceptionEvent — see exceptionHandler.
        .device_not_available => null,
        .alignment_check => .{ .thread_fault = ThreadFaultSubcode.alignment },
        .general_protection_fault, .stack_segment_fault => .{ .thread_fault = ThreadFaultSubcode.protection },
        .invalid_task_state_segment, .segment_not_present => .{ .thread_fault = ThreadFaultSubcode.protection },
        .virtualization, .security => .{ .thread_fault = ThreadFaultSubcode.protection },
        .single_step_debug => null,
        .breakpoint_debug => .breakpoint,
        .double_fault, .machine_check => null,
        .non_maskable_interrupt, .coprocessor_segment_overrun => null,
        .page_fault => unreachable,
    };
}

fn exceptionHandler(ctx: *cpu.Context) void {
    const vector: u5 = @intCast(ctx.int_num);
    const exception: Exception = @enumFromInt(vector);
    const ring_3 = @intFromEnum(PrivilegeLevel.ring_3);
    const from_user = (ctx.cs & ring_3) == ring_3;

    // Lazy-FPU trap. CR0.TS was set by switchTo when this EC last got
    // dispatched (because it wasn't the last FPU owner on this core).
    // Userspace's first FP/SSE instruction trapped #NM here — swap
    // state and return so the instruction re-executes.
    if (exception == .device_not_available) {
        const ec = scheduler.currentEc() orelse
            @panic("#NM with no current EC");
        fpu.handleTrap(ec);
        return;
    }

    if (from_user) {
        // Debug/single-step from userspace: just resume.
        if (exception == .single_step_debug) return;

        if (exceptionEvent(vector)) |event| {
            const ec = scheduler.currentEc() orelse
                @panic("user exception with no current EC");
            switch (event) {
                .thread_fault => |subcode| port.fireThreadFault(ec, subcode, ctx.rip),
                .breakpoint => port.fireBreakpoint(ec, 0),
            }
            cpu.enableInterrupts();
            scheduler.yieldTo(null);
            return;
        }
    }

    switch (exception) {
        .double_fault => @panic("Double fault"),
        .machine_check => @panic("Machine check exception"),
        .non_maskable_interrupt => {
            // lockdep blindspot: NMI is NOT wired into sync_debug.enterIrqContext.
            // Safe today only because the sole NMI consumer (kprof_sample.onNmi)
            // is intentionally lock-free (atomic-RMW BSS log emit, MSR-only
            // counter rearm — see kprof/sample.zig).
            //
            // Before adding any lock-taking code to an NMI path:
            //   1. Wrap the NMI handler body with sync_debug.enterIrqContext()
            //      / exitIrqContext() (mirror the pattern in
            //      arch/x64/interrupts.zig dispatchInterrupt).
            //   2. Add sync_debug.resetIrqContextOnSwitch() on any NMI-driven
            //      noreturn-jmp path (mirror arch/x64/interrupts.zig).
            // Without that wiring, the IRQ-mode-mix detector misclassifies
            // NMI-context acquires as state 2 (process + IRQs disabled =
            // "lockIrqSave / safe") instead of state 1 (async-IRQ-handler
            // context), and a class taken in both NMI and plain process
            // context will deadlock without warning.
            if (kprof_sample.onNmi(ctx.rip, ctx.regs.rbp)) return;
            @panic("NMI");
        },
        .general_protection_fault => {
            serial.print("GPF at rip=0x{x} err=0x{x}\n", .{ ctx.rip, ctx.err_code });
            @panic("General protection fault");
        },
        .page_fault => unreachable,
        else => {
            serial.print("Exception {d} at rip=0x{x} err=0x{x}\n", .{
                vector, ctx.rip, ctx.err_code,
            });
            @panic("Unhandled kernel exception");
        },
    }
}

/// Intel SDM Vol 3A §5.7 — #PF handler. CR2 holds the faulting linear
/// address; the error code on the stack encodes the fault reason per
/// Figure 5-12.
fn pageFaultHandler(ctx: *cpu.Context) void {
    const pf_err = PFErrCode.from(ctx.err_code);
    if (pf_err.rsvd_violation) {
        @panic("Page tables have reserved bits set (RSVD).");
    }
    const faulting_addr = cpu.readCr2();
    kprof.point(.page_fault_hw, faulting_addr);
    const ring_3 = @intFromEnum(PrivilegeLevel.ring_3);
    const from_user = (ctx.cs & ring_3) == ring_3;

    // Intercept virtual_bar faults from userspace before the generic handler.
    // These intentionally have no PTEs — the kernel decodes the faulting
    // instruction and performs the port I/O on behalf of the EC.
    if (from_user and !pf_err.present) {
        const ec = scheduler.currentEc() orelse
            @panic("user page fault with no current EC");
        // self-alive: currentEc() runs on this core; its bound
        // capability domain is alive across this PF handler.
        const domain = ec.domain.ptr;
        if (domain.vmm.findNode(VAddr.fromInt(faulting_addr))) |node_ref| {
            const node = node_ref.lock(@src()) catch return;
            const is_virtual_bar = node.kind == .virtual_bar;
            node_ref.unlock();
            if (is_virtual_bar) {
                emulateVirtualBar(ctx, ec, node_ref, faulting_addr, domain);
                return;
            }
        }
    }

    const pf_ctx = PageFaultContext{
        .faulting_address = faulting_addr,
        .is_kernel_privilege = !from_user,
        .is_write = pf_err.is_write,
        .is_exec = pf_err.instr_fetch,
        .rip = ctx.rip,
        .user_ctx = if (from_user) ctx else null,
    };
    zag.memory.fault.handlePageFault(&pf_ctx);
}

/// Emulate a port I/O access through a virtual BAR mapping.
/// Decodes the faulting instruction, performs the port I/O, writes back
/// the result (for reads), and advances RIP past the instruction.
///
/// Spec §[virtual_bar]: unsupported instruction forms (8-byte MOV, LOCK
/// prefixes, IN/OUT/INS/OUTS, undecodable bytes) deliver `thread_fault`
/// with the protection sub-code. Out-of-bounds offsets and other access
/// failures deliver `memory_fault` with read/write sub-codes.
fn emulateVirtualBar(
    ctx: *cpu.Context,
    ec: *ExecutionContext,
    node_ref: SlabRef(VmNode),
    faulting_addr: u64,
    domain: *CapabilityDomain,
) void {
    // Snapshot under the lock then release before any path that may
    // suspend or terminate `ec`: the fault-routing handlers may unwind
    // through the scheduler and never return here, so holding the
    // VmNode lock across them would strand the gen and deadlock any
    // future walk of the domain's VMM. The DeviceRegion pointer is
    // stable for the kernel's lifetime and `start` is immutable for a
    // virtual_bar node, so the snapshot is safe to use unlocked.
    const node = node_ref.lock(@src()) catch return;
    const device = node.deviceRegion().?;
    const node_start_addr = node.start.addr;
    node_ref.unlock();

    // Fetch instruction bytes from user RIP via the domain's page tables.
    const rip = ctx.rip;
    const page_off = rip & 0xFFF;
    // max_bytes is always >= 1 since page_off is in [0, 4095].
    // An instruction whose encoding straddles the page boundary will be
    // truncated here; decodeBytes returns IncompleteDecode if it runs short.
    const max_bytes: u8 = @intCast(@min(15, 4096 - page_off));

    const rip_page = VAddr.fromInt(rip & ~@as(u64, 0xFFF));
    const phys = paging_mod.resolveVaddr(domain.addr_space_root, rip_page) orelse {
        port.fireThreadFault(ec, ThreadFaultSubcode.protection, rip);
        cpu.enableInterrupts();
        scheduler.yield();
        unreachable;
    };

    const physmap_base = VAddr.fromPAddr(phys, null).addr + page_off;
    const insn_ptr: [*]const u8 = @ptrFromInt(physmap_base);
    var buf: [15]u8 = undefined;
    @memcpy(buf[0..max_bytes], insn_ptr[0..max_bytes]);

    // Decode the instruction
    const op = mmio_decode.decodeBytes(buf[0..max_bytes]) catch {
        port.fireThreadFault(ec, ThreadFaultSubcode.protection, rip);
        cpu.enableInterrupts();
        scheduler.yield();
        unreachable;
    };

    // Compute the port offset and validate bounds
    const port_offset = faulting_addr - node_start_addr;
    if (port_offset + op.size > device.access.port_io.port_count) {
        const subcode: u8 = if (op.is_write)
            MemoryFaultSubcode.invalid_write
        else
            MemoryFaultSubcode.invalid_read;
        port.fireMemoryFault(ec, subcode, faulting_addr);
        cpu.enableInterrupts();
        scheduler.yield();
        return;
    }

    const io_port: u16 = device.access.port_io.base_port + @as(u16, @truncate(port_offset));

    if (op.is_write) {
        const value: u32 = if (op.is_immediate)
            op.value
        else
            @truncate(readContextGpr(ctx, op.reg));

        switch (op.size) {
            1 => cpu.outb(@truncate(value), io_port),
            2 => cpu.outw(@truncate(value), io_port),
            4 => cpu.outd(value, io_port),
            else => {
                port.fireThreadFault(ec, ThreadFaultSubcode.protection, rip);
                cpu.enableInterrupts();
                scheduler.yield();
                return;
            },
        }
    } else {
        const result: u32 = switch (op.size) {
            1 => @as(u32, cpu.inb(io_port)),
            2 => @as(u32, cpu.inw(io_port)),
            4 => cpu.ind(io_port),
            else => {
                port.fireThreadFault(ec, ThreadFaultSubcode.protection, rip);
                cpu.enableInterrupts();
                scheduler.yield();
                unreachable;
            },
        };
        writeContextGpr(ctx, op.reg, op.size, result);
    }

    ctx.rip += op.len;
}

/// Read a general-purpose register from the interrupt context by ModRM index.
/// Intel SDM Vol 2A, Table 2-2 — 64-bit ModRM.reg encoding.
fn readContextGpr(ctx: *const cpu.Context, reg: u4) u64 {
    return switch (reg) {
        0 => ctx.regs.rax,
        1 => ctx.regs.rcx,
        2 => ctx.regs.rdx,
        3 => ctx.regs.rbx,
        4 => ctx.rsp,
        5 => ctx.regs.rbp,
        6 => ctx.regs.rsi,
        7 => ctx.regs.rdi,
        8 => ctx.regs.r8,
        9 => ctx.regs.r9,
        10 => ctx.regs.r10,
        11 => ctx.regs.r11,
        12 => ctx.regs.r12,
        13 => ctx.regs.r13,
        14 => ctx.regs.r14,
        15 => ctx.regs.r15,
    };
}

/// Write a port I/O read result to a GPR in the interrupt context by ModRM
/// index. Follows x86-64 partial register write semantics (Intel SDM Vol 1,
/// §3.4.1.1): 32-bit writes zero-extend to 64 bits; 8-bit and 16-bit writes
/// preserve the upper bits of the destination register.
fn writeContextGpr(ctx: *cpu.Context, reg: u4, size: u8, value: u32) void {
    const prev = readContextGpr(ctx, reg);
    const merged: u64 = switch (size) {
        1 => (prev & ~@as(u64, 0xFF)) | @as(u64, @as(u8, @truncate(value))),
        2 => (prev & ~@as(u64, 0xFFFF)) | @as(u64, @as(u16, @truncate(value))),
        4 => @as(u64, value),
        else => unreachable,
    };
    switch (reg) {
        0 => ctx.regs.rax = merged,
        1 => ctx.regs.rcx = merged,
        2 => ctx.regs.rdx = merged,
        3 => ctx.regs.rbx = merged,
        4 => ctx.rsp = merged,
        5 => ctx.regs.rbp = merged,
        6 => ctx.regs.rsi = merged,
        7 => ctx.regs.rdi = merged,
        8 => ctx.regs.r8 = merged,
        9 => ctx.regs.r9 = merged,
        10 => ctx.regs.r10 = merged,
        11 => ctx.regs.r11 = merged,
        12 => ctx.regs.r12 = merged,
        13 => ctx.regs.r13 = merged,
        14 => ctx.regs.r14 = merged,
        15 => ctx.regs.r15 = merged,
    }
}
