//THIS CODE WAS GENERATED USING THE FASTPATHLOGIC HDL COMPILER
//COPYRIGHT (c) 2006 - 2009 FastpathLogic Inc
#include "SystemCVectorWriterTrace.h" 
#include "Va2r_tap.h"
#include "arm.h"
#include "cmpr.h"
#include "dsp.h"
#include "dummy_unit_synth_removes.h"
#include "eu.h"
#include "h264.h"
#include "im.h"
#include "me.h"
#include "pc.h"
#include "rf.h"
#include "ssm.h"
#include "ssm_master.h"
#include "wb.h"
int sc_main (int argc , char *argv[]) {

  // user should add signals corresponding to the ports in the modules
  // default clock
  sc_clock clk("clk", 10, SC_NS, 0.5);

  // user should instantiate the stim module (user written, also needs to be included) and the dut's and connect them to the signals accordingly
  sc_start();

 return 0;
}
