"use strict"


// TODO: this is just omitted for now because we don't have default operand sizes
// { "name": "push"           , "operands": ["i16"]                   , "opcode": "000068", "rm": "" , "w": ""  , "ri": false, "pp": "66"   },

// these are EVEX: 
//{ "name": "vcvtneps2bf16"  , "operands": ["xmm", "xmm"], "opcode": "000072", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RM", "ops": 128, "imp": "F3"  , "ilo": "0F38" },	
// { "name": "vpmadd52huq"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "0000B5", "rm": "r", "w": true, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "66"  , "ilo": "0F38" },	
// { "name": "vpmadd52luq"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "0000B4", "rm": "r", "w": true, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "66"  , "ilo": "0F38" },
	
// these are unknown
 // //{ "name": "vpdpbssd"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "000050", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "F2"  , "ilo": "0F38" },
    // //{ "name": "vpdpbssds"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "000051", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "F2"  , "ilo": "0F38" },
    // //{ "name": "vpdpbsud"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "000050", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "F3"  , "ilo": "0F38" },
    // //{ "name": "vpdpbsuds"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "000051", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "F3"  , "ilo": "0F38" },
      // //{ "name": "vpdpbuud"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "000050", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "NONE"  , "ilo": "0F38" },
    // //{ "name": "vpdpbuuds"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "000051", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "NONE"  , "ilo": "0F38" },
       // //{ "name": "vpdpwsud"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "0000D2", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "F3"  , "ilo": "0F38" },
    // //{ "name": "vpdpwsuds"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "0000D3", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "F3"  , "ilo": "0F38" },
    // //{ "name": "vpdpwusd"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "0000D2", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "66"  , "ilo": "0F38" },
    // //{ "name": "vpdpwusds"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "0000D3", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "66"  , "ilo": "0F38" },
    // //{ "name": "vpdpwuud"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "0000D2", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "NONE"  , "ilo": "0F38" },
    // //{ "name": "vpdpwuuds"  , "operands": ["xmm", "xmm", "xmm"], "opcode": "0000D3", "rm": "r", "w": false, "ri": false, "pp": "", "dir": "NORMAL", "enc": "VEX_RVM", "ops": 128, "imp": "NONE"  , "ilo": "0F38" },

// name: instruction mnemonic
// operands: expected operands
// opcode: main instruction opcode
// rm: rm byte
// w: 64 bit / wide mode
// ri: 
// pp: instruction prefix
// dir: operand direction
// enc: instruction encoding
// ops: preferred operand size
// imp: implied mandatory prefix
// ilo: implied leading opcode
// var: variable (8 = none), { 1 ... 7 } 


const instructions = [
    { "name": "adc"             , "operands": ["eax", "i32"]              , "enc": ["REX"]    , "opcode": "000015", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "adc"             , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "adc"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "adc"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000011", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "adc"             , "operands": ["rax", "i32"]              , "enc": ["REX"]    , "opcode": "000015", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "adc"             , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "adc"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "adc"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000013", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "adc"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000011", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "adc"             , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "000014", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["ax", "i16"]               , "enc": ["REX"]    , "opcode": "000015", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000011", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000011", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000010", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000013", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000011", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000013", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000011", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "000012", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adc"             , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000010", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "adcx"            , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "0f38f6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["ADX"]              },
    { "name": "adcx"            , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "0f38f6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["ADX"]              },
    { "name": "adcx"            , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "0f38f6", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "ADX"]       },
    { "name": "adcx"            , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "0f38f6", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "ADX"]       },
    { "name": "add"             , "operands": ["eax", "i32"]              , "enc": ["REX"]    , "opcode": "000005", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "add"             , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "add"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "add"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000001", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "add"             , "operands": ["rax", "i32"]              , "enc": ["REX"]    , "opcode": "000005", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "add"             , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "add"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "add"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000003", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "add"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000001", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "add"             , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "000004", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["ax", "i16"]               , "enc": ["REX"]    , "opcode": "000005", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000001", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000001", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000000", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000003", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000001", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000003", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000001", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "000002", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "add"             , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000000", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "addpd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f58", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "addpd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f58", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "addps"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f58", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "addps"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f58", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "addsd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f58", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "addsd"           , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f58", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE2"]      },
    { "name": "addss"           , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f58", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "addss"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f58", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "addsubpd"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fd0", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "addsubpd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd0", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "addsubps"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fd0", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "addsubps"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd0", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "adox"            , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "0f38f6", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["ADX"]              },
    { "name": "adox"            , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "0f38f6", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["ADX"]              },
    { "name": "adox"            , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "0f38f6", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "ADX"]       },
    { "name": "adox"            , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "0f38f6", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "ADX"]       },
    { "name": "aesdec"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38de", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aesdec"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38de", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aesdeclast"      , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38df", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aesdeclast"      , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38df", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aesenc"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38dc", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aesenc"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38dc", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aesenclast"      , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38dd", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aesenclast"      , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38dd", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aesimc"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38db", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aesimc"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38db", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aeskeygenassist" , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3adf", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "aeskeygenassist" , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3adf", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["AESNI"]            },
    { "name": "and"             , "operands": ["eax", "i32"]              , "enc": ["REX"]    , "opcode": "000025", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "and"             , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "and"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "and"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000021", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "and"             , "operands": ["rax", "i32"]              , "enc": ["REX"]    , "opcode": "000025", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "and"             , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "and"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "and"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000023", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "and"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000021", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "and"             , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "000024", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["ax", "i16"]               , "enc": ["REX"]    , "opcode": "000025", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000021", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000021", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000020", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000023", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000021", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000023", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000021", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "000022", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "and"             , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000020", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "andn"            , "operands": ["reg32", "reg32", "mem32"] , "enc": ["VEX_RVM"], "opcode": "0000F2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["BMI"]              },
    { "name": "andn"            , "operands": ["reg32", "reg32", "reg32"] , "enc": ["VEX_RVM"], "opcode": "0000F2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["BMI"]              },
    { "name": "andn"            , "operands": ["reg64", "reg64", "mem64"] , "enc": ["VEX_RVM"], "opcode": "0000F2", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["X64", "BMI"]       },
    { "name": "andn"            , "operands": ["reg64", "reg64", "reg64"] , "enc": ["VEX_RVM"], "opcode": "0000F2", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["X64", "BMI"]       },
    { "name": "andnpd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f55", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "andnpd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f55", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "andnps"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f55", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "andnps"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f55", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "andpd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f54", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "andpd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f54", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "andps"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f54", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "andps"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f54", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "bextr"           , "operands": ["reg32", "mem32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["BMI"]              },
    { "name": "bextr"           , "operands": ["reg32", "reg32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["BMI"]              },
    { "name": "bextr"           , "operands": ["reg64", "mem64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["X64", "BMI"]       },
    { "name": "bextr"           , "operands": ["reg64", "reg64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["X64", "BMI"]       },
    { "name": "blendpd"         , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a0d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "blendpd"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a0d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "blendps"         , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a0c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "blendps"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a0c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "blendvpd"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3815", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "blendvpd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3815", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "blendvps"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3814", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "blendvps"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3814", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "blsi"            , "operands": ["reg32", "mem32"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 3, "ext": ["BMI"]              },
    { "name": "blsi"            , "operands": ["reg32", "reg32"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 3, "ext": ["BMI"]              },
    { "name": "blsi"            , "operands": ["reg64", "mem64"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 3, "ext": ["X64", "BMI"]       },
    { "name": "blsi"            , "operands": ["reg64", "reg64"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 3, "ext": ["X64", "BMI"]       },
    { "name": "blsmsk"          , "operands": ["reg32", "mem32"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 2, "ext": ["BMI"]              },
    { "name": "blsmsk"          , "operands": ["reg32", "reg32"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 2, "ext": ["BMI"]              },
    { "name": "blsmsk"          , "operands": ["reg64", "mem64"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 2, "ext": ["X64", "BMI"]       },
    { "name": "blsmsk"          , "operands": ["reg64", "reg64"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 2, "ext": ["X64", "BMI"]       },
    { "name": "blsr"            , "operands": ["reg32", "mem32"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 1, "ext": ["BMI"]              },
    { "name": "blsr"            , "operands": ["reg32", "reg32"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 1, "ext": ["BMI"]              },
    { "name": "blsr"            , "operands": ["reg64", "mem64"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 1, "ext": ["X64", "BMI"]       },
    { "name": "blsr"            , "operands": ["reg64", "reg64"]          , "enc": ["VEX_VM"] , "opcode": "0000F3", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 1, "ext": ["X64", "BMI"]       },
    { "name": "bndcl"           , "operands": ["bnd", "mem_address"]      , "enc": ["REX"]    , "opcode": "000f1a", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MPX"]              },
    { "name": "bndcl"           , "operands": ["bnd", "reg64"]            , "enc": ["REX"]    , "opcode": "000f1a", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "MPX"]       },
    { "name": "bndcn"           , "operands": ["bnd", "mem_address"]      , "enc": ["REX"]    , "opcode": "000f1b", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MPX"]              },
    { "name": "bndcn"           , "operands": ["bnd", "reg64"]            , "enc": ["REX"]    , "opcode": "000f1b", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "MPX"]       },
    { "name": "bndcu"           , "operands": ["bnd", "mem_address"]      , "enc": ["REX"]    , "opcode": "000f1a", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MPX"]              },
    { "name": "bndcu"           , "operands": ["bnd", "reg64"]            , "enc": ["REX"]    , "opcode": "000f1a", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "MPX"]       },
    { "name": "bndldx"          , "operands": ["bnd", "mem_address"]      , "enc": ["REX"]    , "opcode": "000f1a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MPX"]              },
    { "name": "bndmk"           , "operands": ["bnd", "mem_address"]      , "enc": ["REX"]    , "opcode": "000f1b", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MPX"]              },
    { "name": "bndmov"          , "operands": ["bnd", "bnd"]              , "enc": ["REX"]    , "opcode": "000f1a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MPX"]              },
    { "name": "bndmov"          , "operands": ["bnd", "mem_address"]      , "enc": ["REX"]    , "opcode": "000f1a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MPX"]              },
    { "name": "bndmov"          , "operands": ["mem_address", "bnd"]      , "enc": ["REX"]    , "opcode": "000f1b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MPX"]              },
    { "name": "bndstx"          , "operands": ["mem_address", "bnd"]      , "enc": ["REX"]    , "opcode": "000f1b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MPX"]              },
    { "name": "bsf"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bsf"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bsf"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bsf"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bsf"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bsf"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bsr"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bsr"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bsr"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bsr"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bsr"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bsr"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bswap"           , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "000fc8", "rm": "" , "w": true , "ri": true , "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bswap"           , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "000fc8", "rm": "" , "w": false, "ri": true , "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bt"              , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bt"              , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fa3", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bt"              , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bt"              , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fa3", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bt"              , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bt"              , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fa3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bt"              , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bt"              , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fa3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bt"              , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bt"              , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fa3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bt"              , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bt"              , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fa3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btc"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "btc"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fbb", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "btc"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "btc"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fbb", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "btc"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btc"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fbb", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btc"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btc"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fbb", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btc"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btc"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fbb", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btc"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btc"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fbb", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btr"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "btr"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fb3", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "btr"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "btr"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fb3", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "btr"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btr"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fb3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btr"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btr"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fb3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btr"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btr"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fb3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btr"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "btr"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fb3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bts"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bts"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fab", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bts"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bts"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fab", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "bts"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bts"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fab", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bts"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bts"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fab", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bts"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bts"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fab", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bts"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000fba", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bts"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fab", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "bzhi"            , "operands": ["reg32", "mem32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "bzhi"            , "operands": ["reg32", "reg32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "bzhi"            , "operands": ["reg64", "mem64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F5", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "bzhi"            , "operands": ["reg64", "reg64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F5", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "NONE", "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "call"            , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "call"            , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "call"            , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "0000e8", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "call"            , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "0000e8", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cbw"             , "operands": []                          , "enc": ["REX"]    , "opcode": "000098", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cdq"             , "operands": []                          , "enc": ["REX"]    , "opcode": "000099", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cdqe"            , "operands": []                          , "enc": ["REX"]    , "opcode": "000098", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "clac"            , "operands": []                          , "enc": ["REX"]    , "opcode": "0f01ca", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SMAP"]             },
    { "name": "clc"             , "operands": []                          , "enc": ["REX"]    , "opcode": "0000f8", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cld"             , "operands": []                          , "enc": ["REX"]    , "opcode": "0000fc", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "clflush"         , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CLFLUSH"]          },
    { "name": "clflushopt"      , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CLFLUSHOPT"]       },
    { "name": "clwb"            , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CLWB"]             },
    { "name": "clzero"          , "operands": []                          , "enc": ["REX"]    , "opcode": "0f01fc", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CLZERO"]           },
    { "name": "cmc"             , "operands": []                          , "enc": ["REX"]    , "opcode": "0000f5", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmova"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmova"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmova"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmova"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmova"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmova"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovae"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovae"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovae"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovae"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovae"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovae"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovb"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovb"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovb"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovb"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovb"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovb"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovbe"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovbe"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovbe"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovbe"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovbe"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovbe"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovc"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovc"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovc"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovc"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovc"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovc"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmove"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmove"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmove"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmove"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmove"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmove"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovg"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovg"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovg"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovg"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovg"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovg"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovge"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovge"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovge"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovge"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovge"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovge"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovl"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovl"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovl"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovl"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovl"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovl"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovle"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovle"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovle"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovle"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovle"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovle"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovna"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovna"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovna"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovna"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovna"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovna"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f46", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnae"         , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnae"         , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnae"         , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnae"         , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnae"         , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnae"         , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f42", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnb"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnb"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnb"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnb"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnb"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnb"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnbe"         , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnbe"         , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnbe"         , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnbe"         , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnbe"         , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnbe"         , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f47", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnc"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnc"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnc"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnc"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnc"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnc"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f43", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovne"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovne"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovne"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovne"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovne"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovne"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovng"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovng"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovng"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovng"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovng"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovng"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4e", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnge"         , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnge"         , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnge"         , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnge"         , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnge"         , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnge"         , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4c", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnl"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnl"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnl"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnl"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnl"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnl"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4d", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnle"         , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnle"         , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnle"         , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnle"         , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnle"         , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnle"         , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4f", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovno"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f41", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovno"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f41", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovno"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f41", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovno"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f41", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovno"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f41", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovno"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f41", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnp"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnp"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnp"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnp"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnp"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnp"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovns"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f49", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovns"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f49", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovns"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f49", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovns"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f49", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovns"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f49", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovns"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f49", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnz"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnz"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnz"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnz"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovnz"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovnz"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f45", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovo"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f40", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovo"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f40", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovo"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f40", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovo"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f40", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovo"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f40", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovo"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f40", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovp"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovp"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovp"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovp"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovp"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovp"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovpe"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovpe"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovpe"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovpe"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovpe"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovpe"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4a", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovpo"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovpo"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovpo"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovpo"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovpo"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovpo"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f4b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovs"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f48", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovs"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f48", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovs"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f48", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovs"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f48", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovs"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f48", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovs"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f48", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovz"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovz"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovz"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovz"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMOV"]             },
    { "name": "cmovz"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmovz"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000f44", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "CMOV"]      },
    { "name": "cmp"             , "operands": ["eax", "i32"]              , "enc": ["REX"]    , "opcode": "00003d", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "cmp"             , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "cmp"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "cmp"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000039", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "cmp"             , "operands": ["rax", "i32"]              , "enc": ["REX"]    , "opcode": "00003d", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "cmp"             , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "cmp"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "cmp"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "00003b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "cmp"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000039", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "cmp"             , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "00003c", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["ax", "i16"]               , "enc": ["REX"]    , "opcode": "00003d", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000039", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000039", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000038", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "00003b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000039", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "00003b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000039", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "00003a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmp"             , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000038", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmppd"           , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "000fc2", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cmppd"           , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000fc2", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cmpps"           , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "000fc2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "cmpps"           , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000fc2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "cmpsb"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000a6", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmpsd"           , "operands": ["xmm", "mem_address", "i8"], "enc": ["REX"]    , "opcode": "000fc2", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cmpsd"           , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000fc2", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cmpsd"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000a7", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cmpsq"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000a7", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmpss"           , "operands": ["xmm", "mem32", "i8"]      , "enc": ["REX"]    , "opcode": "000fc2", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "cmpss"           , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000fc2", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "cmpsw"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000a7", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cmpxchg"         , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fb1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "cmpxchg"         , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fb1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "cmpxchg"         , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000fb0", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "cmpxchg"         , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fb1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "cmpxchg"         , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fb1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "cmpxchg"         , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000fb0", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "cmpxchg"         , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fb1", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "I486"]      },
    { "name": "cmpxchg"         , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fb1", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "I486"]      },
    { "name": "cmpxchg16b"      , "operands": ["mem128"]                  , "enc": ["REX"]    , "opcode": "000fc7", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMPXCHG16B"]       },
    { "name": "cmpxchg8b"       , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "000fc7", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["CMPXCHG8B"]        },
    { "name": "comisd"          , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f2f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "comisd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f2f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "comiss"          , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f2f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "comiss"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f2f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "cpuid"           , "operands": []                          , "enc": ["REX"]    , "opcode": "000fa2", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "cqo"             , "operands": []                          , "enc": ["REX"]    , "opcode": "000099", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "crc32"           , "operands": ["reg32", "mem16"]          , "enc": ["REX"]    , "opcode": "0f38f1", "rm": "r", "w": false, "ri": false, "pp": "66F2", "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "crc32"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "0f38f1", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "crc32"           , "operands": ["reg32", "mem8"]           , "enc": ["REX"]    , "opcode": "0f38f0", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "crc32"           , "operands": ["reg32", "reg16"]          , "enc": ["REX"]    , "opcode": "0f38f1", "rm": "r", "w": false, "ri": false, "pp": "66F2", "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "crc32"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "0f38f1", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "crc32"           , "operands": ["reg32", "reg8"]           , "enc": ["REX"]    , "opcode": "0f38f0", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "crc32"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "0f38f1", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE4_1"]    },
    { "name": "crc32"           , "operands": ["reg64", "mem8"]           , "enc": ["REX"]    , "opcode": "0f38f0", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE4_1"]    },
    { "name": "crc32"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "0f38f1", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE4_1"]    },
    { "name": "crc32"           , "operands": ["reg64", "reg8"]           , "enc": ["REX"]    , "opcode": "0f38f0", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE4_1"]    },
    { "name": "cvtdq2pd"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000fe6", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtdq2pd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe6", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtdq2ps"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtdq2ps"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpd2dq"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe6", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpd2dq"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe6", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpd2pi"        , "operands": ["mmx", "mem128"]           , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpd2pi"        , "operands": ["mmx", "xmm"]              , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpd2ps"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpd2ps"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpi2pd"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpi2pd"        , "operands": ["xmm", "mmx"]              , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpi2ps"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtpi2ps"        , "operands": ["xmm", "mmx"]              , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtps2dq"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtps2dq"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtps2pd"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f5a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtps2pd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtps2pi"        , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtps2pi"        , "operands": ["mmx", "xmm"]              , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsd2si"        , "operands": ["reg32", "mem64"]          , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsd2si"        , "operands": ["reg32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsd2si"        , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsd2si"        , "operands": ["reg64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsd2ss"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f5a", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsd2ss"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5a", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsi2sd"        , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsi2sd"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsi2sd"        , "operands": ["xmm", "reg32"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsi2sd"        , "operands": ["xmm", "reg64"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsi2ss"        , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsi2ss"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsi2ss"        , "operands": ["xmm", "reg32"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtsi2ss"        , "operands": ["xmm", "reg64"]            , "enc": ["REX"]    , "opcode": "000f2a", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtss2sd"        , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f5a", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtss2sd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5a", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtss2si"        , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtss2si"        , "operands": ["reg32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtss2si"        , "operands": ["reg64", "mem32"]          , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvtss2si"        , "operands": ["reg64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2d", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttpd2dq"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttpd2dq"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttpd2pi"       , "operands": ["mmx", "mem128"]           , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttpd2pi"       , "operands": ["mmx", "xmm"]              , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttps2dq"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5b", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttps2dq"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5b", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttps2pi"       , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttps2pi"       , "operands": ["mmx", "xmm"]              , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttsd2si"       , "operands": ["reg32", "mem64"]          , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttsd2si"       , "operands": ["reg32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttsd2si"       , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttsd2si"       , "operands": ["reg64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": true , "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttss2si"       , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttss2si"       , "operands": ["reg32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttss2si"       , "operands": ["reg64", "mem32"]          , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cvttss2si"       , "operands": ["reg64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2c", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "cwd"             , "operands": []                          , "enc": ["REX"]    , "opcode": "000099", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "cwde"            , "operands": []                          , "enc": ["REX"]    , "opcode": "000098", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "dec"             , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "dec"             , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "dec"             , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "dec"             , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "dec"             , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "0000fe", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "dec"             , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "dec"             , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "dec"             , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "0000fe", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "div"             , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "div"             , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "div"             , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "div"             , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "div"             , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "div"             , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "div"             , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "div"             , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "divpd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "divpd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "divps"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "divps"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "divsd"           , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f5e", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "divsd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5e", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "divss"           , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f5e", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "divss"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5e", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "dppd"            , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a41", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "dppd"            , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a41", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "dpps"            , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a40", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "dpps"            , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a40", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "emms"            , "operands": []                          , "enc": ["REX"]    , "opcode": "000f77", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "enter"           , "operands": ["i16", "i8"]               , "enc": ["REX"]    , "opcode": "0000c8", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "extractps"       , "operands": ["mem32", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a17", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "extractps"       , "operands": ["reg32", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a17", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "extractps"       , "operands": ["reg64", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a17", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "extrq"           , "operands": ["xmm", "i8", "i8"]         , "enc": ["REX"]    , "opcode": "000f78", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4A"]            },
    { "name": "extrq"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f79", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4A"]            },
    { "name": "extrq"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f79", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4A"]            },
    { "name": "femms"           , "operands": []                          , "enc": ["REX"]    , "opcode": "000f0e", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["3DNOW"]            },
    { "name": "fxrstor"         , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["FXSR"]             },
    { "name": "fxrstor64"       , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FXSR"]      },
    { "name": "fxsave"          , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["FXSR"]             },
    { "name": "fxsave64"        , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FXSR"]      },
    { "name": "haddpd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f7c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "haddpd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f7c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "haddps"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f7c", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "haddps"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f7c", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "hsubpd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f7d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "hsubpd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f7d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "hsubps"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f7d", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "hsubps"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f7d", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "idiv"            , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "idiv"            , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "idiv"            , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "idiv"            , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "idiv"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "idiv"            , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "idiv"            , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "idiv"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "imul"            , "operands": ["reg64", "mem64", "i32"]   , "enc": ["REX"]    , "opcode": "000069", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "imul"            , "operands": ["reg64", "mem64", "i8"]    , "enc": ["REX"]    , "opcode": "00006b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "imul"            , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000faf", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "imul"            , "operands": ["reg64", "reg64", "i32"]   , "enc": ["REX"]    , "opcode": "000069", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "imul"            , "operands": ["reg64", "reg64", "i8"]    , "enc": ["REX"]    , "opcode": "00006b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "imul"            , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000faf", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "imul"            , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "imul"            , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg16", "mem16", "i16"]   , "enc": ["REX"]    , "opcode": "000069", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg16", "mem16", "i8"]    , "enc": ["REX"]    , "opcode": "00006b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000faf", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg16", "reg16", "i16"]   , "enc": ["REX"]    , "opcode": "000069", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg16", "reg16", "i8"]    , "enc": ["REX"]    , "opcode": "00006b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000faf", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg32", "mem32", "i32"]   , "enc": ["REX"]    , "opcode": "000069", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg32", "mem32", "i8"]    , "enc": ["REX"]    , "opcode": "00006b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000faf", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg32", "reg32", "i32"]   , "enc": ["REX"]    , "opcode": "000069", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg32", "reg32", "i8"]    , "enc": ["REX"]    , "opcode": "00006b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000faf", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "imul"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "in"              , "operands": ["al", "dx"]                , "enc": ["REX"]    , "opcode": "0000ec", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "in"              , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "0000e4", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "in"              , "operands": ["ax", "dx"]                , "enc": ["REX"]    , "opcode": "0000ed", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "in"              , "operands": ["ax", "i8"]                , "enc": ["REX"]    , "opcode": "0000e5", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "in"              , "operands": ["eax", "dx"]               , "enc": ["REX"]    , "opcode": "0000ed", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "in"              , "operands": ["eax", "i8"]               , "enc": ["REX"]    , "opcode": "0000e5", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "inc"             , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "inc"             , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "inc"             , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "inc"             , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "inc"             , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "0000fe", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "inc"             , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "inc"             , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "inc"             , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "0000fe", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "insb"            , "operands": []                          , "enc": ["REX"]    , "opcode": "00006c", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "insd"            , "operands": []                          , "enc": ["REX"]    , "opcode": "00006d", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "insertps"        , "operands": ["xmm", "mem32", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a21", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "insertps"        , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a21", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "insertq"         , "operands": ["xmm", "xmm", "i8", "i8"]  , "enc": ["REX"]    , "opcode": "000f78", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4A"]            },
    { "name": "insertq"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f79", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4A"]            },
    { "name": "insertq"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f79", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4A"]            },
    { "name": "insw"            , "operands": []                          , "enc": ["REX"]    , "opcode": "00006d", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "int"             , "operands": ["i8"]                      , "enc": ["REX"]    , "opcode": "0000cd", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "int3"            , "operands": []                          , "enc": ["REX"]    , "opcode": "0000cc", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ja"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f87", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jae"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f83", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jb"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f82", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jbe"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f86", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jbe"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f86", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jc"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f82", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "je"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f84", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jecxz"           , "operands": ["rel8"]                    , "enc": ["REX"]    , "opcode": "0067e3", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jg"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8f", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jge"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8d", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jl"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8c", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jle"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8e", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jmp"             , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "jmp"             , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "jmp"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "0000e9", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jna"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f86", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jnae"            , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f82", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jnb"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f83", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jnbe"            , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f87", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jnc"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f83", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jne"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f85", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jng"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8e", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jnge"            , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8c", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jnl"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8d", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jnle"            , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8f", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jno"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f81", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jnp"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8b", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jns"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f89", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jnz"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f85", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jo"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f80", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jp"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8a", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jpe"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8a", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jpo"             , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f8b", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "js"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f88", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "jz"              , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "000f84", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "lahf"            , "operands": []                          , "enc": ["REX"]    , "opcode": "00009f", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["LAHFSAHF"]         },
    { "name": "lddqu"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ff0", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "ldmxcsr"         , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "lea"             , "operands": ["reg64", "mem_address"]    , "enc": ["REX"]    , "opcode": "00008d", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "lea"             , "operands": ["reg16", "mem_address"]    , "enc": ["REX"]    , "opcode": "00008d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "lea"             , "operands": ["reg32", "mem_address"]    , "enc": ["REX"]    , "opcode": "00008d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "leave"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000c9", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "lfence"          , "operands": []                          , "enc": ["REX"]    , "opcode": "000fae", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "lodsb"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000ac", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "lodsd"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000ad", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "lodsq"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000ad", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "lodsw"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000ad", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "loop"            , "operands": ["rel8"]                    , "enc": ["REX"]    , "opcode": "0000e2", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "loope"           , "operands": ["rel8"]                    , "enc": ["REX"]    , "opcode": "0000e1", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "loopne"          , "operands": ["rel8"]                    , "enc": ["REX"]    , "opcode": "0000e0", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "lzcnt"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": false, "ri": false, "pp": "66F3", "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["LZCNT"]            },
    { "name": "lzcnt"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": false, "ri": false, "pp": "66F3", "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["LZCNT"]            },
    { "name": "lzcnt"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["LZCNT"]            },
    { "name": "lzcnt"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["LZCNT"]            },
    { "name": "lzcnt"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "LZCNT"]     },
    { "name": "lzcnt"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fbd", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "LZCNT"]     },
    { "name": "maskmovdqu"      , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ff7", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "maskmovq"        , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ff7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "maxpd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "maxpd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "maxps"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "maxps"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "maxsd"           , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f5f", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "maxsd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5f", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "maxss"           , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f5f", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "maxss"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5f", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "mfence"          , "operands": []                          , "enc": ["REX"]    , "opcode": "000fae", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "minpd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "minpd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "minps"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "minps"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "minsd"           , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f5d", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "minsd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5d", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "minss"           , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f5d", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "minss"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5d", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "mov"             , "operands": ["creg", "reg64"]           , "enc": ["REX"]    , "opcode": "000f22", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["dreg", "reg64"]           , "enc": ["REX"]    , "opcode": "000f23", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["eax", "moff32"]           , "enc": ["REX"]    , "opcode": "0000a1", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "0000c7", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000089", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["mem64", "sreg"]           , "enc": ["REX"]    , "opcode": "00008c", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["moff32", "eax"]           , "enc": ["REX"]    , "opcode": "0000a3", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["moff64", "rax"]           , "enc": ["REX"]    , "opcode": "0000a3", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["rax", "moff64"]           , "enc": ["REX"]    , "opcode": "0000a1", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["reg64", "creg"]           , "enc": ["REX"]    , "opcode": "000f20", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["reg64", "dreg"]           , "enc": ["REX"]    , "opcode": "000f21", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "0000c7", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["reg64", "i64"]            , "enc": ["REX"]    , "opcode": "0000b8", "rm": "" , "w": true , "ri": true , "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "00008b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000089", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["reg64", "sreg"]           , "enc": ["REX"]    , "opcode": "00008c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["sreg", "mem64"]           , "enc": ["REX"]    , "opcode": "00008e", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["sreg", "reg64"]           , "enc": ["REX"]    , "opcode": "00008e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mov"             , "operands": ["al", "moff8"]             , "enc": ["REX"]    , "opcode": "0000a0", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["ax", "moff16"]            , "enc": ["REX"]    , "opcode": "0000a1", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "0000c7", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000089", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["mem16", "sreg"]           , "enc": ["REX"]    , "opcode": "00008c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "0000c7", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000089", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c6", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000088", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["moff16", "ax"]            , "enc": ["REX"]    , "opcode": "0000a3", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["moff8", "al"]             , "enc": ["REX"]    , "opcode": "0000a2", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "0000b8", "rm": "" , "w": false, "ri": true , "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "00008b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000089", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg16", "sreg"]           , "enc": ["REX"]    , "opcode": "00008c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "0000b8", "rm": "" , "w": false, "ri": true , "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "00008b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000089", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg32", "sreg"]           , "enc": ["REX"]    , "opcode": "00008c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000b0", "rm": "" , "w": false, "ri": true , "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "00008a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000088", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["sreg", "mem16"]           , "enc": ["REX"]    , "opcode": "00008e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["sreg", "reg16"]           , "enc": ["REX"]    , "opcode": "00008e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mov"             , "operands": ["sreg", "reg32"]           , "enc": ["REX"]    , "opcode": "00008e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movapd"          , "operands": ["mem128", "xmm"]           , "enc": ["REX"]    , "opcode": "000f29", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movapd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f28", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movapd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f28", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movaps"          , "operands": ["mem128", "xmm"]           , "enc": ["REX"]    , "opcode": "000f29", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movaps"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f28", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movaps"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f28", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movbe"           , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "0f38f1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MOVBE"]            },
    { "name": "movbe"           , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "0f38f1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MOVBE"]            },
    { "name": "movbe"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "0f38f0", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MOVBE"]            },
    { "name": "movbe"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "0f38f0", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MOVBE"]            },
    { "name": "movbe"           , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "0f38f1", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "MOVBE"]     },
    { "name": "movbe"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "0f38f0", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "MOVBE"]     },
    { "name": "movd"            , "operands": ["mem32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f7e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movd"            , "operands": ["reg32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f7e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movd"            , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f6e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movd"            , "operands": ["xmm", "reg32"]            , "enc": ["REX"]    , "opcode": "000f6e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movddup"         , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f12", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "movddup"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f12", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "movdq2q"         , "operands": ["mmx", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd6", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movdqa"          , "operands": ["mem128", "xmm"]           , "enc": ["REX"]    , "opcode": "000f7f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movdqa"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f6f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movdqa"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f6f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movdqu"          , "operands": ["mem128", "xmm"]           , "enc": ["REX"]    , "opcode": "000f7f", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movdqu"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f6f", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movdqu"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f6f", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movhlps"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f12", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movhpd"          , "operands": ["mem64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f17", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movhpd"          , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f16", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movhps"          , "operands": ["mem64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f17", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movhps"          , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f16", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movlhps"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f16", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movlpd"          , "operands": ["mem64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f13", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movlpd"          , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f12", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movlps"          , "operands": ["mem64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f13", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movlps"          , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f12", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movmskpd"        , "operands": ["reg32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f50", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movmskpd"        , "operands": ["reg64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f50", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movmskps"        , "operands": ["reg32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f50", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movmskps"        , "operands": ["reg64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f50", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movntdq"         , "operands": ["mem128", "xmm"]           , "enc": ["REX"]    , "opcode": "000fe7", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movntdqa"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f382a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "movnti"          , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fc3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movnti"          , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fc3", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE2"]      },
    { "name": "movntpd"         , "operands": ["mem128", "xmm"]           , "enc": ["REX"]    , "opcode": "000f2b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movntps"         , "operands": ["mem128", "xmm"]           , "enc": ["REX"]    , "opcode": "000f2b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movntq"          , "operands": ["mem64", "mmx"]            , "enc": ["REX"]    , "opcode": "000fe7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "movntsd"         , "operands": ["mem64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2b", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4A"]            },
    { "name": "movntss"         , "operands": ["mem32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f2b", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4A"]            },
    { "name": "movq"            , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f6f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "movq"            , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f7e", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movq"            , "operands": ["mem64", "mmx"]            , "enc": ["REX"]    , "opcode": "000f7f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "MMX"]       },
    { "name": "movq"            , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f6f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "MMX"]       },
    { "name": "movq"            , "operands": ["reg64", "mmx"]            , "enc": ["REX"]    , "opcode": "000f7e", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "MMX"]       },
    { "name": "movq"            , "operands": ["mem64", "xmm"]            , "enc": ["REX"]    , "opcode": "000fd6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE2"]      },
    { "name": "movq"            , "operands": ["reg64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f7e", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE2"]      },
    { "name": "movq"            , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f7e", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE2"]      },
    { "name": "movq"            , "operands": ["xmm", "reg64"]            , "enc": ["REX"]    , "opcode": "000f6e", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE2"]      },
    { "name": "movq2dq"         , "operands": ["xmm", "mmx"]              , "enc": ["REX"]    , "opcode": "000fd6", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movsb"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000a4", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movsd"           , "operands": ["mem64", "xmm"]            , "enc": ["REX"]    , "opcode": "000f11", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movsd"           , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f10", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movsd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f10", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movshdup"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f16", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "movshdup"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f16", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "movsldup"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f12", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "movsldup"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f12", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "movsq"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000a5", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movss"           , "operands": ["mem32", "xmm"]            , "enc": ["REX"]    , "opcode": "000f11", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movss"           , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f10", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movss"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f10", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movsw"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000a5", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movsx"           , "operands": ["reg64", "mem16"]          , "enc": ["REX"]    , "opcode": "000fbf", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movsx"           , "operands": ["reg64", "mem8"]           , "enc": ["REX"]    , "opcode": "000fbe", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movsx"           , "operands": ["reg64", "reg16"]          , "enc": ["REX"]    , "opcode": "000fbf", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movsx"           , "operands": ["reg64", "reg8"]           , "enc": ["REX"]    , "opcode": "000fbe", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movsx"           , "operands": ["reg16", "mem8"]           , "enc": ["REX"]    , "opcode": "000fbe", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movsx"           , "operands": ["reg16", "reg8"]           , "enc": ["REX"]    , "opcode": "000fbe", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movsx"           , "operands": ["reg32", "mem16"]          , "enc": ["REX"]    , "opcode": "000fbf", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movsx"           , "operands": ["reg32", "mem8"]           , "enc": ["REX"]    , "opcode": "000fbe", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movsx"           , "operands": ["reg32", "reg16"]          , "enc": ["REX"]    , "opcode": "000fbf", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movsx"           , "operands": ["reg32", "reg8"]           , "enc": ["REX"]    , "opcode": "000fbe", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movsxd"          , "operands": ["reg64", "mem32"]          , "enc": ["REX"]    , "opcode": "000063", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movsxd"          , "operands": ["reg64", "reg32"]          , "enc": ["REX"]    , "opcode": "000063", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movupd"          , "operands": ["mem128", "xmm"]           , "enc": ["REX"]    , "opcode": "000f11", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movupd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f10", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movupd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f10", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "movups"          , "operands": ["mem128", "xmm"]           , "enc": ["REX"]    , "opcode": "000f11", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movups"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f10", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movups"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f10", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "movzx"           , "operands": ["reg64", "mem16"]          , "enc": ["REX"]    , "opcode": "000fb7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movzx"           , "operands": ["reg64", "mem8"]           , "enc": ["REX"]    , "opcode": "000fb6", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movzx"           , "operands": ["reg64", "reg16"]          , "enc": ["REX"]    , "opcode": "000fb7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movzx"           , "operands": ["reg64", "reg8"]           , "enc": ["REX"]    , "opcode": "000fb6", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "movzx"           , "operands": ["reg16", "mem8"]           , "enc": ["REX"]    , "opcode": "000fb6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movzx"           , "operands": ["reg16", "reg8"]           , "enc": ["REX"]    , "opcode": "000fb6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movzx"           , "operands": ["reg32", "mem16"]          , "enc": ["REX"]    , "opcode": "000fb7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movzx"           , "operands": ["reg32", "mem8"]           , "enc": ["REX"]    , "opcode": "000fb6", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movzx"           , "operands": ["reg32", "reg16"]          , "enc": ["REX"]    , "opcode": "000fb7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "movzx"           , "operands": ["reg32", "reg8"]           , "enc": ["REX"]    , "opcode": "000fb6", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mpsadbw"         , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a42", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "mpsadbw"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a42", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "mul"             , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mul"             , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "mul"             , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mul"             , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mul"             , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mul"             , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mul"             , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mul"             , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "mulpd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f59", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "mulpd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f59", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "mulps"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f59", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "mulps"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f59", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "mulsd"           , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f59", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "mulsd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f59", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "mulss"           , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f59", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "mulss"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f59", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "mulx"            , "operands": ["reg32", "reg32", "mem32"] , "enc": ["VEX_RVM"], "opcode": "0000F6", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "mulx"            , "operands": ["reg32", "reg32", "reg32"] , "enc": ["VEX_RVM"], "opcode": "0000F6", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "mulx"            , "operands": ["reg64", "reg64", "mem64"] , "enc": ["VEX_RVM"], "opcode": "0000F6", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "mulx"            , "operands": ["reg64", "reg64", "reg64"] , "enc": ["VEX_RVM"], "opcode": "0000F6", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "neg"             , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "neg"             , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "neg"             , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "neg"             , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "neg"             , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "neg"             , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "neg"             , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "neg"             , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "nop"             , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "000f1f", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "nop"             , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "000f1f", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "nop"             , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "000f1f", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "nop"             , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "000f1f", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "nop"             , "operands": []                          , "enc": ["REX"]    , "opcode": "000090", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "not"             , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "not"             , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "not"             , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "not"             , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "not"             , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "not"             , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "not"             , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "0000f7", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "not"             , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "0000f6", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["eax", "i32"]              , "enc": ["REX"]    , "opcode": "00000d", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "or"              , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "or"              , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "or"              , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000009", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "or"              , "operands": ["rax", "i32"]              , "enc": ["REX"]    , "opcode": "00000d", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "or"              , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "or"              , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "or"              , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "00000b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "or"              , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000009", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "or"              , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "00000c", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["ax", "i16"]               , "enc": ["REX"]    , "opcode": "00000d", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000009", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000009", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000008", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "00000b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000009", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "00000b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000009", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "00000a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "or"              , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000008", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "orpd"            , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f56", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "orpd"            , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f56", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "orps"            , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f56", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "orps"            , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f56", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "out"             , "operands": ["dx", "eax"]               , "enc": ["REX"]    , "opcode": "0000ef", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "out"             , "operands": ["i8", "eax"]               , "enc": ["REX"]    , "opcode": "0000e7", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "out"             , "operands": ["dx", "al"]                , "enc": ["REX"]    , "opcode": "0000ee", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "out"             , "operands": ["dx", "ax"]                , "enc": ["REX"]    , "opcode": "0000ef", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "out"             , "operands": ["i8", "al"]                , "enc": ["REX"]    , "opcode": "0000e6", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "out"             , "operands": ["i8", "ax"]                , "enc": ["REX"]    , "opcode": "0000e7", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "outsb"           , "operands": []                          , "enc": ["REX"]    , "opcode": "00006e", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "outsd"           , "operands": []                          , "enc": ["REX"]    , "opcode": "00006f", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "outsw"           , "operands": []                          , "enc": ["REX"]    , "opcode": "00006f", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "pabsb"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f381c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsb"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f381c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsb"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f381c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsb"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f381c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsd"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f381e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsd"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f381e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f381e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f381e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsw"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f381d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsw"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f381d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsw"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f381d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pabsw"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f381d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "packssdw"        , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f6b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "packssdw"        , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f6b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "packssdw"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f6b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "packssdw"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f6b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "packsswb"        , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f63", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "packsswb"        , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f63", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "packsswb"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f63", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "packsswb"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f63", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "packusdw"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f382b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "packusdw"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f382b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "packuswb"        , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f67", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "packuswb"        , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f67", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "packuswb"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f67", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "packuswb"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f67", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddb"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ffc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddb"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ffc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddb"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ffc", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddb"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ffc", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddd"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ffe", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddd"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ffe", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ffe", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ffe", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddq"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fd4", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddq"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fd4", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddq"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fd4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddq"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddsb"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fec", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddsb"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fec", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddsb"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fec", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddsb"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fec", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddsw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fed", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddsw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fed", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddsw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fed", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddsw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fed", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddusb"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fdc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddusb"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fdc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddusb"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fdc", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddusb"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fdc", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddusw"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fdd", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddusw"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fdd", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddusw"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fdd", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddusw"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fdd", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddw"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ffd", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddw"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ffd", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "paddw"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ffd", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "paddw"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ffd", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "palignr"         , "operands": ["mmx", "mem64", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a0f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "palignr"         , "operands": ["mmx", "mmx", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a0f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "palignr"         , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a0f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "palignr"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a0f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE3"]             },
    { "name": "pand"            , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fdb", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pand"            , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fdb", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pand"            , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fdb", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pand"            , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fdb", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pandn"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fdf", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pandn"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fdf", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pandn"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fdf", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pandn"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fdf", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pause"           , "operands": []                          , "enc": ["REX"]    , "opcode": "000090", "rm": "" , "w": false, "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "pavgb"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fe0", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pavgb"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fe0", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pavgb"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe0", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pavgb"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe0", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pavgw"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fe3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pavgw"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fe3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pavgw"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pavgw"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pblendvb"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3810", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pblendvb"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3810", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pblendw"         , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a0e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pblendw"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a0e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pclmulqdq"       , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a44", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["PCLMULQDQ"]        },
    { "name": "pclmulqdq"       , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a44", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["PCLMULQDQ"]        },
    { "name": "pcmpeqb"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f74", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpeqb"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f74", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpeqb"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f74", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpeqb"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f74", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpeqd"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f76", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpeqd"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f76", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpeqd"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f76", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpeqd"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f76", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpeqq"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3829", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pcmpeqq"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3829", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pcmpeqw"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f75", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpeqw"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f75", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpeqw"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f75", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpeqw"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f75", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpestri"       , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a61", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pcmpestri"       , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a61", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pcmpestrm"       , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a60", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pcmpestrm"       , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a60", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pcmpgtb"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f64", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpgtb"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f64", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpgtb"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f64", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpgtb"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f64", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpgtd"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f66", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpgtd"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f66", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpgtd"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f66", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpgtd"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f66", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpgtq"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3837", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pcmpgtq"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3837", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pcmpgtw"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f65", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpgtw"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f65", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pcmpgtw"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f65", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpgtw"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f65", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pcmpistri"       , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a63", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pcmpistri"       , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a63", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pcmpistrm"       , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a62", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pcmpistrm"       , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a62", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_2"]           },
    { "name": "pdep"            , "operands": ["reg32", "reg32", "mem32"] , "enc": ["VEX_RVM"], "opcode": "0000F5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "pdep"            , "operands": ["reg32", "reg32", "reg32"] , "enc": ["VEX_RVM"], "opcode": "0000F5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "pdep"            , "operands": ["reg64", "reg64", "mem64"] , "enc": ["VEX_RVM"], "opcode": "0000F5", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "pdep"            , "operands": ["reg64", "reg64", "reg64"] , "enc": ["VEX_RVM"], "opcode": "0000F5", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "pext"            , "operands": ["reg32", "reg32", "mem32"] , "enc": ["VEX_RVM"], "opcode": "0000F5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F3"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "pext"            , "operands": ["reg32", "reg32", "reg32"] , "enc": ["VEX_RVM"], "opcode": "0000F5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F3"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "pext"            , "operands": ["reg64", "reg64", "mem64"] , "enc": ["VEX_RVM"], "opcode": "0000F5", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F3"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "pext"            , "operands": ["reg64", "reg64", "reg64"] , "enc": ["VEX_RVM"], "opcode": "0000F5", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F3"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "pextrb"          , "operands": ["mem8", "xmm", "i8"]       , "enc": ["REX"]    , "opcode": "0f3a14", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pextrb"          , "operands": ["reg32", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a14", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pextrd"          , "operands": ["mem32", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a16", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pextrd"          , "operands": ["reg32", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a16", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pextrq"          , "operands": ["mem64", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a16", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE4_1"]    },
    { "name": "pextrq"          , "operands": ["reg64", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a16", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE4_1"]    },
    { "name": "pextrw"          , "operands": ["reg32", "mmx", "i8"]      , "enc": ["REX"]    , "opcode": "000fc5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pextrw"          , "operands": ["mem16", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a15", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pextrw"          , "operands": ["reg32", "xmm", "i8"]      , "enc": ["REX"]    , "opcode": "000fc5", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "phaddd"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3802", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddd"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3802", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3802", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3802", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddsw"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3803", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddsw"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3803", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddsw"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3803", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddsw"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3803", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3801", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3801", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3801", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phaddw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3801", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phminposuw"      , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3841", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "phminposuw"      , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3841", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "phsubd"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3806", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubd"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3806", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3806", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3806", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubsw"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3807", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubsw"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3807", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubsw"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3807", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubsw"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3807", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3805", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3805", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3805", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "phsubw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3805", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pinsrb"          , "operands": ["xmm", "mem8", "i8"]       , "enc": ["REX"]    , "opcode": "0f3a20", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pinsrb"          , "operands": ["xmm", "reg32", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a20", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pinsrd"          , "operands": ["xmm", "mem32", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a22", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pinsrd"          , "operands": ["xmm", "reg32", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a22", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pinsrq"          , "operands": ["xmm", "mem64", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a22", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE4_1"]    },
    { "name": "pinsrq"          , "operands": ["xmm", "reg64", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a22", "rm": "r", "w": true , "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "SSE4_1"]    },
    { "name": "pinsrw"          , "operands": ["mmx", "mem16", "i8"]      , "enc": ["REX"]    , "opcode": "000fc4", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pinsrw"          , "operands": ["mmx", "reg32", "i8"]      , "enc": ["REX"]    , "opcode": "000fc4", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pinsrw"          , "operands": ["xmm", "mem16", "i8"]      , "enc": ["REX"]    , "opcode": "000fc4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pinsrw"          , "operands": ["xmm", "reg32", "i8"]      , "enc": ["REX"]    , "opcode": "000fc4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmaddubsw"       , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3804", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmaddubsw"       , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3804", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmaddubsw"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3804", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmaddubsw"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3804", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmaddwd"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ff5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmaddwd"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ff5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmaddwd"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ff5", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmaddwd"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ff5", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmaxsb"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f383c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmaxsb"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f383c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmaxsd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f383d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmaxsd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f383d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmaxsw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fee", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pmaxsw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fee", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pmaxsw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fee", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmaxsw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fee", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmaxub"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fde", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pmaxub"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fde", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pmaxub"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fde", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmaxub"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fde", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmaxud"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f383f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmaxud"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f383f", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmaxuw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f383e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmaxuw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f383e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pminsb"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3838", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pminsb"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3838", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pminsd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3839", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pminsd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3839", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pminsw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fea", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pminsw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fea", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pminsw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fea", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pminsw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fea", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pminub"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fda", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pminub"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fda", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pminub"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fda", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pminub"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fda", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pminud"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f383b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pminud"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f383b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pminuw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f383a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pminuw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f383a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovmskb"        , "operands": ["reg32", "xmm"]            , "enc": ["REX"]    , "opcode": "000fd7", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmovsxbd"        , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "0f3821", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxbd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3821", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxbq"        , "operands": ["xmm", "mem16"]            , "enc": ["REX"]    , "opcode": "0f3822", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxbq"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3822", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxbw"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3820", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxbw"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3820", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxdq"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3825", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxdq"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3825", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxwd"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3823", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxwd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3823", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxwq"        , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "0f3824", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovsxwq"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3824", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxbd"        , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "0f3831", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxbd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3831", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxbq"        , "operands": ["xmm", "mem16"]            , "enc": ["REX"]    , "opcode": "0f3832", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxbq"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3832", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxbw"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3830", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxbw"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3830", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxdq"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3835", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxdq"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3835", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxwd"        , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3833", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxwd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3833", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxwq"        , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "0f3834", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmovzxwq"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3834", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmuldq"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3828", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmuldq"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3828", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmulhrsw"        , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f380b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmulhrsw"        , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f380b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmulhrsw"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f380b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmulhrsw"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f380b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pmulhuw"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fe4", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pmulhuw"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fe4", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pmulhuw"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmulhuw"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmulhw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fe5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pmulhw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fe5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pmulhw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe5", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmulhw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe5", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmulld"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3840", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmulld"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3840", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "pmullw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fd5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pmullw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fd5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pmullw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fd5", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmullw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd5", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmuludq"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ff4", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmuludq"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ff4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pmuludq"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ff4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pop"             , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "00008f", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "pop"             , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "000058", "rm": "" , "w": false, "ri": true , "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "pop"             , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "00008f", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "pop"             , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "000058", "rm": "" , "w": false, "ri": true , "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "popcnt"          , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000fb8", "rm": "r", "w": false, "ri": false, "pp": "66F3", "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["POPCNT"]           },
    { "name": "popcnt"          , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fb8", "rm": "r", "w": false, "ri": false, "pp": "66F3", "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["POPCNT"]           },
    { "name": "popcnt"          , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000fb8", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["POPCNT"]           },
    { "name": "popcnt"          , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fb8", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["POPCNT"]           },
    { "name": "popcnt"          , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000fb8", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "POPCNT"]    },
    { "name": "popcnt"          , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fb8", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "POPCNT"]    },
    { "name": "popf"            , "operands": []                          , "enc": ["REX"]    , "opcode": "00009d", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "popfq"           , "operands": []                          , "enc": ["REX"]    , "opcode": "00009d", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "por"             , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000feb", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "por"             , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000feb", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "por"             , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000feb", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "por"             , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000feb", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "prefetch"        , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000f0d", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["3DNOW"]            },
    { "name": "prefetchnta"     , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000f18", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "prefetcht0"      , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000f18", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "prefetcht1"      , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000f18", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "prefetcht2"      , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000f18", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "prefetchw"       , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000f0d", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["PREFETCHW"]        },
    { "name": "prefetchwt1"     , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000f0d", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["PREFETCHW1"]       },
    { "name": "psadbw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ff6", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "psadbw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ff6", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "psadbw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ff6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psadbw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ff6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pshufb"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3800", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pshufb"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3800", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pshufb"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3800", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pshufb"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3800", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pshufd"          , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "000f70", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pshufd"          , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000f70", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pshufd"          , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000f70", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pshufhw"         , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "000f70", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pshufhw"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000f70", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pshuflw"         , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "000f70", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pshuflw"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000f70", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pshufw"          , "operands": ["mmx", "mem_address", "i8"], "enc": ["REX"]    , "opcode": "000f70", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "pshufw"          , "operands": ["mmx", "mmx", "i8"]        , "enc": ["REX"]    , "opcode": "000f70", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX2"]             },
    { "name": "psignb"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3808", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignb"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3808", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignb"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3808", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignb"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3808", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignd"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f380a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignd"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f380a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f380a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f380a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "0f3809", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "0f3809", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3809", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "psignw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3809", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSSE3"]            },
    { "name": "pslld"           , "operands": ["mmx", "i8"]               , "enc": ["REX"]    , "opcode": "000f72", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pslld"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ff2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pslld"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ff2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pslld"           , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f72", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pslld"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ff2", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pslld"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ff2", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pslldq"          , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f73", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psllq"           , "operands": ["mmx", "i8"]               , "enc": ["REX"]    , "opcode": "000f73", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psllq"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ff3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psllq"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ff3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psllq"           , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f73", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psllq"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ff3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psllq"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ff3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psllw"           , "operands": ["mmx", "i8"]               , "enc": ["REX"]    , "opcode": "000f71", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psllw"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ff1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psllw"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ff1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psllw"           , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f71", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psllw"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ff1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psllw"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ff1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrad"           , "operands": ["mmx", "i8"]               , "enc": ["REX"]    , "opcode": "000f72", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrad"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fe2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrad"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fe2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrad"           , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f72", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrad"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe2", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrad"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe2", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psraw"           , "operands": ["mmx", "i8"]               , "enc": ["REX"]    , "opcode": "000f71", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psraw"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fe1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psraw"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fe1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psraw"           , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f71", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psraw"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psraw"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrld"           , "operands": ["mmx", "i8"]               , "enc": ["REX"]    , "opcode": "000f72", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrld"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fd2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrld"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fd2", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrld"           , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f72", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrld"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fd2", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrld"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd2", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrldq"          , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f73", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrlq"           , "operands": ["mmx", "i8"]               , "enc": ["REX"]    , "opcode": "000f73", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrlq"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fd3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrlq"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fd3", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrlq"           , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f73", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrlq"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fd3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrlq"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd3", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrlw"           , "operands": ["mmx", "i8"]               , "enc": ["REX"]    , "opcode": "000f71", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrlw"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fd1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrlw"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fd1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psrlw"           , "operands": ["xmm", "i8"]               , "enc": ["REX"]    , "opcode": "000f71", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrlw"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fd1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psrlw"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubb"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ff8", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubb"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ff8", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubb"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ff8", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubb"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ff8", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubd"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ffa", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubd"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ffa", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ffa", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ffa", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubq"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ffb", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubq"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ffb", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubq"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ffb", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubsb"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fe8", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubsb"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fe8", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubsb"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe8", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubsb"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe8", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubsw"          , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fe9", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubsw"          , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fe9", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubsw"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fe9", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubsw"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fe9", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubusb"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fd8", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubusb"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fd8", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubusb"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fd8", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubusb"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd8", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubusw"         , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fd9", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubusw"         , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fd9", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubusw"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fd9", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubusw"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fd9", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubw"           , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000ff9", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubw"           , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000ff9", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "psubw"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000ff9", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "psubw"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000ff9", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "ptest"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f3817", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "ptest"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f3817", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "punpckhbw"       , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f68", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpckhbw"       , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f68", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpckhbw"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f68", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpckhbw"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f68", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpckhdq"       , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f6a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpckhdq"       , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f6a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpckhdq"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f6a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpckhdq"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f6a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpckhqdq"      , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f6d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpckhqdq"      , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f6d", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpckhwd"       , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f69", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpckhwd"       , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f69", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpckhwd"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f69", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpckhwd"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f69", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpcklbw"       , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f60", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpcklbw"       , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f60", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpcklbw"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f60", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpcklbw"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f60", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpckldq"       , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f62", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpckldq"       , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f62", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpckldq"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f62", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpckldq"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f62", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpcklqdq"      , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f6c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpcklqdq"      , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f6c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpcklwd"       , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000f61", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpcklwd"       , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000f61", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "punpcklwd"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f61", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "punpcklwd"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f61", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "push"            , "operands": ["mem64"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "push"            , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "000050", "rm": "" , "w": false, "ri": true , "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "push"            , "operands": ["i32"]                     , "enc": ["REX"]    , "opcode": "000068", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "push"            , "operands": ["i8"]                      , "enc": ["REX"]    , "opcode": "00006a", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "push"            , "operands": ["mem16"]                   , "enc": ["REX"]    , "opcode": "0000ff", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "push"            , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "000050", "rm": "" , "w": false, "ri": true , "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "pushf"           , "operands": []                          , "enc": ["REX"]    , "opcode": "00009c", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "pushfq"          , "operands": []                          , "enc": ["REX"]    , "opcode": "00009c", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "pxor"            , "operands": ["mmx", "mem64"]            , "enc": ["REX"]    , "opcode": "000fef", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pxor"            , "operands": ["mmx", "mmx"]              , "enc": ["REX"]    , "opcode": "000fef", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["MMX"]              },
    { "name": "pxor"            , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000fef", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "pxor"            , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000fef", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "rcl"             , "operands": ["mem64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcl"             , "operands": ["mem64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcl"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcl"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcl"             , "operands": ["reg64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcl"             , "operands": ["reg64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcl"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcl"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcl"             , "operands": ["mem16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "2", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcl"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "2", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcpps"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f53", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "rcpps"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f53", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "rcpss"           , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f53", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "rcpss"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f53", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "rcr"             , "operands": ["mem64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcr"             , "operands": ["mem64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcr"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcr"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcr"             , "operands": ["reg64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcr"             , "operands": ["reg64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcr"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcr"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rcr"             , "operands": ["mem16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rcr"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rdfsbase"        , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "0", "w": false, "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FSGSBASE"]  },
    { "name": "rdfsbase"        , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "0", "w": true , "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FSGSBASE"]  },
    { "name": "rdgsbase"        , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "1", "w": false, "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FSGSBASE"]  },
    { "name": "rdgsbase"        , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "1", "w": true , "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FSGSBASE"]  },
    { "name": "rdrand"          , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "000fc7", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["RDRAND"]           },
    { "name": "rdrand"          , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "000fc7", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["RDRAND"]           },
    { "name": "rdrand"          , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "000fc7", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "RDRAND"]    },
    { "name": "rdseed"          , "operands": ["reg16"]                   , "enc": ["REX"]    , "opcode": "000fc7", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["RDSEED"]           },
    { "name": "rdseed"          , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "000fc7", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["RDSEED"]           },
    { "name": "rdseed"          , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "000fc7", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "RDSEED"]    },
    { "name": "rdtsc"           , "operands": []                          , "enc": ["REX"]    , "opcode": "000f31", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["RDTSC"]            },
    { "name": "rdtscp"          , "operands": []                          , "enc": ["REX"]    , "opcode": "0f01f9", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["RDTSCP"]           },
    { "name": "ret"             , "operands": ["i16"]                     , "enc": ["REX"]    , "opcode": "0000c2", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ret"             , "operands": []                          , "enc": ["REX"]    , "opcode": "0000c3", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rol"             , "operands": ["mem64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rol"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rol"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rol"             , "operands": ["reg64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rol"             , "operands": ["reg64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rol"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rol"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "rol"             , "operands": ["mem16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rol"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "ror"             , "operands": ["mem64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "ror"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "ror"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "ror"             , "operands": ["reg64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "ror"             , "operands": ["reg64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "ror"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "ror"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "ror"             , "operands": ["mem16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "1", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "ror"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "1", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "rorx"            , "operands": ["reg32", "reg32", "i8"]    , "enc": ["VEX_RM"] , "opcode": "0000F0", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F3A", "var": 8, "ext": ["BMI2"]             },
    { "name": "rorx"            , "operands": ["reg64", "reg64", "i8"]    , "enc": ["VEX_RM"] , "opcode": "0000F0", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F3A", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "roundpd"         , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a09", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "roundpd"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a09", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "roundps"         , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3a08", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "roundps"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a08", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "roundsd"         , "operands": ["xmm", "mem64", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a0b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "roundsd"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a0b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "roundss"         , "operands": ["xmm", "mem32", "i8"]      , "enc": ["REX"]    , "opcode": "0f3a0a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "roundss"         , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3a0a", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE4_1"]           },
    { "name": "rsqrtps"         , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f52", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "rsqrtps"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f52", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "rsqrtss"         , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f52", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "rsqrtss"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f52", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "sahf"            , "operands": []                          , "enc": ["REX"]    , "opcode": "00009e", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["LAHFSAHF"]         },
    { "name": "sal"             , "operands": ["mem64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sal"             , "operands": ["mem64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sal"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sal"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sal"             , "operands": ["reg64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sal"             , "operands": ["reg64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sal"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sal"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sal"             , "operands": ["mem16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sal"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sar"             , "operands": ["mem64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sar"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sar"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sar"             , "operands": ["reg64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sar"             , "operands": ["reg64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sar"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sar"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sar"             , "operands": ["mem16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sar"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "7", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sarx"            , "operands": ["reg32", "mem32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F3"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "sarx"            , "operands": ["reg32", "reg32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F3"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "sarx"            , "operands": ["reg64", "mem64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F3"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "sarx"            , "operands": ["reg64", "reg64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F3"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "sbb"             , "operands": ["eax", "i32"]              , "enc": ["REX"]    , "opcode": "00001d", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sbb"             , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sbb"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sbb"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000019", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sbb"             , "operands": ["rax", "i32"]              , "enc": ["REX"]    , "opcode": "00001d", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sbb"             , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sbb"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sbb"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "00001b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sbb"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000019", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sbb"             , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "00001c", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["ax", "i16"]               , "enc": ["REX"]    , "opcode": "00001d", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000019", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000019", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000018", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "3", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "00001b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000019", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "00001b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000019", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "00001a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sbb"             , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000018", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "scasb"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000ae", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "scasd"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000af", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "scasq"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000af", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "scasw"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000af", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "seta"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f97", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "seta"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f97", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setae"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f93", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setae"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f93", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setb"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f92", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setb"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f92", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setbe"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f96", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setbe"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f96", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setc"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f92", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setc"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f92", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sete"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f94", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sete"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f94", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setg"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setg"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setge"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setge"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setl"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setl"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setle"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setle"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setna"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f96", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setna"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f96", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnae"          , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f92", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnae"          , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f92", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnb"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f93", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnb"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f93", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnbe"          , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f97", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnbe"          , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f97", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnc"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f93", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnc"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f93", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setne"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f95", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setne"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f95", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setng"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setng"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnge"          , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnge"          , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnl"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnl"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9d", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnle"          , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnle"          , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9f", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setno"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f91", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setno"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f91", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnp"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnp"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setns"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f99", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setns"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f99", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnz"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f95", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setnz"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f95", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "seto"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f90", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "seto"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f90", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setp"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setp"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setpe"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setpe"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setpo"           , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f9b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setpo"           , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f9b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sets"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f98", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sets"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f98", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setz"            , "operands": ["mem8"]                    , "enc": ["REX"]    , "opcode": "000f94", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "setz"            , "operands": ["reg8"]                    , "enc": ["REX"]    , "opcode": "000f94", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sfence"          , "operands": []                          , "enc": ["REX"]    , "opcode": "000fae", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "sha1msg1"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38c9", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha1msg1"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38c9", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha1msg2"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38ca", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha1msg2"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38ca", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha1nexte"       , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38c8", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha1nexte"       , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38c8", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha1rnds4"       , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "0f3acc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha1rnds4"       , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "0f3acc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha256msg1"      , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38cc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha256msg1"      , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38cc", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha256msg2"      , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38cd", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha256msg2"      , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38cd", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha256rnds2"     , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "0f38cb", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "sha256rnds2"     , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "0f38cb", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SHA"]              },
    { "name": "shl"             , "operands": ["mem64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shl"             , "operands": ["mem64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shl"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shl"             , "operands": ["reg64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shl"             , "operands": ["reg64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shl"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shl"             , "operands": ["mem16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["mem16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["mem32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["mem32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["mem8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["mem8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["reg16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["reg16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["reg32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["reg32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["reg8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["reg8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shl"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shld"            , "operands": ["mem64", "reg64", "cl"]    , "enc": ["REX"]    , "opcode": "000fa5", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shld"            , "operands": ["mem64", "reg64", "i8"]    , "enc": ["REX"]    , "opcode": "000fa4", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shld"            , "operands": ["reg64", "reg64", "cl"]    , "enc": ["REX"]    , "opcode": "000fa5", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shld"            , "operands": ["reg64", "reg64", "i8"]    , "enc": ["REX"]    , "opcode": "000fa4", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shld"            , "operands": ["mem16", "reg16", "cl"]    , "enc": ["REX"]    , "opcode": "000fa5", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shld"            , "operands": ["mem16", "reg16", "i8"]    , "enc": ["REX"]    , "opcode": "000fa4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shld"            , "operands": ["mem32", "reg32", "cl"]    , "enc": ["REX"]    , "opcode": "000fa5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shld"            , "operands": ["mem32", "reg32", "i8"]    , "enc": ["REX"]    , "opcode": "000fa4", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shld"            , "operands": ["reg16", "reg16", "cl"]    , "enc": ["REX"]    , "opcode": "000fa5", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shld"            , "operands": ["reg16", "reg16", "i8"]    , "enc": ["REX"]    , "opcode": "000fa4", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shld"            , "operands": ["reg32", "reg32", "cl"]    , "enc": ["REX"]    , "opcode": "000fa5", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shld"            , "operands": ["reg32", "reg32", "i8"]    , "enc": ["REX"]    , "opcode": "000fa4", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shlx"            , "operands": ["reg32", "mem32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "shlx"            , "operands": ["reg32", "reg32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "shlx"            , "operands": ["reg64", "mem64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "shlx"            , "operands": ["reg64", "reg64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "shr"             , "operands": ["mem64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shr"             , "operands": ["mem64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shr"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shr"             , "operands": ["reg64", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shr"             , "operands": ["reg64", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shr"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shr"             , "operands": ["mem16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["mem16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["mem32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["mem32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["mem8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["mem8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["reg16", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["reg16", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["reg32", "1"]              , "enc": ["REX"]    , "opcode": "0000d1", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["reg32", "cl"]             , "enc": ["REX"]    , "opcode": "0000d3", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "0000c1", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["reg8", "1"]               , "enc": ["REX"]    , "opcode": "0000d0", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["reg8", "cl"]              , "enc": ["REX"]    , "opcode": "0000d2", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shr"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000c0", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shrd"            , "operands": ["mem64", "reg64", "cl"]    , "enc": ["REX"]    , "opcode": "000fad", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shrd"            , "operands": ["mem64", "reg64", "i8"]    , "enc": ["REX"]    , "opcode": "000fac", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shrd"            , "operands": ["reg64", "reg64", "cl"]    , "enc": ["REX"]    , "opcode": "000fad", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shrd"            , "operands": ["reg64", "reg64", "i8"]    , "enc": ["REX"]    , "opcode": "000fac", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "shrd"            , "operands": ["mem16", "reg16", "cl"]    , "enc": ["REX"]    , "opcode": "000fad", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shrd"            , "operands": ["mem16", "reg16", "i8"]    , "enc": ["REX"]    , "opcode": "000fac", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shrd"            , "operands": ["mem32", "reg32", "cl"]    , "enc": ["REX"]    , "opcode": "000fad", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shrd"            , "operands": ["mem32", "reg32", "i8"]    , "enc": ["REX"]    , "opcode": "000fac", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shrd"            , "operands": ["reg16", "reg16", "cl"]    , "enc": ["REX"]    , "opcode": "000fad", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shrd"            , "operands": ["reg16", "reg16", "i8"]    , "enc": ["REX"]    , "opcode": "000fac", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shrd"            , "operands": ["reg32", "reg32", "cl"]    , "enc": ["REX"]    , "opcode": "000fad", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shrd"            , "operands": ["reg32", "reg32", "i8"]    , "enc": ["REX"]    , "opcode": "000fac", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "shrx"            , "operands": ["reg32", "mem32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "shrx"            , "operands": ["reg32", "reg32", "reg32"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["BMI2"]             },
    { "name": "shrx"            , "operands": ["reg64", "mem64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "shrx"            , "operands": ["reg64", "reg64", "reg64"] , "enc": ["VEX_RMV"], "opcode": "0000F7", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "F2"  , "ilo": "0F38", "var": 8, "ext": ["X64", "BMI2"]      },
    { "name": "shufpd"          , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "000fc6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "shufpd"          , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000fc6", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "shufps"          , "operands": ["xmm", "mem128", "i8"]     , "enc": ["REX"]    , "opcode": "000fc6", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "shufps"          , "operands": ["xmm", "xmm", "i8"]        , "enc": ["REX"]    , "opcode": "000fc6", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "sqrtpd"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f51", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "sqrtpd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f51", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "sqrtps"          , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f51", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "sqrtps"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f51", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "sqrtsd"          , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f51", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "sqrtsd"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f51", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "sqrtss"          , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f51", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "sqrtss"          , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f51", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "stac"            , "operands": []                          , "enc": ["REX"]    , "opcode": "0f01cb", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SMAP"]             },
    { "name": "stc"             , "operands": []                          , "enc": ["REX"]    , "opcode": "0000f9", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "std"             , "operands": []                          , "enc": ["REX"]    , "opcode": "0000fd", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sti"             , "operands": []                          , "enc": ["REX"]    , "opcode": "0000fb", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "stmxcsr"         , "operands": ["mem32"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "stosb"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000aa", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "stosd"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000ab", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "stosq"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000ab", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "stosw"           , "operands": []                          , "enc": ["REX"]    , "opcode": "0000ab", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["eax", "i32"]              , "enc": ["REX"]    , "opcode": "00002d", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sub"             , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sub"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sub"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000029", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sub"             , "operands": ["rax", "i32"]              , "enc": ["REX"]    , "opcode": "00002d", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sub"             , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sub"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sub"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "00002b", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sub"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000029", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sub"             , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "00002c", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["ax", "i16"]               , "enc": ["REX"]    , "opcode": "00002d", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000029", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000029", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000028", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "5", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "00002b", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000029", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "00002b", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000029", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "00002a", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sub"             , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000028", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "subpd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "subpd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5c", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "subps"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f5c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "subps"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5c", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "subsd"           , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f5c", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "subsd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5c", "rm": "r", "w": false, "ri": false, "pp": "F2"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "subss"           , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f5c", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "subss"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f5c", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "swapgs"          , "operands": []                          , "enc": ["REX"]    , "opcode": "0f01f8", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "syscall"         , "operands": []                          , "enc": ["REX"]    , "opcode": "000f05", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "sysenter"        , "operands": []                          , "enc": ["REX"]    , "opcode": "000f34", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sysexit"         , "operands": []                          , "enc": ["REX"]    , "opcode": "000f35", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "sysret"          , "operands": []                          , "enc": ["REX"]    , "opcode": "000f07", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "test"            , "operands": ["eax", "i32"]              , "enc": ["REX"]    , "opcode": "0000a9", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "test"            , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "0000f7", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "test"            , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000085", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "test"            , "operands": ["rax", "i32"]              , "enc": ["REX"]    , "opcode": "0000a9", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "test"            , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "0000f7", "rm": "0", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "test"            , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000085", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "test"            , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "0000a8", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["ax", "i16"]               , "enc": ["REX"]    , "opcode": "0000a9", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "0000f7", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000085", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "0000f7", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000085", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "0000f6", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000084", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "0000f7", "rm": "0", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000085", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "0000f7", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000085", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "0000f6", "rm": "0", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "test"            , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000084", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "tzcnt"           , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": false, "ri": false, "pp": "66F3", "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["BMI"]              },
    { "name": "tzcnt"           , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": false, "ri": false, "pp": "66F3", "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["BMI"]              },
    { "name": "tzcnt"           , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["BMI"]              },
    { "name": "tzcnt"           , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": false, "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["BMI"]              },
    { "name": "tzcnt"           , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "BMI"]       },
    { "name": "tzcnt"           , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fbc", "rm": "r", "w": true , "ri": false, "pp": "F3"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "BMI"]       },
    { "name": "ucomisd"         , "operands": ["xmm", "mem64"]            , "enc": ["REX"]    , "opcode": "000f2e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "ucomisd"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f2e", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "ucomiss"         , "operands": ["xmm", "mem32"]            , "enc": ["REX"]    , "opcode": "000f2e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "ucomiss"         , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f2e", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "ud2"             , "operands": []                          , "enc": ["REX"]    , "opcode": "000f0b", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "unpckhpd"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f15", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "unpckhpd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f15", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "unpckhps"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f15", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "unpckhps"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f15", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "unpcklpd"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f14", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "unpcklpd"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f14", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "unpcklps"        , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f14", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "unpcklps"        , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f14", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "wrfsbase"        , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "2", "w": false, "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FSGSBASE"]  },
    { "name": "wrfsbase"        , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "2", "w": true , "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FSGSBASE"]  },
    { "name": "wrgsbase"        , "operands": ["reg32"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "3", "w": false, "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FSGSBASE"]  },
    { "name": "wrgsbase"        , "operands": ["reg64"]                   , "enc": ["REX"]    , "opcode": "000fae", "rm": "3", "w": true , "ri": false, "pp": "F3"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "FSGSBASE"]  },
    { "name": "xadd"            , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fc1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "xadd"            , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fc1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "xadd"            , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000fc0", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "xadd"            , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000fc1", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "xadd"            , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000fc1", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "xadd"            , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000fc0", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["I486"]             },
    { "name": "xadd"            , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fc1", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "I486"]      },
    { "name": "xadd"            , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000fc1", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "I486"]      },
    { "name": "xbegin"          , "operands": ["rel32"]                   , "enc": ["REX"]    , "opcode": "0000c7", "rm": "7", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["RTM"]              },
    { "name": "xchg"            , "operands": ["eax", "reg32"]            , "enc": ["REX"]    , "opcode": "000090", "rm": "" , "w": false, "ri": true , "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xchg"            , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000087", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xchg"            , "operands": ["rax", "reg64"]            , "enc": ["REX"]    , "opcode": "000090", "rm": "" , "w": true , "ri": true , "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xchg"            , "operands": ["reg32", "eax"]            , "enc": ["REX"]    , "opcode": "000090", "rm": "" , "w": false, "ri": true , "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xchg"            , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000087", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xchg"            , "operands": ["reg64", "rax"]            , "enc": ["REX"]    , "opcode": "000090", "rm": "" , "w": true , "ri": true , "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xchg"            , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000087", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xchg"            , "operands": ["ax", "reg16"]             , "enc": ["REX"]    , "opcode": "000090", "rm": "" , "w": false, "ri": true , "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000087", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000087", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000086", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["reg16", "ax"]             , "enc": ["REX"]    , "opcode": "000090", "rm": "" , "w": false, "ri": true , "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000087", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000087", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000087", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000087", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "000086", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xchg"            , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000086", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xgetbv"          , "operands": []                          , "enc": ["REX"]    , "opcode": "0f01d0", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["XSAVE"]            },
    { "name": "xor"             , "operands": ["eax", "i32"]              , "enc": ["REX"]    , "opcode": "000035", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xor"             , "operands": ["mem64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xor"             , "operands": ["mem64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xor"             , "operands": ["mem64", "reg64"]          , "enc": ["REX"]    , "opcode": "000031", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xor"             , "operands": ["rax", "i32"]              , "enc": ["REX"]    , "opcode": "000035", "rm": "" , "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xor"             , "operands": ["reg64", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xor"             , "operands": ["reg64", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xor"             , "operands": ["reg64", "mem64"]          , "enc": ["REX"]    , "opcode": "000033", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xor"             , "operands": ["reg64", "reg64"]          , "enc": ["REX"]    , "opcode": "000031", "rm": "r", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64"]              },
    { "name": "xor"             , "operands": ["al", "i8"]                , "enc": ["REX"]    , "opcode": "000034", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["ax", "i16"]               , "enc": ["REX"]    , "opcode": "000035", "rm": "" , "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["mem16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["mem16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["mem16", "reg16"]          , "enc": ["REX"]    , "opcode": "000031", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["mem32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["mem32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["mem32", "reg32"]          , "enc": ["REX"]    , "opcode": "000031", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["mem8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["mem8", "reg8"]            , "enc": ["REX"]    , "opcode": "000030", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg16", "i16"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg16", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "6", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg16", "mem16"]          , "enc": ["REX"]    , "opcode": "000033", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg16", "reg16"]          , "enc": ["REX"]    , "opcode": "000031", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg32", "i32"]            , "enc": ["REX"]    , "opcode": "000081", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg32", "i8"]             , "enc": ["REX"]    , "opcode": "000083", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg32", "mem32"]          , "enc": ["REX"]    , "opcode": "000033", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg32", "reg32"]          , "enc": ["REX"]    , "opcode": "000031", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg8", "i8"]              , "enc": ["REX"]    , "opcode": "000080", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg8", "mem8"]            , "enc": ["REX"]    , "opcode": "000032", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xor"             , "operands": ["reg8", "reg8"]            , "enc": ["REX"]    , "opcode": "000030", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": []                   },
    { "name": "xorpd"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f57", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "xorpd"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f57", "rm": "r", "w": false, "ri": false, "pp": "66"  , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE2"]             },
    { "name": "xorps"           , "operands": ["xmm", "mem128"]           , "enc": ["REX"]    , "opcode": "000f57", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "xorps"           , "operands": ["xmm", "xmm"]              , "enc": ["REX"]    , "opcode": "000f57", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "REVERSE", "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["SSE"]              },
    { "name": "xrstor"          , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["XSAVE"]            },
    { "name": "xrstor64"        , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "XSAVE"]     },
    { "name": "xrstors"         , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fc7", "rm": "3", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["XSAVES"]           },
    { "name": "xrstors64"       , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fc7", "rm": "3", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "XSAVES"]    },
    { "name": "xsave"           , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["XSAVE"]            },
    { "name": "xsave64"         , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "XSAVE"]     },
    { "name": "xsavec"          , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fc7", "rm": "4", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["XSAVEC"]           },
    { "name": "xsavec64"        , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fc7", "rm": "4", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "XSAVEC"]    },
    { "name": "xsaveopt"        , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "6", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["XSAVEOPT"]         },
    { "name": "xsaveopt64"      , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fae", "rm": "6", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "XSAVEOPT"]  },
    { "name": "xsaves"          , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fc7", "rm": "5", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["XSAVES"]           },
    { "name": "xsaves64"        , "operands": ["mem_address"]             , "enc": ["REX"]    , "opcode": "000fc7", "rm": "5", "w": true , "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["X64", "XSAVES"]    },
    { "name": "xsetbv"          , "operands": []                          , "enc": ["REX"]    , "opcode": "0f01d1", "rm": "" , "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 32 , "imp": "NONE", "ilo": "0"   , "var": 8, "ext": ["XSAVE"]            },
    // nasm - tests are broken because nasm doesn't currently support VNNI instructions
		// { "name": "vpdpbusd"        , "operands": ["xmm", "xmm", "xmm"]       , "enc": ["VEX_RVM"], "opcode": "000050", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX_VNNI"]         },
    // { "name": "vpdpbusd"        , "operands": ["xmm", "xmm", "mem128"]    , "enc": ["VEX_RVM"], "opcode": "000050", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX_VNNI"]         },
    // { "name": "vpdpbusds"       , "operands": ["xmm", "xmm", "xmm"]       , "enc": ["VEX_RVM"], "opcode": "000051", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX_VNNI"]         },
    // { "name": "vpdpbusds"       , "operands": ["xmm", "xmm", "mem128"]    , "enc": ["VEX_RVM"], "opcode": "000051", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX_VNNI"]         },
    // { "name": "vpdpwssd"        , "operands": ["xmm", "xmm", "xmm"]       , "enc": ["VEX_RVM"], "opcode": "000052", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX_VNNI"]         },
    // { "name": "vpdpwssd"        , "operands": ["xmm", "xmm", "mem128"]    , "enc": ["VEX_RVM"], "opcode": "000052", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX_VNNI"]         },
    // { "name": "vpdpwssds"       , "operands": ["xmm", "xmm", "xmm"]       , "enc": ["VEX_RVM"], "opcode": "000053", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX_VNNI"]         },
    // { "name": "vpdpwssds"       , "operands": ["xmm", "xmm", "mem128"]    , "enc": ["VEX_RVM"], "opcode": "000053", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX_VNNI"]         },
    { "name": "vaesdec"         , "operands": ["xmm", "xmm", "xmm"]       , "enc": ["VEX_RVM"], "opcode": "0000DE", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaesdec"         , "operands": ["xmm", "xmm", "mem128"]    , "enc": ["VEX_RVM"], "opcode": "0000DE", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
		{ "name": "vaesdec"         , "operands": ["ymm", "ymm", "ymm"]       , "enc": ["VEX_RVM"], "opcode": "0000DE", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 256, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["VAES"]             },
    { "name": "vaesdec"         , "operands": ["ymm", "ymm", "mem256"]    , "enc": ["VEX_RVM"], "opcode": "0000DE", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 256, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["VAES"]             },
    { "name": "vaesdeclast"     , "operands": ["xmm", "xmm", "xmm"]       , "enc": ["VEX_RVM"], "opcode": "0000DF", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaesdeclast"     , "operands": ["xmm", "xmm", "mem128"]    , "enc": ["VEX_RVM"], "opcode": "0000DF", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaesdeclast"     , "operands": ["ymm", "ymm", "ymm"]       , "enc": ["VEX_RVM"], "opcode": "0000DF", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 256, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["VAES"]             },
    { "name": "vaesdeclast"     , "operands": ["ymm", "ymm", "mem256"]    , "enc": ["VEX_RVM"], "opcode": "0000DF", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 256, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["VAES"]             },
    { "name": "vaesenc"         , "operands": ["xmm", "xmm", "xmm"]       , "enc": ["VEX_RVM"], "opcode": "0000DC", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaesenc"         , "operands": ["xmm", "xmm", "mem128"]    , "enc": ["VEX_RVM"], "opcode": "0000DC", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaesenc"         , "operands": ["ymm", "ymm", "ymm"]       , "enc": ["VEX_RVM"], "opcode": "0000DC", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 256, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["VAES"]             },
    { "name": "vaesenc"         , "operands": ["ymm", "ymm", "mem256"]    , "enc": ["VEX_RVM"], "opcode": "0000DC", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 256, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["VAES"]             },
    { "name": "vaesenclast"     , "operands": ["xmm", "xmm", "xmm"]       , "enc": ["VEX_RVM"], "opcode": "0000DD", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaesenclast"     , "operands": ["xmm", "xmm", "mem128"]    , "enc": ["VEX_RVM"], "opcode": "0000DD", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaesenclast"     , "operands": ["ymm", "ymm", "ymm"]       , "enc": ["VEX_RVM"], "opcode": "0000DD", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 256, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["VAES"]             },
    { "name": "vaesenclast"     , "operands": ["ymm", "ymm", "mem256"]    , "enc": ["VEX_RVM"], "opcode": "0000DD", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 256, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["VAES"]             },
    { "name": "vaesimc"         , "operands": ["xmm", "xmm"]              , "enc": ["VEX_RM", "VEX_NO_VVVV"], "opcode": "0000DB", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaesimc"         , "operands": ["xmm", "mem128"]           , "enc": ["VEX_RM", "VEX_NO_VVVV"], "opcode": "0000DB", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F38", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaeskeygenassist", "operands": ["xmm", "xmm", "i8"]        , "enc": ["VEX_RMI", "VEX_NO_VVVV"], "opcode": "0000DF", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F3A", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vaeskeygenassist", "operands": ["xmm", "mem128", "i8"]     , "enc": ["VEX_RMI", "VEX_NO_VVVV"], "opcode": "0000DF", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F3A", "var": 8, "ext": ["AVX", "AESNI"]     },
    { "name": "vpclmulqdq"      , "operands": ["xmm", "xmm", "i8"]        , "enc": ["VEX_RMI"], "opcode": "000044", "rm": "r", "w": false, "ri": false, "pp": ""    , "dir": "NORMAL" , "ops": 128, "imp": "66"  , "ilo": "0F3A", "var": 8, "ext": ["AVX", "PCLMULQSQ"] }
]

// planned SSE instructions
// vgf2p8affineinvqb
// vgf2p8affineqb
// vgf2p8mulb

// planned GP instructions
// cmpbexadd
// cmpbxadd
// cmplexadd
// cmplxadd
// cmpnbexadd
// cmpnbxadd
// cmpnlexadd
// cmpnlxadd
// cmpnoxadd
// cmpnpxadd
// cmpnsxadd
// cmpnzxadd
// cmpoxadd
// cmppxadd
// cmpsxadd
// cmpsxadd
// cmpzxadd
// vbcstnebf162ps
// vbcstnesh2ps
// vcvtneebf162ps
// vcvtneeph2ps
// vcvtneobf162ps
// vcvtneoph2ps
// vpdpbssd
// vpdpbssds
// vpdpbsud
// vpdpbsuds
// vpdpbuud
// vpdpbuuds
// vpdpwsud
// vpdpwsuds
// vpdpwusd
// vpdpwusds
// vpdpwuud
// vpdpwuuds
//

module.exports = {
    instructions
};
