
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Sat Sep 28 10:22:25 2024
| Design       : top
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 top|clk                  1000.000     {0 500}        Declared                58          25  {clk}   
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|clk                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top|clk                      1.000 MHz     368.596 MHz       1000.000          2.713        997.287
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                    997.287       0.000              0            272
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                      0.212       0.000              0            272
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                                           499.040       0.000              0             58
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                    998.495       0.000              0            272
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                top|clk                      0.150       0.000              0            272
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|clk                                           499.430       0.000              0             58
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : ss/addr_counter[5]/opit_0_inv_L6Q_perm/CE
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.054
  Launch Clock Delay      :  3.570
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.480       3.570         _N0              
 CLMA_273_384/CLK                                                          r       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_273_384/CR2                  tco                   0.261       3.831 r       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.568       4.399         ss/clk_counter [12]
 CLMA_267_372/Y2                   td                    0.188       4.587 r       ss/N122_15/LUT6_inst_perm/L6
                                   net (fanout=2)        0.566       5.153         ss/_N589         
 CLMA_267_366/Y2                   td                    0.235       5.388 r       ss/N122_25/LUT6_inst_perm/L6
                                   net (fanout=5)        0.539       5.927         ss/N122          
 CLMA_285_367/CE                                                           r       ss/addr_counter[5]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   5.927         Logic Levels: 2  
                                                                                   Logic: 0.684ns(29.020%), Route: 1.673ns(70.980%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.412    1003.054         _N0              
 CLMA_285_367/CLK                                                          r       ss/addr_counter[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.448    1003.502                          
 clock uncertainty                                      -0.050    1003.452                          

 Setup time                                             -0.238    1003.214                          

 Data required time                                               1003.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.214                          
 Data arrival time                                                   5.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.287                          
====================================================================================================

====================================================================================================

Startpoint  : ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : ss/addr_counter[7]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.054
  Launch Clock Delay      :  3.570
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.480       3.570         _N0              
 CLMA_273_384/CLK                                                          r       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_273_384/CR2                  tco                   0.261       3.831 r       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.568       4.399         ss/clk_counter [12]
 CLMA_267_372/Y2                   td                    0.188       4.587 r       ss/N122_15/LUT6_inst_perm/L6
                                   net (fanout=2)        0.566       5.153         ss/_N589         
 CLMA_267_366/Y2                   td                    0.235       5.388 r       ss/N122_25/LUT6_inst_perm/L6
                                   net (fanout=5)        0.539       5.927         ss/N122          
 CLMA_285_367/CE                                                           r       ss/addr_counter[7]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   5.927         Logic Levels: 2  
                                                                                   Logic: 0.684ns(29.020%), Route: 1.673ns(70.980%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.412    1003.054         _N0              
 CLMA_285_367/CLK                                                          r       ss/addr_counter[7]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.448    1003.502                          
 clock uncertainty                                      -0.050    1003.452                          

 Setup time                                             -0.238    1003.214                          

 Data required time                                               1003.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.214                          
 Data arrival time                                                   5.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.287                          
====================================================================================================

====================================================================================================

Startpoint  : ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.055
  Launch Clock Delay      :  3.570
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.480       3.570         _N0              
 CLMA_273_384/CLK                                                          r       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_273_384/CR2                  tco                   0.261       3.831 r       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.568       4.399         ss/clk_counter [12]
 CLMA_267_372/Y2                   td                    0.188       4.587 r       ss/N122_15/LUT6_inst_perm/L6
                                   net (fanout=2)        0.566       5.153         ss/_N589         
 CLMA_267_366/Y2                   td                    0.235       5.388 r       ss/N122_25/LUT6_inst_perm/L6
                                   net (fanout=5)        0.571       5.959         ss/N122          
 CLMA_273_348/CE                                                           r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   5.959         Logic Levels: 2  
                                                                                   Logic: 0.684ns(28.631%), Route: 1.705ns(71.369%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.413    1003.055         _N0              
 CLMA_273_348/CLK                                                          r       ss/addr_counter[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.492    1003.547                          
 clock uncertainty                                      -0.050    1003.497                          

 Setup time                                             -0.238    1003.259                          

 Data required time                                               1003.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.259                          
 Data arrival time                                                   5.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.300                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[3]/opit_0_inv_srl/CLK
Endpoint    : ss/anode_reg[5]/opit_0_inv_srl/D
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.569
  Launch Clock Delay      :  3.047
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.766       0.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.405       3.047         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[3]/opit_0_inv_srl/CLK

 CLMS_279_397/CR1                  tco                   0.183       3.230 f       ss/anode_reg[3]/opit_0_inv_srl/CR0
                                   net (fanout=7)        0.075       3.305         nt_anode[4]      
 CLMS_279_397/M3                                                           f       ss/anode_reg[5]/opit_0_inv_srl/D

 Data arrival time                                                   3.305         Logic Levels: 0  
                                                                                   Logic: 0.183ns(70.930%), Route: 0.075ns(29.070%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.479       3.569         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[5]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.521       3.048                          
 clock uncertainty                                       0.000       3.048                          

 Hold time                                               0.045       3.093                          

 Data required time                                                  3.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.093                          
 Data arrival time                                                   3.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : ctrl/status[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ctrl/status[1]/opit_0_inv_L6Q_perm/I5
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.057
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.766       0.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.415       3.057         _N0              
 CLMS_279_343/CLK                                                          r       ctrl/status[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_279_343/Q1                   tco                   0.166       3.223 f       ctrl/status[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=10)       0.092       3.315         status[0]        
 CLMS_279_343/A5                                                           f       ctrl/status[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.315         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.488       3.578         _N0              
 CLMS_279_343/CLK                                                          r       ctrl/status[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.521       3.057                          
 clock uncertainty                                       0.000       3.057                          

 Hold time                                              -0.019       3.038                          

 Data required time                                                  3.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.038                          
 Data arrival time                                                   3.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_d/key_status[1]/opit_0_inv/CLK
Endpoint    : u_key_d/key_reg[1]/opit_0_inv/D
Path Group  : top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.057
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.766       0.799 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_clk           
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.415       3.057         _N0              
 CLMA_285_348/CLK                                                          r       u_key_d/key_status[1]/opit_0_inv/CLK

 CLMA_285_348/Q1                   tco                   0.166       3.223 f       u_key_d/key_status[1]/opit_0_inv/Q
                                   net (fanout=3)        0.250       3.473         u_key_d/key_status [1]
 CLMS_279_343/AD                                                           f       u_key_d/key_reg[1]/opit_0_inv/D

 Data arrival time                                                   3.473         Logic Levels: 0  
                                                                                   Logic: 0.166ns(39.904%), Route: 0.250ns(60.096%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.488       3.578         _N0              
 CLMS_279_343/CLK                                                          r       u_key_d/key_reg[1]/opit_0_inv/CLK
 clock pessimism                                        -0.448       3.130                          
 clock uncertainty                                       0.000       3.130                          

 Hold time                                               0.047       3.177                          

 Data required time                                                  3.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.177                          
 Data arrival time                                                   3.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.479       3.569         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_279_397/Q0                   tco                   0.213       3.782 r       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.284       4.066         nt_anode[1]      
 CLMA_285_397/Y0                   td                    0.240       4.306 r       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.816       5.122         N0               
 CLMA_285_493/CR0                  td                    0.346       5.468 r       N6[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.581       6.049         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231       7.280 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.280         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425       9.705 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       9.762         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   9.762         Logic Levels: 4  
                                                                                   Logic: 4.455ns(71.936%), Route: 1.738ns(28.064%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[12] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.479       3.569         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_279_397/Q0                   tco                   0.213       3.782 r       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.284       4.066         nt_anode[1]      
 CLMA_285_397/Y0                   td                    0.240       4.306 r       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.606       4.912         N0               
 CLMA_285_433/Y0                   td                    0.188       5.100 r       N6[11]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.864       5.964         nt_SevenSegCatHL[12]
 IOLHR_292_498/DO_P                td                    1.231       7.195 r       SevenSegCatHL_obuf[12]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.195         SevenSegCatHL_obuf[12]/ntO
 IOBS_300_498/PAD                  td                    2.421       9.616 r       SevenSegCatHL_obuf[12]/opit_0/O
                                   net (fanout=1)        0.056       9.672         SevenSegCatHL[12]
 A1                                                                        r       SevenSegCatHL[12] (port)

 Data arrival time                                                   9.672         Logic Levels: 4  
                                                                                   Logic: 4.293ns(70.342%), Route: 1.810ns(29.658%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.897       0.930 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_clk           
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.479       3.569         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_279_397/Q0                   tco                   0.213       3.782 r       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.284       4.066         nt_anode[1]      
 CLMA_285_397/Y0                   td                    0.240       4.306 r       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.788       5.094         N0               
 CLMA_285_469/CR0                  td                    0.346       5.440 r       N6[9]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.415       5.855         nt_SevenSegCatHL[2]
 IOLHR_292_462/DO_P                td                    1.231       7.086 r       SevenSegCatHL_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.086         SevenSegCatHL_obuf[2]/ntO
 IOBS_300_462/PAD                  td                    2.421       9.507 r       SevenSegCatHL_obuf[2]/opit_0/O
                                   net (fanout=1)        0.045       9.552         SevenSegCatHL[2] 
 D3                                                                        r       SevenSegCatHL[2] (port)

 Data arrival time                                                   9.552         Logic Levels: 4  
                                                                                   Logic: 4.451ns(74.394%), Route: 1.532ns(25.606%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ctrl/status[0]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.678       0.716 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.716         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.095       0.811 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.374       1.185         nt_rst_n         
 CLMS_279_343/RS                                                           f       ctrl/status[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.185         Logic Levels: 2  
                                                                                   Logic: 0.773ns(65.232%), Route: 0.412ns(34.768%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ctrl/status[1]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.678       0.716 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.716         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.095       0.811 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.374       1.185         nt_rst_n         
 CLMS_279_343/RS                                                           f       ctrl/status[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.185         Logic Levels: 2  
                                                                                   Logic: 0.773ns(65.232%), Route: 0.412ns(34.768%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_key_d/counter[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.678       0.716 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.716         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.095       0.811 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.374       1.185         nt_rst_n         
 CLMS_279_343/RS                                                           f       u_key_d/counter[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   1.185         Logic Levels: 2  
                                                                                   Logic: 0.773ns(65.232%), Route: 0.412ns(34.768%)
====================================================================================================

{top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_250_366/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_250_366/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_250_366/CLKB[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKB
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN
Path Group  : top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.939
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.322       2.296         _N0              
 CLMS_279_349/CLK                                                          r       u_key_d/counter[4]/opit_0_inv_AQ_perm/CLK

 CLMS_279_349/Q0                   tco                   0.125       2.421 f       u_key_d/counter[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.320       2.741         u_key_d/counter [1]
 CLMA_279_342/Y2                   td                    0.066       2.807 f       u_key_d/N44_11/LUT6_inst_perm/L6
                                   net (fanout=1)        0.161       2.968         u_key_d/_N562    
 CLMA_279_354/Y0                   td                    0.122       3.090 f       u_key_d/N44_21/LUT6_inst_perm/L6
                                   net (fanout=23)       0.228       3.318         u_key_d/N44      
 CLMS_279_349/COUT                 td                    0.198       3.516 f       u_key_d/counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.516         u_key_d/_N138    
 CLMS_279_355/COUT                 td                    0.056       3.572 f       u_key_d/counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.572         u_key_d/_N142    
 CLMS_279_361/COUT                 td                    0.056       3.628 f       u_key_d/counter[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.628         u_key_d/_N146    
 CLMS_279_367/COUT                 td                    0.046       3.674 r       u_key_d/counter[16]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.674         u_key_d/_N150    
 CLMS_279_373/CIN                                                          r       u_key_d/counter[17]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.674         Logic Levels: 6  
                                                                                   Logic: 0.669ns(48.549%), Route: 0.709ns(51.451%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.269    1001.939         _N0              
 CLMS_279_373/CLK                                                          r       u_key_d/counter[20]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.276                          
 clock uncertainty                                      -0.050    1002.226                          

 Setup time                                             -0.057    1002.169                          

 Data required time                                               1002.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.169                          
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.495                          
====================================================================================================

====================================================================================================

Startpoint  : ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : ss/addr_counter[5]/opit_0_inv_L6Q_perm/CE
Path Group  : top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.941
  Launch Clock Delay      :  2.288
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.314       2.288         _N0              
 CLMA_273_384/CLK                                                          r       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_273_384/CR2                  tco                   0.141       2.429 f       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.313       2.742         ss/clk_counter [12]
 CLMA_267_372/Y2                   td                    0.100       2.842 f       ss/N122_15/LUT6_inst_perm/L6
                                   net (fanout=2)        0.309       3.151         ss/_N589         
 CLMA_267_366/Y2                   td                    0.123       3.274 r       ss/N122_25/LUT6_inst_perm/L6
                                   net (fanout=5)        0.294       3.568         ss/N122          
 CLMA_285_367/CE                                                           r       ss/addr_counter[5]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   3.568         Logic Levels: 2  
                                                                                   Logic: 0.364ns(28.438%), Route: 0.916ns(71.562%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.271    1001.941         _N0              
 CLMA_285_367/CLK                                                          r       ss/addr_counter[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.304    1002.245                          
 clock uncertainty                                      -0.050    1002.195                          

 Setup time                                             -0.116    1002.079                          

 Data required time                                               1002.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.079                          
 Data arrival time                                                   3.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.511                          
====================================================================================================

====================================================================================================

Startpoint  : ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : ss/addr_counter[7]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.941
  Launch Clock Delay      :  2.288
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.314       2.288         _N0              
 CLMA_273_384/CLK                                                          r       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_273_384/CR2                  tco                   0.141       2.429 f       ss/clk_counter[21]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.313       2.742         ss/clk_counter [12]
 CLMA_267_372/Y2                   td                    0.100       2.842 f       ss/N122_15/LUT6_inst_perm/L6
                                   net (fanout=2)        0.309       3.151         ss/_N589         
 CLMA_267_366/Y2                   td                    0.123       3.274 r       ss/N122_25/LUT6_inst_perm/L6
                                   net (fanout=5)        0.294       3.568         ss/N122          
 CLMA_285_367/CE                                                           r       ss/addr_counter[7]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   3.568         Logic Levels: 2  
                                                                                   Logic: 0.364ns(28.438%), Route: 0.916ns(71.562%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                          1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.033    1000.033         clk              
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.271    1001.941         _N0              
 CLMA_285_367/CLK                                                          r       ss/addr_counter[7]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.304    1002.245                          
 clock uncertainty                                      -0.050    1002.195                          

 Setup time                                             -0.116    1002.079                          

 Data required time                                               1002.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.079                          
 Data arrival time                                                   3.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.511                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[3]/opit_0_inv_srl/CLK
Endpoint    : ss/anode_reg[5]/opit_0_inv_srl/D
Path Group  : top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  1.935
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.445       0.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.265       1.935         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[3]/opit_0_inv_srl/CLK

 CLMS_279_397/CR1                  tco                   0.124       2.059 f       ss/anode_reg[3]/opit_0_inv_srl/CR0
                                   net (fanout=7)        0.053       2.112         nt_anode[4]      
 CLMS_279_397/M3                                                           f       ss/anode_reg[5]/opit_0_inv_srl/D

 Data arrival time                                                   2.112         Logic Levels: 0  
                                                                                   Logic: 0.124ns(70.056%), Route: 0.053ns(29.944%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.313       2.287         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[5]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.352       1.935                          
 clock uncertainty                                       0.000       1.935                          

 Hold time                                               0.027       1.962                          

 Data required time                                                  1.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.962                          
 Data arrival time                                                   2.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : ctrl/status[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ctrl/status[1]/opit_0_inv_L6Q_perm/I5
Path Group  : top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.297
  Launch Clock Delay      :  1.945
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.445       0.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.275       1.945         _N0              
 CLMS_279_343/CLK                                                          r       ctrl/status[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_279_343/Q1                   tco                   0.103       2.048 r       ctrl/status[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=10)       0.058       2.106         status[0]        
 CLMS_279_343/A5                                                           r       ctrl/status[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.106         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.323       2.297         _N0              
 CLMS_279_343/CLK                                                          r       ctrl/status[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.352       1.945                          
 clock uncertainty                                       0.000       1.945                          

 Hold time                                              -0.014       1.931                          

 Data required time                                                  1.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.931                          
 Data arrival time                                                   2.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ss/addr_counter[4]/opit_0_inv_L6Q_perm/I3
Path Group  : top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  1.941
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.445       0.478 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_clk           
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.271       1.941         _N0              
 CLMS_273_355/CLK                                                          r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_273_355/Q0                   tco                   0.103       2.044 r       ss/addr_counter[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=10)       0.060       2.104         nt_led[0]        
 CLMS_273_355/B3                                                           r       ss/addr_counter[4]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.104         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.320       2.294         _N0              
 CLMS_273_355/CLK                                                          r       ss/addr_counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.352       1.942                          
 clock uncertainty                                       0.000       1.942                          

 Hold time                                              -0.027       1.915                          

 Data required time                                                  1.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.915                          
 Data arrival time                                                   2.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.313       2.287         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_279_397/Q0                   tco                   0.125       2.412 f       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.160       2.572         nt_anode[1]      
 CLMA_285_397/Y0                   td                    0.125       2.697 f       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.511       3.208         N0               
 CLMA_285_493/CR0                  td                    0.185       3.393 r       N6[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.316       3.709         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       4.197 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.197         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       6.047 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       6.104         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   6.104         Logic Levels: 4  
                                                                                   Logic: 2.773ns(72.649%), Route: 1.044ns(27.351%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[12] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.313       2.287         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_279_397/Q0                   tco                   0.125       2.412 f       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.160       2.572         nt_anode[1]      
 CLMA_285_397/Y0                   td                    0.125       2.697 f       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.358       3.055         N0               
 CLMA_285_433/Y0                   td                    0.104       3.159 r       N6[11]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.456       3.615         nt_SevenSegCatHL[12]
 IOLHR_292_498/DO_P                td                    0.488       4.103 r       SevenSegCatHL_obuf[12]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.103         SevenSegCatHL_obuf[12]/ntO
 IOBS_300_498/PAD                  td                    1.860       5.963 r       SevenSegCatHL_obuf[12]/opit_0/O
                                   net (fanout=1)        0.056       6.019         SevenSegCatHL[12]
 A1                                                                        r       SevenSegCatHL[12] (port)

 Data arrival time                                                   6.019         Logic Levels: 4  
                                                                                   Logic: 2.702ns(72.401%), Route: 1.030ns(27.599%)
====================================================================================================

====================================================================================================

Startpoint  : ss/anode_reg[1]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|clk (rising edge)                             0.000       0.000 r                        
 P17                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.033       0.033         clk              
 IOBD_0_162/DIN                    td                    0.521       0.554 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         clk_ibuf/ntD     
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_clk           
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=83)       0.313       2.287         _N0              
 CLMS_279_397/CLK                                                          r       ss/anode_reg[1]/opit_0_inv_srl/CLK

 CLMS_279_397/Q0                   tco                   0.125       2.412 f       ss/anode_reg[1]/opit_0_inv_srl/Q0
                                   net (fanout=7)        0.160       2.572         nt_anode[1]      
 CLMA_285_397/Y0                   td                    0.125       2.697 f       N0_4/gateop_perm/L6
                                   net (fanout=7)        0.473       3.170         N0               
 CLMA_285_469/CR0                  td                    0.185       3.355 r       N6[9]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.225       3.580         nt_SevenSegCatHL[2]
 IOLHR_292_462/DO_P                td                    0.488       4.068 r       SevenSegCatHL_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.068         SevenSegCatHL_obuf[2]/ntO
 IOBS_300_462/PAD                  td                    1.860       5.928 r       SevenSegCatHL_obuf[2]/opit_0/O
                                   net (fanout=1)        0.045       5.973         SevenSegCatHL[2] 
 D3                                                                        r       SevenSegCatHL[2] (port)

 Data arrival time                                                   5.973         Logic Levels: 4  
                                                                                   Logic: 2.783ns(75.502%), Route: 0.903ns(24.498%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ctrl/status[0]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.445       0.483 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.483         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.073       0.556 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.238       0.794         nt_rst_n         
 CLMS_279_343/RS                                                           r       ctrl/status[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.794         Logic Levels: 2  
                                                                                   Logic: 0.518ns(65.239%), Route: 0.276ns(34.761%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ctrl/status[1]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.445       0.483 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.483         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.073       0.556 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.238       0.794         nt_rst_n         
 CLMS_279_343/RS                                                           r       ctrl/status[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.794         Logic Levels: 2  
                                                                                   Logic: 0.518ns(65.239%), Route: 0.276ns(34.761%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_key_d/counter[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.038       0.038         rst_n            
 IOBS_300_324/DIN                  td                    0.445       0.483 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.483         rst_n_ibuf/ntD   
 IOLHR_292_324/DI_TO_CLK           td                    0.073       0.556 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.238       0.794         nt_rst_n         
 CLMS_279_343/RS                                                           r       u_key_d/counter[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   0.794         Logic Levels: 2  
                                                                                   Logic: 0.518ns(65.239%), Route: 0.276ns(34.761%)
====================================================================================================

{top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_250_366/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_250_366/CLKA[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_250_366/CLKB[0]     u_data_mem/data_mem/gopdrm_18k_inv/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                         
+-------------------------------------------------------------------------------------------------+
| Input      | F:/SME files/SME309/codes/SME209_codes/lab1/project/place_route/top_pnr.adf       
| Output     | F:/SME files/SME309/codes/SME209_codes/lab1/project/report_timing/top_rtp.adf     
|            | F:/SME files/SME309/codes/SME209_codes/lab1/project/report_timing/top.rtr         
|            | F:/SME files/SME309/codes/SME209_codes/lab1/project/report_timing/rtr.db          
+-------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 809 MB
Total CPU  time to report_timing completion : 0h:0m:4s
Process Total CPU  time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:18s
