# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../OpenMips.srcs/sim_1/new/openmips_min_sopc_tb.v" \

# Do not sort compile order
nosort
