

================================================================
== Vivado HLS Report for 'C_drain_IO_L2_out'
================================================================
* Date:           Sun Mar 22 14:27:48 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.519 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.170 us | 0.170 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      142|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      132|    -|
|Register             |        -|      -|       31|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       31|      274|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln738_fu_190_p2               |     +    |      0|  0|   6|           6|           1|
    |add_ln739_fu_350_p2               |     +    |      0|  0|   6|           6|           1|
    |add_ln742_1_fu_336_p2             |     +    |      0|  0|   6|           5|           1|
    |add_ln744_fu_310_p2               |     +    |      0|  0|   6|           4|           1|
    |c3_fu_282_p2                      |     +    |      0|  0|   3|           2|           1|
    |and_ln739_1_fu_226_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln739_2_fu_238_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln739_fu_214_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln742_1_fu_276_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln742_fu_270_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op47_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln738_fu_184_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln739_fu_196_p2              |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln742_fu_232_p2              |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln744_fu_220_p2              |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln750_1_fu_288_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln750_fu_208_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln742_1_fu_264_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln742_fu_244_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln744_1_fu_322_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln744_fu_316_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln739_fu_356_p3            |  select  |      0|  0|   6|           1|           1|
    |select_ln742_1_fu_302_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln742_2_fu_342_p3          |  select  |      0|  0|   5|           1|           1|
    |select_ln742_fu_250_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln744_fu_328_p3            |  select  |      0|  0|   4|           1|           1|
    |select_ln750_fu_294_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln739_fu_202_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln742_fu_258_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 142|          73|          54|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_phi_mux_tmp_V_phi_fu_175_p4   |  15|          3|   64|        192|
    |c3_0_reg_150                     |   9|          2|    2|          4|
    |fifo_C_drain_in_V_V_blk_n        |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_V_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n       |   9|          2|    1|          2|
    |indvar_flatten11_reg_139         |   9|          2|    5|         10|
    |indvar_flatten33_reg_128         |   9|          2|    6|         12|
    |indvar_flatten63_reg_117         |   9|          2|    6|         12|
    |indvar_flatten_reg_161           |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 132|         28|   93|        253|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  3|   0|    3|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |c3_0_reg_150              |  2|   0|    2|          0|
    |icmp_ln738_reg_364        |  1|   0|    1|          0|
    |indvar_flatten11_reg_139  |  5|   0|    5|          0|
    |indvar_flatten33_reg_128  |  6|   0|    6|          0|
    |indvar_flatten63_reg_117  |  6|   0|    6|          0|
    |indvar_flatten_reg_161    |  4|   0|    4|          0|
    |select_ln750_reg_373      |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 31|   0|   31|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_done                            | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |     C_drain_IO_L2_out     | return value |
|fifo_C_drain_in_V_V_dout           |  in |   64|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_empty_n        |  in |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_read           | out |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_out_V_V_din           | out |   64|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_full_n        |  in |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_write         | out |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_local_in_V_V_dout     |  in |   64|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str322, i32 0, i32 0, [1 x i8]* @p_str323, [1 x i8]* @p_str324, [1 x i8]* @p_str325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str326, [1 x i8]* @p_str327)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str315, i32 0, i32 0, [1 x i8]* @p_str316, [1 x i8]* @p_str317, [1 x i8]* @p_str318, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str319, [1 x i8]* @p_str320)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str308, i32 0, i32 0, [1 x i8]* @p_str309, [1 x i8]* @p_str310, [1 x i8]* @p_str311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str312, [1 x i8]* @p_str313)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:738]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i6 [ 0, %0 ], [ %add_ln738, %hls_label_24_end ]" [src/kernel_xilinx.cpp:738]   --->   Operation 9 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i6 [ 0, %0 ], [ %select_ln739, %hls_label_24_end ]" [src/kernel_xilinx.cpp:739]   --->   Operation 10 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i5 [ 0, %0 ], [ %select_ln742_2, %hls_label_24_end ]" [src/kernel_xilinx.cpp:742]   --->   Operation 11 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c3_0 = phi i2 [ 0, %0 ], [ %select_ln742_1, %hls_label_24_end ]" [src/kernel_xilinx.cpp:742]   --->   Operation 12 'phi' 'c3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln744, %hls_label_24_end ]" [src/kernel_xilinx.cpp:744]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.61ns)   --->   "%icmp_ln738 = icmp eq i6 %indvar_flatten63, -32" [src/kernel_xilinx.cpp:738]   --->   Operation 14 'icmp' 'icmp_ln738' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.43ns)   --->   "%add_ln738 = add i6 %indvar_flatten63, 1" [src/kernel_xilinx.cpp:738]   --->   Operation 15 'add' 'add_ln738' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln738, label %3, label %hls_label_24_begin" [src/kernel_xilinx.cpp:738]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.61ns)   --->   "%icmp_ln739 = icmp eq i6 %indvar_flatten33, 16" [src/kernel_xilinx.cpp:739]   --->   Operation 17 'icmp' 'icmp_ln739' <Predicate = (!icmp_ln738)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.12ns)   --->   "%xor_ln739 = xor i1 %icmp_ln739, true" [src/kernel_xilinx.cpp:739]   --->   Operation 18 'xor' 'xor_ln739' <Predicate = (!icmp_ln738)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%icmp_ln750 = icmp eq i2 %c3_0, 1" [src/kernel_xilinx.cpp:750]   --->   Operation 19 'icmp' 'icmp_ln750' <Predicate = (!icmp_ln738)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln750)   --->   "%and_ln739 = and i1 %icmp_ln750, %xor_ln739" [src/kernel_xilinx.cpp:739]   --->   Operation 20 'and' 'and_ln739' <Predicate = (!icmp_ln738)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%icmp_ln744 = icmp eq i4 %indvar_flatten, 4" [src/kernel_xilinx.cpp:744]   --->   Operation 21 'icmp' 'icmp_ln744' <Predicate = (!icmp_ln738)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln742_1)   --->   "%and_ln739_1 = and i1 %icmp_ln744, %xor_ln739" [src/kernel_xilinx.cpp:739]   --->   Operation 22 'and' 'and_ln739_1' <Predicate = (!icmp_ln738)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.63ns)   --->   "%icmp_ln742 = icmp eq i5 %indvar_flatten11, 8" [src/kernel_xilinx.cpp:742]   --->   Operation 23 'icmp' 'icmp_ln742' <Predicate = (!icmp_ln738)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.12ns)   --->   "%and_ln739_2 = and i1 %icmp_ln742, %xor_ln739" [src/kernel_xilinx.cpp:739]   --->   Operation 24 'and' 'and_ln739_2' <Predicate = (!icmp_ln738)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.12ns)   --->   "%or_ln742 = or i1 %and_ln739_2, %icmp_ln739" [src/kernel_xilinx.cpp:742]   --->   Operation 25 'or' 'or_ln742' <Predicate = (!icmp_ln738)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln742 = select i1 %or_ln742, i2 0, i2 %c3_0" [src/kernel_xilinx.cpp:742]   --->   Operation 26 'select' 'select_ln742' <Predicate = (!icmp_ln738)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln742_1)   --->   "%xor_ln742 = xor i1 %icmp_ln742, true" [src/kernel_xilinx.cpp:742]   --->   Operation 27 'xor' 'xor_ln742' <Predicate = (!icmp_ln738)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln742_1 = or i1 %icmp_ln739, %xor_ln742" [src/kernel_xilinx.cpp:742]   --->   Operation 28 'or' 'or_ln742_1' <Predicate = (!icmp_ln738)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln750)   --->   "%and_ln742 = and i1 %and_ln739, %or_ln742_1" [src/kernel_xilinx.cpp:742]   --->   Operation 29 'and' 'and_ln742' <Predicate = (!icmp_ln738)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln742_1 = and i1 %and_ln739_1, %or_ln742_1" [src/kernel_xilinx.cpp:742]   --->   Operation 30 'and' 'and_ln742_1' <Predicate = (!icmp_ln738)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.23ns)   --->   "%c3 = add i2 %select_ln742, 1" [src/kernel_xilinx.cpp:742]   --->   Operation 31 'add' 'c3' <Predicate = (!icmp_ln738)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.34ns)   --->   "%icmp_ln750_1 = icmp eq i2 %select_ln742, 0" [src/kernel_xilinx.cpp:750]   --->   Operation 32 'icmp' 'icmp_ln750_1' <Predicate = (!icmp_ln738)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln750 = select i1 %and_ln742_1, i1 %icmp_ln750_1, i1 %and_ln742" [src/kernel_xilinx.cpp:750]   --->   Operation 33 'select' 'select_ln750' <Predicate = (!icmp_ln738)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln742_1 = select i1 %and_ln742_1, i2 %c3, i2 %select_ln742" [src/kernel_xilinx.cpp:742]   --->   Operation 34 'select' 'select_ln742_1' <Predicate = (!icmp_ln738)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %select_ln750, label %1, label %2" [src/kernel_xilinx.cpp:750]   --->   Operation 35 'br' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.33ns)   --->   "%add_ln744 = add i4 %indvar_flatten, 1" [src/kernel_xilinx.cpp:744]   --->   Operation 36 'add' 'add_ln744' <Predicate = (!icmp_ln738)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln744)   --->   "%or_ln744 = or i1 %and_ln742_1, %and_ln739_2" [src/kernel_xilinx.cpp:744]   --->   Operation 37 'or' 'or_ln744' <Predicate = (!icmp_ln738)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln744)   --->   "%or_ln744_1 = or i1 %or_ln744, %icmp_ln739" [src/kernel_xilinx.cpp:744]   --->   Operation 38 'or' 'or_ln744_1' <Predicate = (!icmp_ln738)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln744 = select i1 %or_ln744_1, i4 1, i4 %add_ln744" [src/kernel_xilinx.cpp:744]   --->   Operation 39 'select' 'select_ln744' <Predicate = (!icmp_ln738)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.34ns)   --->   "%add_ln742_1 = add i5 %indvar_flatten11, 1" [src/kernel_xilinx.cpp:742]   --->   Operation 40 'add' 'add_ln742_1' <Predicate = (!icmp_ln738)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln742_2 = select i1 %or_ln742, i5 1, i5 %add_ln742_1" [src/kernel_xilinx.cpp:742]   --->   Operation 41 'select' 'select_ln742_2' <Predicate = (!icmp_ln738)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.43ns)   --->   "%add_ln739 = add i6 %indvar_flatten33, 1" [src/kernel_xilinx.cpp:739]   --->   Operation 42 'add' 'add_ln739' <Predicate = (!icmp_ln738)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.29ns)   --->   "%select_ln739 = select i1 %icmp_ln739, i6 1, i6 %add_ln739" [src/kernel_xilinx.cpp:739]   --->   Operation 43 'select' 'select_ln739' <Predicate = (!icmp_ln738)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 44 'speclooptripcount' 'empty_92' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [src/kernel_xilinx.cpp:746]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:747]   --->   Operation 46 'specpipeline' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.45ns)   --->   "%tmp_V_6 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_in_V_V)" [src/kernel_xilinx.cpp:753]   --->   Operation 47 'read' 'tmp_V_6' <Predicate = (!icmp_ln738 & !select_ln750)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 48 [1/1] (0.60ns)   --->   "br label %hls_label_24_end"   --->   Operation 48 'br' <Predicate = (!icmp_ln738 & !select_ln750)> <Delay = 0.60>
ST_3 : Operation 49 [1/1] (1.45ns)   --->   "%tmp_V_5 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_local_in_V_V)" [src/kernel_xilinx.cpp:751]   --->   Operation 49 'read' 'tmp_V_5' <Predicate = (!icmp_ln738 & select_ln750)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 50 [1/1] (0.60ns)   --->   "br label %hls_label_24_end" [src/kernel_xilinx.cpp:752]   --->   Operation 50 'br' <Predicate = (!icmp_ln738 & select_ln750)> <Delay = 0.60>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_V = phi i64 [ %tmp_V_5, %1 ], [ %tmp_V_6, %2 ]"   --->   Operation 51 'phi' 'tmp_V' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_C_drain_out_V_V, i64 %tmp_V)" [src/kernel_xilinx.cpp:755]   --->   Operation 52 'write' <Predicate = (!icmp_ln738)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp)" [src/kernel_xilinx.cpp:757]   --->   Operation 53 'specregionend' 'empty' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:746]   --->   Operation 54 'br' <Predicate = (!icmp_ln738)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:761]   --->   Operation 55 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
br_ln738           (br               ) [ 01110]
indvar_flatten63   (phi              ) [ 00100]
indvar_flatten33   (phi              ) [ 00100]
indvar_flatten11   (phi              ) [ 00100]
c3_0               (phi              ) [ 00100]
indvar_flatten     (phi              ) [ 00100]
icmp_ln738         (icmp             ) [ 00110]
add_ln738          (add              ) [ 01110]
br_ln738           (br               ) [ 00000]
icmp_ln739         (icmp             ) [ 00000]
xor_ln739          (xor              ) [ 00000]
icmp_ln750         (icmp             ) [ 00000]
and_ln739          (and              ) [ 00000]
icmp_ln744         (icmp             ) [ 00000]
and_ln739_1        (and              ) [ 00000]
icmp_ln742         (icmp             ) [ 00000]
and_ln739_2        (and              ) [ 00000]
or_ln742           (or               ) [ 00000]
select_ln742       (select           ) [ 00000]
xor_ln742          (xor              ) [ 00000]
or_ln742_1         (or               ) [ 00000]
and_ln742          (and              ) [ 00000]
and_ln742_1        (and              ) [ 00000]
c3                 (add              ) [ 00000]
icmp_ln750_1       (icmp             ) [ 00000]
select_ln750       (select           ) [ 00110]
select_ln742_1     (select           ) [ 01110]
br_ln750           (br               ) [ 00000]
add_ln744          (add              ) [ 00000]
or_ln744           (or               ) [ 00000]
or_ln744_1         (or               ) [ 00000]
select_ln744       (select           ) [ 01110]
add_ln742_1        (add              ) [ 00000]
select_ln742_2     (select           ) [ 01110]
add_ln739          (add              ) [ 00000]
select_ln739       (select           ) [ 01110]
empty_92           (speclooptripcount) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln747 (specpipeline     ) [ 00000]
tmp_V_6            (read             ) [ 00000]
br_ln0             (br               ) [ 00000]
tmp_V_5            (read             ) [ 00000]
br_ln752           (br               ) [ 00000]
tmp_V              (phi              ) [ 00000]
write_ln755        (write            ) [ 00000]
empty              (specregionend    ) [ 00000]
br_ln746           (br               ) [ 01110]
ret_ln761          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_local_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_V_6_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_6/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_V_5_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_5/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln755_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln755/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="indvar_flatten63_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="1"/>
<pin id="119" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten63 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten63_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten63/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="indvar_flatten33_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="1"/>
<pin id="130" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten33 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten33_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten33/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="indvar_flatten11_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten11_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="c3_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="1"/>
<pin id="152" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="c3_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="indvar_flatten_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="indvar_flatten_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_V_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_V_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="64" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln738_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln738/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln738_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln738/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln739_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln739/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln739_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln739/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln750_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln750/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="and_ln739_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln739/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln744_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln744/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="and_ln739_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln739_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln742_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="5" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln742/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln739_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln739_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln742_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln742/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln742_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="0" index="2" bw="2" slack="0"/>
<pin id="254" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln742/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln742_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln742/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln742_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln742_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln742_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln742/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln742_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln742_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="c3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln750_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln750_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln750_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln750/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln742_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="2" slack="0"/>
<pin id="305" dir="0" index="2" bw="2" slack="0"/>
<pin id="306" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln742_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln744_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln744/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln744_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln744/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln744_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln744_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln744_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln744/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln742_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln742_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln742_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln742_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln739_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln739/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln739_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln739/2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln738_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln738 "/>
</bind>
</comp>

<comp id="368" class="1005" name="add_ln738_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln738 "/>
</bind>
</comp>

<comp id="373" class="1005" name="select_ln750_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln750 "/>
</bind>
</comp>

<comp id="377" class="1005" name="select_ln742_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln742_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="select_ln744_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln744 "/>
</bind>
</comp>

<comp id="387" class="1005" name="select_ln742_2_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln742_2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="select_ln739_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln739 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="92" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="92" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="94" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="181"><net_src comp="104" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="98" pin="2"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="4"/><net_sink comp="110" pin=2"/></net>

<net id="188"><net_src comp="121" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="60" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="121" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="132" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="154" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="202" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="165" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="202" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="143" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="72" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="202" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="196" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="154" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="232" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="196" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="214" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="226" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="250" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="250" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="276" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="270" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="276" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="282" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="250" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="165" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="276" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="238" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="196" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="74" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="310" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="143" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="76" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="244" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="336" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="132" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="196" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="62" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="184" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="190" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="376"><net_src comp="294" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="302" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="385"><net_src comp="328" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="390"><net_src comp="342" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="395"><net_src comp="356" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_out_V_V | {3 }
 - Input state : 
	Port: C_drain_IO_L2_out : fifo_C_drain_in_V_V | {3 }
	Port: C_drain_IO_L2_out : fifo_C_drain_local_in_V_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln738 : 1
		add_ln738 : 1
		br_ln738 : 2
		icmp_ln739 : 1
		xor_ln739 : 2
		icmp_ln750 : 1
		and_ln739 : 2
		icmp_ln744 : 1
		and_ln739_1 : 2
		icmp_ln742 : 1
		and_ln739_2 : 2
		or_ln742 : 2
		select_ln742 : 2
		xor_ln742 : 2
		or_ln742_1 : 2
		and_ln742 : 2
		and_ln742_1 : 2
		c3 : 3
		icmp_ln750_1 : 3
		select_ln750 : 4
		select_ln742_1 : 4
		br_ln750 : 5
		add_ln744 : 1
		or_ln744 : 2
		or_ln744_1 : 2
		select_ln744 : 2
		add_ln742_1 : 1
		select_ln742_2 : 2
		add_ln739 : 1
		select_ln739 : 2
	State 3
		tmp_V : 1
		write_ln755 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln738_fu_184    |    0    |    11   |
|          |     icmp_ln739_fu_196    |    0    |    11   |
|   icmp   |     icmp_ln750_fu_208    |    0    |    8    |
|          |     icmp_ln744_fu_220    |    0    |    9    |
|          |     icmp_ln742_fu_232    |    0    |    11   |
|          |    icmp_ln750_1_fu_288   |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |     add_ln738_fu_190     |    0    |    6    |
|          |         c3_fu_282        |    0    |    3    |
|    add   |     add_ln744_fu_310     |    0    |    6    |
|          |    add_ln742_1_fu_336    |    0    |    6    |
|          |     add_ln739_fu_350     |    0    |    6    |
|----------|--------------------------|---------|---------|
|          |    select_ln742_fu_250   |    0    |    2    |
|          |    select_ln750_fu_294   |    0    |    2    |
|  select  |   select_ln742_1_fu_302  |    0    |    2    |
|          |    select_ln744_fu_328   |    0    |    4    |
|          |   select_ln742_2_fu_342  |    0    |    5    |
|          |    select_ln739_fu_356   |    0    |    6    |
|----------|--------------------------|---------|---------|
|          |     and_ln739_fu_214     |    0    |    2    |
|          |    and_ln739_1_fu_226    |    0    |    2    |
|    and   |    and_ln739_2_fu_238    |    0    |    2    |
|          |     and_ln742_fu_270     |    0    |    2    |
|          |    and_ln742_1_fu_276    |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |      or_ln742_fu_244     |    0    |    2    |
|    or    |     or_ln742_1_fu_264    |    0    |    2    |
|          |      or_ln744_fu_316     |    0    |    2    |
|          |     or_ln744_1_fu_322    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln739_fu_202     |    0    |    2    |
|          |     xor_ln742_fu_258     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_V_6_read_fu_98    |    0    |    0    |
|          |    tmp_V_5_read_fu_104   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln755_write_fu_110 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   128   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln738_reg_368   |    6   |
|      c3_0_reg_150      |    2   |
|   icmp_ln738_reg_364   |    1   |
|indvar_flatten11_reg_139|    5   |
|indvar_flatten33_reg_128|    6   |
|indvar_flatten63_reg_117|    6   |
| indvar_flatten_reg_161 |    4   |
|  select_ln739_reg_392  |    6   |
| select_ln742_1_reg_377 |    2   |
| select_ln742_2_reg_387 |    5   |
|  select_ln744_reg_382  |    4   |
|  select_ln750_reg_373  |    1   |
|      tmp_V_reg_172     |   64   |
+------------------------+--------+
|          Total         |   112  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   128  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   112  |    -   |
+-----------+--------+--------+
|   Total   |   112  |   128  |
+-----------+--------+--------+
