

================================================================
== Synthesis Summary Report of 'myproject'
================================================================
+ General Information: 
    * Date:           Sat Jul 22 16:09:45 2023
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        myproject_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg225-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+----------+------------+-------------+--------------+-----+
    |                                    Modules                                    |  Issue |       | Latency | Latency | Iteration|         | Trip |          |          |            |             |              |     |
    |                                    & Loops                                    |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |     DSP    |      FF     |      LUT     | URAM|
    +-------------------------------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+----------+------------+-------------+--------------+-----+
    |+ myproject                                                                    |  Timing|  -0.32|       38|  126.540|         -|        2|     -|       yes|  16 (16%)|  177 (268%)|  24123 (83%)|  28553 (198%)|    -|
    | + grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_186   |  Timing|  -0.24|        9|   29.970|         -|        2|     -|       yes|         -|  119 (180%)|  18020 (62%)|  23978 (166%)|    -|
    | + grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s_fu_192      |      II|   0.33|        1|    3.330|         -|        1|     -|       yes|         -|           -|    205 (~0%)|      336 (2%)|    -|
    | + grp_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_202  |  Timing|  -0.22|        5|   16.650|         -|        2|     -|       yes|         -|    42 (63%)|    1676 (5%)|    1735 (12%)|    -|
    | + grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_212    |  Timing|  -0.32|       20|   66.600|         -|        1|     -|       yes|  16 (16%)|    16 (24%)|   3798 (13%)|    2471 (17%)|    -|
    +-------------------------------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+----------+------------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+---------------+---------+----------+
| Interface     | Mode    | Bitwidth |
+---------------+---------+----------+
| fc1_input     | ap_none | 2192     |
| layer7_out_0  | ap_none | 16       |
| layer7_out_1  | ap_none | 16       |
| layer7_out_10 | ap_none | 16       |
| layer7_out_11 | ap_none | 16       |
| layer7_out_12 | ap_none | 16       |
| layer7_out_13 | ap_none | 16       |
| layer7_out_14 | ap_none | 16       |
| layer7_out_15 | ap_none | 16       |
| layer7_out_2  | ap_none | 16       |
| layer7_out_3  | ap_none | 16       |
| layer7_out_4  | ap_none | 16       |
| layer7_out_5  | ap_none | 16       |
| layer7_out_6  | ap_none | 16       |
| layer7_out_7  | ap_none | 16       |
| layer7_out_8  | ap_none | 16       |
| layer7_out_9  | ap_none | 16       |
+---------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------------------------------+
| Argument   | Direction | Datatype                             |
+------------+-----------+--------------------------------------+
| fc1_input  | in        | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>*  |
| layer7_out | out       | ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>* |
+------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+------------+----------------------+---------+
| Argument   | HW Name              | HW Type |
+------------+----------------------+---------+
| fc1_input  | fc1_input            | port    |
| layer7_out | layer7_out_0         | port    |
| layer7_out | layer7_out_0_ap_vld  | port    |
| layer7_out | layer7_out_1         | port    |
| layer7_out | layer7_out_1_ap_vld  | port    |
| layer7_out | layer7_out_2         | port    |
| layer7_out | layer7_out_2_ap_vld  | port    |
| layer7_out | layer7_out_3         | port    |
| layer7_out | layer7_out_3_ap_vld  | port    |
| layer7_out | layer7_out_4         | port    |
| layer7_out | layer7_out_4_ap_vld  | port    |
| layer7_out | layer7_out_5         | port    |
| layer7_out | layer7_out_5_ap_vld  | port    |
| layer7_out | layer7_out_6         | port    |
| layer7_out | layer7_out_6_ap_vld  | port    |
| layer7_out | layer7_out_7         | port    |
| layer7_out | layer7_out_7_ap_vld  | port    |
| layer7_out | layer7_out_8         | port    |
| layer7_out | layer7_out_8_ap_vld  | port    |
| layer7_out | layer7_out_9         | port    |
| layer7_out | layer7_out_9_ap_vld  | port    |
| layer7_out | layer7_out_10        | port    |
| layer7_out | layer7_out_10_ap_vld | port    |
| layer7_out | layer7_out_11        | port    |
| layer7_out | layer7_out_11_ap_vld | port    |
| layer7_out | layer7_out_12        | port    |
| layer7_out | layer7_out_12_ap_vld | port    |
| layer7_out | layer7_out_13        | port    |
| layer7_out | layer7_out_13_ap_vld | port    |
| layer7_out | layer7_out_14        | port    |
| layer7_out | layer7_out_14_ap_vld | port    |
| layer7_out | layer7_out_15        | port    |
| layer7_out | layer7_out_15_ap_vld | port    |
+------------+----------------------+---------+


================================================================
== M_AXI Burst Information
================================================================

