{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672376913481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672376913481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:08:31 2022 " "Processing started: Fri Dec 30 13:08:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672376913481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376913481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376913481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672376914722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672376914722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376928562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectpart2.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectpart2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectPart2 " "Found entity 1: FinalProjectPart2" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376928562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputnumber.v 1 1 " "Found 1 design units, including 1 entities, in source file inputnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputnumber " "Found entity 1: inputnumber" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376928577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixDisplay " "Found entity 1: DotMatrixDisplay" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376928577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_dot_matrix " "Found entity 1: clk_div_dot_matrix" {  } { { "clk_div_dot_matrix.v" "" { Text "C:/Verilog/FinalProject/clk_div_dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376928593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file absevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABSevenDisplay " "Found entity 1: ABSevenDisplay" {  } { { "ABSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/ABSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376928593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbersevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file numbersevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumberSevenDisplay " "Found entity 1: NumberSevenDisplay" {  } { { "NumberSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/NumberSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376928609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928609 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(33) " "Verilog HDL Instantiation warning at FinalProject.v(33): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672376928609 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(36) " "Verilog HDL Instantiation warning at FinalProject.v(36): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672376928609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672376928709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputnumber inputnumber:inNum " "Elaborating entity \"inputnumber\" for hierarchy \"inputnumber:inNum\"" {  } { { "FinalProject.v" "inNum" { Text "C:/Verilog/FinalProject/FinalProject.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376928709 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inputnumber.v(16) " "Verilog HDL Case Statement information at inputnumber.v(16): all case item expressions in this case statement are onehot" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672376928709 "|FinalProject|inputnumber:inNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProjectPart2 FinalProjectPart2:FP2 " "Elaborating entity \"FinalProjectPart2\" for hierarchy \"FinalProjectPart2:FP2\"" {  } { { "FinalProject.v" "FP2" { Text "C:/Verilog/FinalProject/FinalProject.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376928709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FinalProjectPart2.v(34) " "Verilog HDL assignment warning at FinalProjectPart2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer FinalProjectPart2.v(28) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(28): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lockAns FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"lockAns\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A0 FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"A0\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(69) " "Verilog HDL Case Statement information at FinalProjectPart2.v(69): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(94) " "Verilog HDL Case Statement information at FinalProjectPart2.v(94): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(129) " "Verilog HDL Case Statement information at FinalProjectPart2.v(129): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[0\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[0\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[1\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[1\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[2\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[2\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[3\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[3\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lockAns FinalProjectPart2.v(37) " "Inferred latch for \"lockAns\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[0\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[1\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[2\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[3\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[4\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[5\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[6\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[7\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[8\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[8\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[9\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[9\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[10\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[10\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928724 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[11\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[11\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928740 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[12\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[12\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928740 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[13\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[13\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928740 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[14\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[14\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928740 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[15\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[15\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376928740 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_dot_matrix clk_div_dot_matrix:div_clk " "Elaborating entity \"clk_div_dot_matrix\" for hierarchy \"clk_div_dot_matrix:div_clk\"" {  } { { "FinalProject.v" "div_clk" { Text "C:/Verilog/FinalProject/FinalProject.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376928840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay DotMatrixDisplay:dot " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"DotMatrixDisplay:dot\"" {  } { { "FinalProject.v" "dot" { Text "C:/Verilog/FinalProject/FinalProject.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376928840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixDisplay.v(54) " "Verilog HDL assignment warning at DotMatrixDisplay.v(54): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672376928840 "|FinalProject|DotMatrixDisplay:dot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABSevenDisplay ABSevenDisplay:comb_3 " "Elaborating entity \"ABSevenDisplay\" for hierarchy \"ABSevenDisplay:comb_3\"" {  } { { "FinalProject.v" "comb_3" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376928840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumberSevenDisplay NumberSevenDisplay:comb_4 " "Elaborating entity \"NumberSevenDisplay\" for hierarchy \"NumberSevenDisplay:comb_4\"" {  } { { "FinalProject.v" "comb_4" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376928856 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod4\"" {  } { { "FinalProjectPart2.v" "Mod4" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376929464 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod1\"" {  } { { "FinalProjectPart2.v" "Mod1" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376929464 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod5\"" {  } { { "FinalProjectPart2.v" "Mod5" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376929464 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod2\"" {  } { { "FinalProjectPart2.v" "Mod2" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376929464 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod6\"" {  } { { "FinalProjectPart2.v" "Mod6" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376929464 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod3\"" {  } { { "FinalProjectPart2.v" "Mod3" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376929464 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod0\"" {  } { { "FinalProjectPart2.v" "Mod0" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376929464 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1672376929464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProjectPart2:FP2\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"FinalProjectPart2:FP2\|lpm_divide:Mod4\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376929564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProjectPart2:FP2\|lpm_divide:Mod4 " "Instantiated megafunction \"FinalProjectPart2:FP2\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672376929564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672376929564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672376929564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672376929564 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672376929564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Verilog/FinalProject/db/lpm_divide_42m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376929643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376929643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Verilog/FinalProject/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376929696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376929696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Verilog/FinalProject/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376929727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376929727 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A1\[0\] FinalProjectPart2:FP2\|A1\[0\]~_emulated FinalProjectPart2:FP2\|A1\[0\]~1 " "Register \"FinalProjectPart2:FP2\|A1\[0\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A1\[0\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A1\[0\]~1\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A1\[1\] FinalProjectPart2:FP2\|A1\[1\]~_emulated FinalProjectPart2:FP2\|A1\[1\]~5 " "Register \"FinalProjectPart2:FP2\|A1\[1\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A1\[1\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A1\[1\]~5\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A1\[2\] FinalProjectPart2:FP2\|A1\[2\]~_emulated FinalProjectPart2:FP2\|A1\[2\]~9 " "Register \"FinalProjectPart2:FP2\|A1\[2\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A1\[2\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A1\[2\]~9\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A1\[3\] FinalProjectPart2:FP2\|A1\[3\]~_emulated FinalProjectPart2:FP2\|A1\[3\]~13 " "Register \"FinalProjectPart2:FP2\|A1\[3\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A1\[3\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A1\[3\]~13\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A2\[0\] FinalProjectPart2:FP2\|A2\[0\]~_emulated FinalProjectPart2:FP2\|A2\[0\]~1 " "Register \"FinalProjectPart2:FP2\|A2\[0\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A2\[0\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A2\[0\]~1\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A2\[1\] FinalProjectPart2:FP2\|A2\[1\]~_emulated FinalProjectPart2:FP2\|A2\[1\]~5 " "Register \"FinalProjectPart2:FP2\|A2\[1\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A2\[1\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A2\[1\]~5\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A2\[2\] FinalProjectPart2:FP2\|A2\[2\]~_emulated FinalProjectPart2:FP2\|A2\[2\]~9 " "Register \"FinalProjectPart2:FP2\|A2\[2\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A2\[2\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A2\[2\]~9\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A2\[3\] FinalProjectPart2:FP2\|A2\[3\]~_emulated FinalProjectPart2:FP2\|A2\[3\]~13 " "Register \"FinalProjectPart2:FP2\|A2\[3\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A2\[3\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A2\[3\]~13\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A3\[0\] FinalProjectPart2:FP2\|A3\[0\]~_emulated FinalProjectPart2:FP2\|A3\[0\]~1 " "Register \"FinalProjectPart2:FP2\|A3\[0\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A3\[0\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A3\[0\]~1\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A3\[1\] FinalProjectPart2:FP2\|A3\[1\]~_emulated FinalProjectPart2:FP2\|A3\[1\]~5 " "Register \"FinalProjectPart2:FP2\|A3\[1\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A3\[1\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A3\[1\]~5\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A3\[2\] FinalProjectPart2:FP2\|A3\[2\]~_emulated FinalProjectPart2:FP2\|A3\[2\]~9 " "Register \"FinalProjectPart2:FP2\|A3\[2\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A3\[2\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A3\[2\]~9\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A3\[3\] FinalProjectPart2:FP2\|A3\[3\]~_emulated FinalProjectPart2:FP2\|A3\[3\]~13 " "Register \"FinalProjectPart2:FP2\|A3\[3\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A3\[3\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A3\[3\]~13\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376930044 "|FinalProject|FinalProjectPart2:FP2|A3[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1672376930044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672376930902 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672376937586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672376937856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376937856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672376938055 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672376938055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "366 " "Implemented 366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672376938055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672376938055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672376938086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:08:58 2022 " "Processing ended: Fri Dec 30 13:08:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672376938086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672376938086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672376938086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376938086 ""}
