

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
================================================================
* Date:           Fri Feb 10 13:40:23 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.302 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20004|    20004|  0.200 ms|  0.200 ms|  20004|  20004|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_INIT_MAT_C_COLS_INIT  |    20002|    20002|         4|          1|          1|  20000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     89|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      53|    161|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_8ns_8ns_15_4_1_U11  |mac_muladd_7ns_8ns_8ns_15_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_94_p2      |         +|   0|  0|  20|          15|           1|
    |add_ln47_fu_106_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln49_fu_138_p2       |         +|   0|  0|  15|           8|           1|
    |icmp_ln47_fu_88_p2       |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln49_fu_112_p2      |      icmp|   0|  0|  11|           8|           7|
    |select_ln47_1_fu_126_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln47_fu_118_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  89|          56|          35|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                 |   9|          2|    8|         16|
    |i_fu_48                                 |   9|          2|    7|         14|
    |indvar_flatten13_fu_52                  |   9|          2|   15|         30|
    |j_fu_44                                 |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_fu_48                            |   7|   0|    7|          0|
    |indvar_flatten13_fu_52             |  15|   0|   15|          0|
    |j_fu_44                            |   8|   0|    8|          0|
    |select_ln47_reg_200                |   8|   0|    8|          0|
    |select_ln47_reg_200_pp0_iter1_reg  |   8|   0|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  53|   0|   53|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|MatC_V_address0  |  out|   15|   ap_memory|                                                MatC_V|         array|
|MatC_V_ce0       |  out|    1|   ap_memory|                                                MatC_V|         array|
|MatC_V_we0       |  out|    1|   ap_memory|                                                MatC_V|         array|
|MatC_V_d0        |  out|   16|   ap_memory|                                                MatC_V|         array|
+-----------------+-----+-----+------------+------------------------------------------------------+--------------+

