/* File autogenerated with svd2groov */
#pragma once

#include <cstdint>

namespace stm32::stm32u5xx {
namespace adc1 { inline constexpr std::uint32_t ADC1_BASE = 0x4202'8000; } // namespace adc1
namespace adc4 { inline constexpr std::uint32_t ADC4_BASE = 0x4602'1000; } // namespace adc4
namespace adf1 { inline constexpr std::uint32_t ADF1_BASE = 0x4602'4000; } // namespace adf1
namespace aes { inline constexpr std::uint32_t AES_BASE = 0x420c'0000; } // namespace aes
namespace comp { inline constexpr std::uint32_t COMP_BASE = 0x4600'5400; } // namespace comp
namespace cordic { inline constexpr std::uint32_t CORDIC_BASE = 0x4002'1000; } // namespace cordic
namespace crc { inline constexpr std::uint32_t CRC_BASE = 0x4002'3000; } // namespace crc
namespace crs { inline constexpr std::uint32_t CRS_BASE = 0x4000'6000; } // namespace crs
namespace dac1 { inline constexpr std::uint32_t DAC1_BASE = 0x4602'1800; } // namespace dac1
namespace dbgmcu { inline constexpr std::uint32_t DBGMCU_BASE = 0xe004'4000; } // namespace dbgmcu
namespace dcache { inline constexpr std::uint32_t DCACHE_BASE = 0x4003'1400; } // namespace dcache
namespace dcmi { inline constexpr std::uint32_t DCMI_BASE = 0x4202'c000; } // namespace dcmi
namespace dlybos1 { inline constexpr std::uint32_t DLYBOS1_BASE = 0x420c'f000; } // namespace dlybos1
namespace dlybos2 { inline constexpr std::uint32_t DLYBOS2_BASE = 0x420c'f400; } // namespace dlybos2
namespace dlybsd1 { inline constexpr std::uint32_t DLYBSD1_BASE = 0x420c'8400; } // namespace dlybsd1
namespace dlybsd2 { inline constexpr std::uint32_t DLYBSD2_BASE = 0x420c'8800; } // namespace dlybsd2
namespace dma2d { inline constexpr std::uint32_t DMA2D_BASE = 0x4002'b000; } // namespace dma2d
namespace exti { inline constexpr std::uint32_t EXTI_BASE = 0x4602'2000; } // namespace exti
namespace fdcan1 { inline constexpr std::uint32_t FDCAN1_BASE = 0x4000'a400; } // namespace fdcan1
namespace fdcan1_ram { inline constexpr std::uint32_t FDCAN1_RAM_BASE = 0x4000'ac00; } // namespace fdcan1_ram
namespace flash { inline constexpr std::uint32_t FLASH_BASE = 0x4002'2000; } // namespace flash
namespace fmac { inline constexpr std::uint32_t FMAC_BASE = 0x4002'1400; } // namespace fmac
namespace fmc { inline constexpr std::uint32_t FMC_BASE = 0x420d'0400; } // namespace fmc
namespace gpdma1 { inline constexpr std::uint32_t GPDMA1_BASE = 0x4002'0000; } // namespace gpdma1
namespace gpioa { inline constexpr std::uint32_t GPIOA_BASE = 0x4202'0000; } // namespace gpioa
namespace gpiob { inline constexpr std::uint32_t GPIOB_BASE = 0x4202'0400; } // namespace gpiob
namespace gpioc { inline constexpr std::uint32_t GPIOC_BASE = 0x4202'0800; } // namespace gpioc
namespace gpiod { inline constexpr std::uint32_t GPIOD_BASE = 0x4202'0c00; } // namespace gpiod
namespace gpioe { inline constexpr std::uint32_t GPIOE_BASE = 0x4202'1000; } // namespace gpioe
namespace gpiof { inline constexpr std::uint32_t GPIOF_BASE = 0x4202'1400; } // namespace gpiof
namespace gpiog { inline constexpr std::uint32_t GPIOG_BASE = 0x4202'1800; } // namespace gpiog
namespace gpioh { inline constexpr std::uint32_t GPIOH_BASE = 0x4202'1c00; } // namespace gpioh
namespace gpioi { inline constexpr std::uint32_t GPIOI_BASE = 0x4202'2000; } // namespace gpioi
namespace gtzc1_mpcbb1 { inline constexpr std::uint32_t GTZC1_MPCBB1_BASE = 0x4003'2c00; } // namespace gtzc1_mpcbb1
namespace gtzc1_mpcbb2 { inline constexpr std::uint32_t GTZC1_MPCBB2_BASE = 0x4003'3000; } // namespace gtzc1_mpcbb2
namespace gtzc1_mpcbb3 { inline constexpr std::uint32_t GTZC1_MPCBB3_BASE = 0x4003'3400; } // namespace gtzc1_mpcbb3
namespace gtzc1_tzic { inline constexpr std::uint32_t GTZC1_TZIC_BASE = 0x4003'2800; } // namespace gtzc1_tzic
namespace gtzc1_tzsc { inline constexpr std::uint32_t GTZC1_TZSC_BASE = 0x4003'2400; } // namespace gtzc1_tzsc
namespace gtzc2_mpcbb4 { inline constexpr std::uint32_t GTZC2_MPCBB4_BASE = 0x4602'3800; } // namespace gtzc2_mpcbb4
namespace gtzc2_tzic { inline constexpr std::uint32_t GTZC2_TZIC_BASE = 0x4602'3400; } // namespace gtzc2_tzic
namespace gtzc2_tzsc { inline constexpr std::uint32_t GTZC2_TZSC_BASE = 0x4602'3000; } // namespace gtzc2_tzsc
namespace hash { inline constexpr std::uint32_t HASH_BASE = 0x420c'0400; } // namespace hash
namespace i2c1 { inline constexpr std::uint32_t I2C1_BASE = 0x4000'5400; } // namespace i2c1
namespace i2c2 { inline constexpr std::uint32_t I2C2_BASE = 0x4000'5800; } // namespace i2c2
namespace i2c3 { inline constexpr std::uint32_t I2C3_BASE = 0x4600'2800; } // namespace i2c3
namespace i2c4 { inline constexpr std::uint32_t I2C4_BASE = 0x4000'8400; } // namespace i2c4
namespace icache { inline constexpr std::uint32_t ICACHE_BASE = 0x4003'0400; } // namespace icache
namespace iwdg { inline constexpr std::uint32_t IWDG_BASE = 0x4000'3000; } // namespace iwdg
namespace lpdma1 { inline constexpr std::uint32_t LPDMA1_BASE = 0x4602'5000; } // namespace lpdma1
namespace lpgpio1 { inline constexpr std::uint32_t LPGPIO1_BASE = 0x4602'0000; } // namespace lpgpio1
namespace lptim1 { inline constexpr std::uint32_t LPTIM1_BASE = 0x4600'4400; } // namespace lptim1
namespace lptim2 { inline constexpr std::uint32_t LPTIM2_BASE = 0x4000'9400; } // namespace lptim2
namespace lptim3 { inline constexpr std::uint32_t LPTIM3_BASE = 0x4600'4800; } // namespace lptim3
namespace lptim4 { inline constexpr std::uint32_t LPTIM4_BASE = 0x4600'4c00; } // namespace lptim4
namespace lpuart1 { inline constexpr std::uint32_t LPUART1_BASE = 0x4600'2400; } // namespace lpuart1
namespace mdf1 { inline constexpr std::uint32_t MDF1_BASE = 0x4002'5000; } // namespace mdf1
namespace octospi1 { inline constexpr std::uint32_t OCTOSPI1_BASE = 0x420d'1400; } // namespace octospi1
namespace octospi2 { inline constexpr std::uint32_t OCTOSPI2_BASE = 0x420d'2400; } // namespace octospi2
namespace octospim { inline constexpr std::uint32_t OCTOSPIM_BASE = 0x420c'4000; } // namespace octospim
namespace opamp { inline constexpr std::uint32_t OPAMP_BASE = 0x4600'5000; } // namespace opamp
namespace otfdec1 { inline constexpr std::uint32_t OTFDEC1_BASE = 0x420c'5000; } // namespace otfdec1
namespace otfdec2 { inline constexpr std::uint32_t OTFDEC2_BASE = 0x420c'5400; } // namespace otfdec2
namespace otg_fs { inline constexpr std::uint32_t OTG_FS_BASE = 0x4203'8000; } // namespace otg_fs
namespace pka { inline constexpr std::uint32_t PKA_BASE = 0x420c'2000; } // namespace pka
namespace pssi { inline constexpr std::uint32_t PSSI_BASE = 0x4202'c400; } // namespace pssi
namespace pwr { inline constexpr std::uint32_t PWR_BASE = 0x4602'0800; } // namespace pwr
namespace ramcfg { inline constexpr std::uint32_t RAMCFG_BASE = 0x4002'6000; } // namespace ramcfg
namespace rcc { inline constexpr std::uint32_t RCC_BASE = 0x4602'0c00; } // namespace rcc
namespace rng { inline constexpr std::uint32_t RNG_BASE = 0x420c'0800; } // namespace rng
namespace rtc { inline constexpr std::uint32_t RTC_BASE = 0x4600'7800; } // namespace rtc
namespace saes { inline constexpr std::uint32_t SAES_BASE = 0x420c'0c00; } // namespace saes
namespace sai1 { inline constexpr std::uint32_t SAI1_BASE = 0x4001'5400; } // namespace sai1
namespace sai2 { inline constexpr std::uint32_t SAI2_BASE = 0x4001'5800; } // namespace sai2
namespace sdmmc1 { inline constexpr std::uint32_t SDMMC1_BASE = 0x420c'8000; } // namespace sdmmc1
namespace sdmmc2 { inline constexpr std::uint32_t SDMMC2_BASE = 0x420c'8c00; } // namespace sdmmc2
namespace sec_adc1 { inline constexpr std::uint32_t SEC_ADC1_BASE = 0x5202'8000; } // namespace sec_adc1
namespace sec_adc4 { inline constexpr std::uint32_t SEC_ADC4_BASE = 0x5602'1000; } // namespace sec_adc4
namespace sec_adf1 { inline constexpr std::uint32_t SEC_ADF1_BASE = 0x5602'4000; } // namespace sec_adf1
namespace sec_aes { inline constexpr std::uint32_t SEC_AES_BASE = 0x520c'0000; } // namespace sec_aes
namespace sec_comp { inline constexpr std::uint32_t SEC_COMP_BASE = 0x5600'5400; } // namespace sec_comp
namespace sec_cordic { inline constexpr std::uint32_t SEC_CORDIC_BASE = 0x5002'1000; } // namespace sec_cordic
namespace sec_crc { inline constexpr std::uint32_t SEC_CRC_BASE = 0x5002'3000; } // namespace sec_crc
namespace sec_crs { inline constexpr std::uint32_t SEC_CRS_BASE = 0x5000'6000; } // namespace sec_crs
namespace sec_dac1 { inline constexpr std::uint32_t SEC_DAC1_BASE = 0x5602'1800; } // namespace sec_dac1
namespace sec_dcache { inline constexpr std::uint32_t SEC_DCACHE_BASE = 0x5003'1400; } // namespace sec_dcache
namespace sec_dcmi { inline constexpr std::uint32_t SEC_DCMI_BASE = 0x5202'c000; } // namespace sec_dcmi
namespace sec_dlybos1 { inline constexpr std::uint32_t SEC_DLYBOS1_BASE = 0x520c'f000; } // namespace sec_dlybos1
namespace sec_dlybos2 { inline constexpr std::uint32_t SEC_DLYBOS2_BASE = 0x520c'f400; } // namespace sec_dlybos2
namespace sec_dlybsd1 { inline constexpr std::uint32_t SEC_DLYBSD1_BASE = 0x520c'8400; } // namespace sec_dlybsd1
namespace sec_dlybsd2 { inline constexpr std::uint32_t SEC_DLYBSD2_BASE = 0x520c'8800; } // namespace sec_dlybsd2
namespace sec_dma2d { inline constexpr std::uint32_t SEC_DMA2D_BASE = 0x5002'b000; } // namespace sec_dma2d
namespace sec_exti { inline constexpr std::uint32_t SEC_EXTI_BASE = 0x5602'2000; } // namespace sec_exti
namespace sec_fdcan1 { inline constexpr std::uint32_t SEC_FDCAN1_BASE = 0x5000'a400; } // namespace sec_fdcan1
namespace sec_fdcan1_ram { inline constexpr std::uint32_t SEC_FDCAN1_RAM_BASE = 0x5000'ac00; } // namespace sec_fdcan1_ram
namespace sec_flash { inline constexpr std::uint32_t SEC_FLASH_BASE = 0x5002'2000; } // namespace sec_flash
namespace sec_fmac { inline constexpr std::uint32_t SEC_FMAC_BASE = 0x5002'1400; } // namespace sec_fmac
namespace sec_fmc { inline constexpr std::uint32_t SEC_FMC_BASE = 0x520d'0400; } // namespace sec_fmc
namespace sec_gpdma1 { inline constexpr std::uint32_t SEC_GPDMA1_BASE = 0x5002'0000; } // namespace sec_gpdma1
namespace sec_gpioa { inline constexpr std::uint32_t SEC_GPIOA_BASE = 0x5202'0000; } // namespace sec_gpioa
namespace sec_gpiob { inline constexpr std::uint32_t SEC_GPIOB_BASE = 0x5202'0400; } // namespace sec_gpiob
namespace sec_gpioc { inline constexpr std::uint32_t SEC_GPIOC_BASE = 0x5202'0800; } // namespace sec_gpioc
namespace sec_gpiod { inline constexpr std::uint32_t SEC_GPIOD_BASE = 0x5202'0c00; } // namespace sec_gpiod
namespace sec_gpioe { inline constexpr std::uint32_t SEC_GPIOE_BASE = 0x5202'1000; } // namespace sec_gpioe
namespace sec_gpiof { inline constexpr std::uint32_t SEC_GPIOF_BASE = 0x5202'1400; } // namespace sec_gpiof
namespace sec_gpiog { inline constexpr std::uint32_t SEC_GPIOG_BASE = 0x5202'1800; } // namespace sec_gpiog
namespace sec_gpioh { inline constexpr std::uint32_t SEC_GPIOH_BASE = 0x5202'1c00; } // namespace sec_gpioh
namespace sec_gpioi { inline constexpr std::uint32_t SEC_GPIOI_BASE = 0x5202'2000; } // namespace sec_gpioi
namespace sec_gtzc1_mpcbb1 { inline constexpr std::uint32_t SEC_GTZC1_MPCBB1_BASE = 0x5003'2c00; } // namespace sec_gtzc1_mpcbb1
namespace sec_gtzc1_mpcbb2 { inline constexpr std::uint32_t SEC_GTZC1_MPCBB2_BASE = 0x5003'3000; } // namespace sec_gtzc1_mpcbb2
namespace sec_gtzc1_mpcbb3 { inline constexpr std::uint32_t SEC_GTZC1_MPCBB3_BASE = 0x5003'3400; } // namespace sec_gtzc1_mpcbb3
namespace sec_gtzc1_tzic { inline constexpr std::uint32_t SEC_GTZC1_TZIC_BASE = 0x5003'2800; } // namespace sec_gtzc1_tzic
namespace sec_gtzc1_tzsc { inline constexpr std::uint32_t SEC_GTZC1_TZSC_BASE = 0x5003'2400; } // namespace sec_gtzc1_tzsc
namespace sec_gtzc2_mpcbb4 { inline constexpr std::uint32_t SEC_GTZC2_MPCBB4_BASE = 0x5602'3800; } // namespace sec_gtzc2_mpcbb4
namespace sec_gtzc2_tzic { inline constexpr std::uint32_t SEC_GTZC2_TZIC_BASE = 0x5602'3400; } // namespace sec_gtzc2_tzic
namespace sec_gtzc2_tzsc { inline constexpr std::uint32_t SEC_GTZC2_TZSC_BASE = 0x5602'3000; } // namespace sec_gtzc2_tzsc
namespace sec_hash { inline constexpr std::uint32_t SEC_HASH_BASE = 0x520c'0400; } // namespace sec_hash
namespace sec_i2c1 { inline constexpr std::uint32_t SEC_I2C1_BASE = 0x5000'5400; } // namespace sec_i2c1
namespace sec_i2c2 { inline constexpr std::uint32_t SEC_I2C2_BASE = 0x5000'5800; } // namespace sec_i2c2
namespace sec_i2c3 { inline constexpr std::uint32_t SEC_I2C3_BASE = 0x5600'2800; } // namespace sec_i2c3
namespace sec_i2c4 { inline constexpr std::uint32_t SEC_I2C4_BASE = 0x5000'8400; } // namespace sec_i2c4
namespace sec_icache { inline constexpr std::uint32_t SEC_ICACHE_BASE = 0x5003'0400; } // namespace sec_icache
namespace sec_iwdg { inline constexpr std::uint32_t SEC_IWDG_BASE = 0x5000'3000; } // namespace sec_iwdg
namespace sec_lpdma1 { inline constexpr std::uint32_t SEC_LPDMA1_BASE = 0x5602'5000; } // namespace sec_lpdma1
namespace sec_lpgpio1 { inline constexpr std::uint32_t SEC_LPGPIO1_BASE = 0x5602'0000; } // namespace sec_lpgpio1
namespace sec_lptim1 { inline constexpr std::uint32_t SEC_LPTIM1_BASE = 0x5600'4400; } // namespace sec_lptim1
namespace sec_lptim2 { inline constexpr std::uint32_t SEC_LPTIM2_BASE = 0x5000'9400; } // namespace sec_lptim2
namespace sec_lptim3 { inline constexpr std::uint32_t SEC_LPTIM3_BASE = 0x5600'4800; } // namespace sec_lptim3
namespace sec_lptim4 { inline constexpr std::uint32_t SEC_LPTIM4_BASE = 0x5600'4c00; } // namespace sec_lptim4
namespace sec_lpuart1 { inline constexpr std::uint32_t SEC_LPUART1_BASE = 0x5600'2400; } // namespace sec_lpuart1
namespace sec_mdf1 { inline constexpr std::uint32_t SEC_MDF1_BASE = 0x5002'5000; } // namespace sec_mdf1
namespace sec_octospi1 { inline constexpr std::uint32_t SEC_OCTOSPI1_BASE = 0x520d'1400; } // namespace sec_octospi1
namespace sec_octospi2 { inline constexpr std::uint32_t SEC_OCTOSPI2_BASE = 0x520d'2400; } // namespace sec_octospi2
namespace sec_octospim { inline constexpr std::uint32_t SEC_OCTOSPIM_BASE = 0x520c'4000; } // namespace sec_octospim
namespace sec_opamp { inline constexpr std::uint32_t SEC_OPAMP_BASE = 0x5600'5000; } // namespace sec_opamp
namespace sec_otfdec1 { inline constexpr std::uint32_t SEC_OTFDEC1_BASE = 0x520c'5000; } // namespace sec_otfdec1
namespace sec_otfdec2 { inline constexpr std::uint32_t SEC_OTFDEC2_BASE = 0x520c'5400; } // namespace sec_otfdec2
namespace sec_otg_fs { inline constexpr std::uint32_t SEC_OTG_FS_BASE = 0x5203'8000; } // namespace sec_otg_fs
namespace sec_pka { inline constexpr std::uint32_t SEC_PKA_BASE = 0x520c'2000; } // namespace sec_pka
namespace sec_pssi { inline constexpr std::uint32_t SEC_PSSI_BASE = 0x5202'c400; } // namespace sec_pssi
namespace sec_pwr { inline constexpr std::uint32_t SEC_PWR_BASE = 0x5602'0800; } // namespace sec_pwr
namespace sec_ramcfg { inline constexpr std::uint32_t SEC_RAMCFG_BASE = 0x5002'6000; } // namespace sec_ramcfg
namespace sec_rcc { inline constexpr std::uint32_t SEC_RCC_BASE = 0x5602'0c00; } // namespace sec_rcc
namespace sec_rng { inline constexpr std::uint32_t SEC_RNG_BASE = 0x520c'0800; } // namespace sec_rng
namespace sec_rtc { inline constexpr std::uint32_t SEC_RTC_BASE = 0x5600'7800; } // namespace sec_rtc
namespace sec_saes { inline constexpr std::uint32_t SEC_SAES_BASE = 0x520c'0c00; } // namespace sec_saes
namespace sec_sai1 { inline constexpr std::uint32_t SEC_SAI1_BASE = 0x5001'5400; } // namespace sec_sai1
namespace sec_sai2 { inline constexpr std::uint32_t SEC_SAI2_BASE = 0x5001'5800; } // namespace sec_sai2
namespace sec_sdmmc1 { inline constexpr std::uint32_t SEC_SDMMC1_BASE = 0x520c'8000; } // namespace sec_sdmmc1
namespace sec_sdmmc2 { inline constexpr std::uint32_t SEC_SDMMC2_BASE = 0x520c'8c00; } // namespace sec_sdmmc2
namespace sec_spi1 { inline constexpr std::uint32_t SEC_SPI1_BASE = 0x5001'3000; } // namespace sec_spi1
namespace sec_spi2 { inline constexpr std::uint32_t SEC_SPI2_BASE = 0x5000'3800; } // namespace sec_spi2
namespace sec_spi3 { inline constexpr std::uint32_t SEC_SPI3_BASE = 0x5600'2000; } // namespace sec_spi3
namespace sec_syscfg { inline constexpr std::uint32_t SEC_SYSCFG_BASE = 0x5600'0400; } // namespace sec_syscfg
namespace sec_tamp { inline constexpr std::uint32_t SEC_TAMP_BASE = 0x5600'7c00; } // namespace sec_tamp
namespace sec_tim1 { inline constexpr std::uint32_t SEC_TIM1_BASE = 0x5001'2c00; } // namespace sec_tim1
namespace sec_tim15 { inline constexpr std::uint32_t SEC_TIM15_BASE = 0x5001'4000; } // namespace sec_tim15
namespace sec_tim16 { inline constexpr std::uint32_t SEC_TIM16_BASE = 0x5001'4400; } // namespace sec_tim16
namespace sec_tim17 { inline constexpr std::uint32_t SEC_TIM17_BASE = 0x5001'4800; } // namespace sec_tim17
namespace sec_tim2 { inline constexpr std::uint32_t SEC_TIM2_BASE = 0x5000'0000; } // namespace sec_tim2
namespace sec_tim3 { inline constexpr std::uint32_t SEC_TIM3_BASE = 0x5000'0400; } // namespace sec_tim3
namespace sec_tim4 { inline constexpr std::uint32_t SEC_TIM4_BASE = 0x5000'0800; } // namespace sec_tim4
namespace sec_tim5 { inline constexpr std::uint32_t SEC_TIM5_BASE = 0x5000'0c00; } // namespace sec_tim5
namespace sec_tim6 { inline constexpr std::uint32_t SEC_TIM6_BASE = 0x5000'1000; } // namespace sec_tim6
namespace sec_tim7 { inline constexpr std::uint32_t SEC_TIM7_BASE = 0x5000'1400; } // namespace sec_tim7
namespace sec_tim8 { inline constexpr std::uint32_t SEC_TIM8_BASE = 0x5001'3400; } // namespace sec_tim8
namespace sec_tsc { inline constexpr std::uint32_t SEC_TSC_BASE = 0x5002'4000; } // namespace sec_tsc
namespace sec_uart4 { inline constexpr std::uint32_t SEC_UART4_BASE = 0x5000'4c00; } // namespace sec_uart4
namespace sec_uart5 { inline constexpr std::uint32_t SEC_UART5_BASE = 0x5000'5000; } // namespace sec_uart5
namespace sec_ucpd1 { inline constexpr std::uint32_t SEC_UCPD1_BASE = 0x5000'dc00; } // namespace sec_ucpd1
namespace sec_usart1 { inline constexpr std::uint32_t SEC_USART1_BASE = 0x5001'3800; } // namespace sec_usart1
namespace sec_usart2 { inline constexpr std::uint32_t SEC_USART2_BASE = 0x5000'4400; } // namespace sec_usart2
namespace sec_usart3 { inline constexpr std::uint32_t SEC_USART3_BASE = 0x5000'4800; } // namespace sec_usart3
namespace sec_vrefbuf { inline constexpr std::uint32_t SEC_VREFBUF_BASE = 0x5600'7400; } // namespace sec_vrefbuf
namespace sec_wwdg { inline constexpr std::uint32_t SEC_WWDG_BASE = 0x5000'2c00; } // namespace sec_wwdg
namespace spi1 { inline constexpr std::uint32_t SPI1_BASE = 0x4001'3000; } // namespace spi1
namespace spi2 { inline constexpr std::uint32_t SPI2_BASE = 0x4000'3800; } // namespace spi2
namespace spi3 { inline constexpr std::uint32_t SPI3_BASE = 0x4600'2000; } // namespace spi3
namespace syscfg { inline constexpr std::uint32_t SYSCFG_BASE = 0x4600'0400; } // namespace syscfg
namespace tamp { inline constexpr std::uint32_t TAMP_BASE = 0x4600'7c00; } // namespace tamp
namespace tim1 { inline constexpr std::uint32_t TIM1_BASE = 0x4001'2c00; } // namespace tim1
namespace tim15 { inline constexpr std::uint32_t TIM15_BASE = 0x4001'4000; } // namespace tim15
namespace tim16 { inline constexpr std::uint32_t TIM16_BASE = 0x4001'4400; } // namespace tim16
namespace tim17 { inline constexpr std::uint32_t TIM17_BASE = 0x4001'4800; } // namespace tim17
namespace tim2 { inline constexpr std::uint32_t TIM2_BASE = 0x4000'0000; } // namespace tim2
namespace tim3 { inline constexpr std::uint32_t TIM3_BASE = 0x4000'0400; } // namespace tim3
namespace tim4 { inline constexpr std::uint32_t TIM4_BASE = 0x4000'0800; } // namespace tim4
namespace tim5 { inline constexpr std::uint32_t TIM5_BASE = 0x4000'0c00; } // namespace tim5
namespace tim6 { inline constexpr std::uint32_t TIM6_BASE = 0x4000'1000; } // namespace tim6
namespace tim7 { inline constexpr std::uint32_t TIM7_BASE = 0x4000'1400; } // namespace tim7
namespace tim8 { inline constexpr std::uint32_t TIM8_BASE = 0x4001'3400; } // namespace tim8
namespace tsc { inline constexpr std::uint32_t TSC_BASE = 0x4002'4000; } // namespace tsc
namespace uart4 { inline constexpr std::uint32_t UART4_BASE = 0x4000'4c00; } // namespace uart4
namespace uart5 { inline constexpr std::uint32_t UART5_BASE = 0x4000'5000; } // namespace uart5
namespace ucpd1 { inline constexpr std::uint32_t UCPD1_BASE = 0x4000'dc00; } // namespace ucpd1
namespace usart1 { inline constexpr std::uint32_t USART1_BASE = 0x4001'3800; } // namespace usart1
namespace usart2 { inline constexpr std::uint32_t USART2_BASE = 0x4000'4400; } // namespace usart2
namespace usart3 { inline constexpr std::uint32_t USART3_BASE = 0x4000'4800; } // namespace usart3
namespace vrefbuf { inline constexpr std::uint32_t VREFBUF_BASE = 0x4600'7400; } // namespace vrefbuf
namespace wwdg { inline constexpr std::uint32_t WWDG_BASE = 0x4000'2c00; } // namespace wwdg

} // namespace stm32::stm32u5xx
