Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 04:37:52 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_control_sets_placed.rpt
| Design       : lab5
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    84 |
|    Minimum number of control sets                        |    84 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   545 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    84 |
| >= 0 to < 4        |    73 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             131 |           72 |
| No           | Yes                   | No                     |              24 |           24 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              43 |            8 |
| Yes          | Yes                   | No                     |              64 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|        Clock Signal        |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG             |                              |                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[32]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[32]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[98]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[66]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[33]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[64]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[99]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[67]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[65]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[33]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[65]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[34]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[66]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[67]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[96]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[35]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[35]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[97]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[96]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[97]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[98]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[99]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[64]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_A_reg[34]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[35]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[32]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[64]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[65]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[66]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[96]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[96]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[97]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[33]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[97]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[34]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[34]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[66]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[98]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[33]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[32]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[65]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[67]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[64]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[98]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[67]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[35]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[99]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                              | row_B_reg[99]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[32]_LDC_i_1_n_0 |                              | row_A_reg[32]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[99]_LDC_i_1_n_0 |                              | row_A_reg[99]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[65]_LDC_i_1_n_0 |                              | row_A_reg[65]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[33]_LDC_i_1_n_0 |                              | row_A_reg[33]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[34]_LDC_i_1_n_0 |                              | row_A_reg[34]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[66]_LDC_i_1_n_0 |                              | row_A_reg[66]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[67]_LDC_i_1_n_0 |                              | row_A_reg[67]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[35]_LDC_i_1_n_0 |                              | row_A_reg[35]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[97]_LDC_i_1_n_0 |                              | row_A_reg[97]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[96]_LDC_i_1_n_0 |                              | row_A_reg[96]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[98]_LDC_i_1_n_0 |                              | row_A_reg[98]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_A_reg[64]_LDC_i_1_n_0 |                              | row_A_reg[64]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[65]_LDC_i_1_n_0 |                              | row_B_reg[65]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[66]_LDC_i_1_n_0 |                              | row_B_reg[66]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[96]_LDC_i_1_n_0 |                              | row_B_reg[96]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[97]_LDC_i_1_n_0 |                              | row_B_reg[97]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[33]_LDC_i_1_n_0 |                              | row_B_reg[33]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[34]_LDC_i_1_n_0 |                              | row_B_reg[34]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[32]_LDC_i_1_n_0 |                              | row_B_reg[32]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[64]_LDC_i_1_n_0 |                              | row_B_reg[64]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[98]_LDC_i_1_n_0 |                              | row_B_reg[98]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[67]_LDC_i_1_n_0 |                              | row_B_reg[67]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[35]_LDC_i_1_n_0 |                              | row_B_reg[35]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  row_B_reg[99]_LDC_i_1_n_0 |                              | row_B_reg[99]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | sw_prev[3]_i_1_n_0           | lcd0/SR[0]                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | lcd0/icode                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | lcd0/tcode[3]_i_1_n_0        |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG             | lcd0/lcd_initialized_reg_n_0 | lcd0/SR[0]                 |                2 |              7 |         3.50 |
|  clk_2s_reg_n_0            | col2_next[3]_i_1_n_0         | lcd0/SR[0]                 |                1 |              8 |         8.00 |
|  clk_1s_reg_n_0            | col1_next[3]_i_1_n_0         | lcd0/SR[0]                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | game_over_i_1_n_0            | lcd0/SR[0]                 |                2 |             11 |         5.50 |
|  clk_1s_reg_n_0            | col3_index                   | lcd0/SR[0]                 |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG             | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG             | lcd0/init_e_i_2_n_0          | lcd0/SR[0]                 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG             |                              | lcd0/SR[0]                 |               24 |             83 |         3.46 |
+----------------------------+------------------------------+----------------------------+------------------+----------------+--------------+


