{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 13:00:58 2018 " "Info: Processing started: Mon Jul 30 13:00:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "project " "Warning: Ignored assignments for entity \"project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity project -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity project -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity project -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity project -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Info: Found entity 1: check" {  } { { "check.v" "" { Text "C:/Users/Embedded/Desktop/project/check.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a status.v(2) " "Info (10281): Verilog HDL Declaration information at status.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "status.v" "" { Text "C:/Users/Embedded/Desktop/project/status.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b status.v(2) " "Info (10281): Verilog HDL Declaration information at status.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "status.v" "" { Text "C:/Users/Embedded/Desktop/project/status.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file status.v" { { "Info" "ISGN_ENTITY_NAME" "1 status " "Info: Found entity 1: status" {  } { { "status.v" "" { Text "C:/Users/Embedded/Desktop/project/status.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor1 " "Info: Found entity 1: xor1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 and1 " "Info: Found entity 2: and1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 or1 " "Info: Found entity 3: or1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 inv1 " "Info: Found entity 4: inv1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 nand1 " "Info: Found entity 5: nand1" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w1 dff1.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(5): created implicit net for \"w1\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w2 dff1.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(6): created implicit net for \"w2\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w3 dff1.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(7): created implicit net for \"w3\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Rnot dff1.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(8): created implicit net for \"Rnot\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w4 dff1.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(10): created implicit net for \"w4\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w5 dff1.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(10): created implicit net for \"w5\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "QS dff1.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(11): created implicit net for \"QS\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "QSnot dff1.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at dff1.v(11): created implicit net for \"QSnot\"" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff1 " "Info: Found entity 1: dff1" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "WNOT mux1.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at mux1.v(5): created implicit net for \"WNOT\"" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "W1 mux1.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at mux1.v(6): created implicit net for \"W1\"" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "W2 mux1.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at mux1.v(7): created implicit net for \"W2\"" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Info: Found entity 1: mux1" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Info: Found entity 1: compare" {  } { { "compare.v" "" { Text "C:/Users/Embedded/Desktop/project/compare.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a segdriver.v(2) " "Info (10281): Verilog HDL Declaration information at segdriver.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b segdriver.v(2) " "Info (10281): Verilog HDL Declaration information at segdriver.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c segdriver.v(2) " "Info (10281): Verilog HDL Declaration information at segdriver.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdriver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 segdriver " "Info: Found entity 1: segdriver" {  } { { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out2 counter.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(7): created implicit net for \"out2\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Xnot counter.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(8): created implicit net for \"Xnot\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out1 counter.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(10): created implicit net for \"out1\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Ynot counter.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(11): created implicit net for \"Ynot\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out0 counter.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(13): created implicit net for \"out0\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Znot counter.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at counter.v(14): created implicit net for \"Znot\"" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C2 c2 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"C2\" differs only in case from object \"c2\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C3 c3 Final.v(6) " "Info (10281): Verilog HDL Declaration information at Final.v(6): object \"C3\" differs only in case from object \"c3\" in the same scope" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit12 Final.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(12): created implicit net for \"digit12\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit11 Final.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(12): created implicit net for \"digit11\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit10 Final.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(12): created implicit net for \"digit10\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit22 Final.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(13): created implicit net for \"digit22\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit21 Final.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(13): created implicit net for \"digit21\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit20 Final.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(13): created implicit net for \"digit20\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit32 Final.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(14): created implicit net for \"digit32\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit31 Final.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(14): created implicit net for \"digit31\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit30 Final.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(14): created implicit net for \"digit30\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit42 Final.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(15): created implicit net for \"digit42\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit41 Final.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(15): created implicit net for \"digit41\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "digit40 Final.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(15): created implicit net for \"digit40\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res12 Final.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(18): created implicit net for \"res12\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res11 Final.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(18): created implicit net for \"res11\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res10 Final.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(18): created implicit net for \"res10\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res22 Final.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(19): created implicit net for \"res22\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res21 Final.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(19): created implicit net for \"res21\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res20 Final.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(19): created implicit net for \"res20\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res32 Final.v(20) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(20): created implicit net for \"res32\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res31 Final.v(20) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(20): created implicit net for \"res31\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res30 Final.v(20) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(20): created implicit net for \"res30\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res42 Final.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(21): created implicit net for \"res42\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res41 Final.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(21): created implicit net for \"res41\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "res40 Final.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(21): created implicit net for \"res40\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "torf Final.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(23): created implicit net for \"torf\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "reset Final.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(25): created implicit net for \"reset\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "X Final.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(28): created implicit net for \"X\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Y Final.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(28): created implicit net for \"Y\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Z Final.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(28): created implicit net for \"Z\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "OUT Final.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(28): created implicit net for \"OUT\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out1 Final.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(30): created implicit net for \"out1\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out0 Final.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at Final.v(30): created implicit net for \"out0\"" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Info: Found entity 1: Final" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out2 save.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(5): created implicit net for \"out2\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Q2not save.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(6): created implicit net for \"Q2not\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out1 save.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(8): created implicit net for \"out1\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Q1not save.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(9): created implicit net for \"Q1not\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "out0 save.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(11): created implicit net for \"out0\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Q0not save.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at save.v(12): created implicit net for \"Q0not\"" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "save.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file save.v" { { "Info" "ISGN_ENTITY_NAME" "1 save " "Info: Found entity 1: save" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w1 SRL.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at SRL.v(5): created implicit net for \"w1\"" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "w2 SRL.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at SRL.v(6): created implicit net for \"w2\"" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRL " "Info: Found entity 1: SRL" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(5): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(6): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(7): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(8): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SRL.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at SRL.v(5): instance has no name" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SRL.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at SRL.v(6): instance has no name" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SRL.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at SRL.v(7): instance has no name" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SRL.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at SRL.v(8): instance has no name" {  } { { "SRL.v" "" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(10): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(11): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(13): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dff1.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(14): instance has no name" {  } { { "dff1.v" "" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux1.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at mux1.v(5): instance has no name" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux1.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at mux1.v(6): instance has no name" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux1.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at mux1.v(7): instance has no name" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux1.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at mux1.v(8): instance has no name" {  } { { "mux1.v" "" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter.v(8): instance has no name" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter.v(11): instance has no name" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter.v(14): instance has no name" {  } { { "counter.v" "" { Text "C:/Users/Embedded/Desktop/project/counter.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(5): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(6): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(8): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(9): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(11): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "save.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at save.v(12): instance has no name" {  } { { "save.v" "" { Text "C:/Users/Embedded/Desktop/project/save.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(12): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(13): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(14): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(15): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(18): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(19): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(20): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(21): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(28): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(30): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(33) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(33): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(34) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(34): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(35) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(35): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(36) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(36): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(37) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(37): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(38) " "Critical Warning (10846): Verilog HDL Instantiation warning at Final.v(38): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Info: Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save save:comb_4 " "Info: Elaborating entity \"save\" for hierarchy \"save:comb_4\"" {  } { { "Final.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 save:comb_4\|mux1:comb_4 " "Info: Elaborating entity \"mux1\" for hierarchy \"save:comb_4\|mux1:comb_4\"" {  } { { "save.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/save.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv1 save:comb_4\|mux1:comb_4\|inv1:comb_4 " "Info: Elaborating entity \"inv1\" for hierarchy \"save:comb_4\|mux1:comb_4\|inv1:comb_4\"" {  } { { "mux1.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and1 save:comb_4\|mux1:comb_4\|and1:comb_5 " "Info: Elaborating entity \"and1\" for hierarchy \"save:comb_4\|mux1:comb_4\|and1:comb_5\"" {  } { { "mux1.v" "comb_5" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1 save:comb_4\|mux1:comb_4\|or1:comb_7 " "Info: Elaborating entity \"or1\" for hierarchy \"save:comb_4\|mux1:comb_4\|or1:comb_7\"" {  } { { "mux1.v" "comb_7" { Text "C:/Users/Embedded/Desktop/project/mux1.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff1 save:comb_4\|dff1:comb_5 " "Info: Elaborating entity \"dff1\" for hierarchy \"save:comb_4\|dff1:comb_5\"" {  } { { "save.v" "comb_5" { Text "C:/Users/Embedded/Desktop/project/save.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRL save:comb_4\|dff1:comb_5\|SRL:comb_8 " "Info: Elaborating entity \"SRL\" for hierarchy \"save:comb_4\|dff1:comb_5\|SRL:comb_8\"" {  } { { "dff1.v" "comb_8" { Text "C:/Users/Embedded/Desktop/project/dff1.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand1 save:comb_4\|dff1:comb_5\|SRL:comb_8\|nand1:comb_4 " "Info: Elaborating entity \"nand1\" for hierarchy \"save:comb_4\|dff1:comb_5\|SRL:comb_8\|nand1:comb_4\"" {  } { { "SRL.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/SRL.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:comb_140 " "Info: Elaborating entity \"compare\" for hierarchy \"compare:comb_140\"" {  } { { "Final.v" "comb_140" { Text "C:/Users/Embedded/Desktop/project/Final.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_158 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:comb_158\"" {  } { { "Final.v" "comb_158" { Text "C:/Users/Embedded/Desktop/project/Final.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:comb_159 " "Info: Elaborating entity \"check\" for hierarchy \"check:comb_159\"" {  } { { "Final.v" "comb_159" { Text "C:/Users/Embedded/Desktop/project/Final.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdriver segdriver:comb_160 " "Info: Elaborating entity \"segdriver\" for hierarchy \"segdriver:comb_160\"" {  } { { "Final.v" "comb_160" { Text "C:/Users/Embedded/Desktop/project/Final.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status status:comb_165 " "Info: Elaborating entity \"status\" for hierarchy \"status:comb_165\"" {  } { { "Final.v" "comb_165" { Text "C:/Users/Embedded/Desktop/project/Final.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_106 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_106\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "Final.v" "comb_106" { Text "C:/Users/Embedded/Desktop/project/Final.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_72 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_72\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "Final.v" "comb_72" { Text "C:/Users/Embedded/Desktop/project/Final.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_38 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_38\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "Final.v" "comb_38" { Text "C:/Users/Embedded/Desktop/project/Final.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_4 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "Final.v" "comb_4" { Text "C:/Users/Embedded/Desktop/project/Final.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "b4 VCC " "Warning (13410): Pin \"b4\" stuck at VCC" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "c4 VCC " "Warning (13410): Pin \"c4\" stuck at VCC" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "e4 GND " "Warning (13410): Pin \"e4\" stuck at GND" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "f4 GND " "Warning (13410): Pin \"f4\" stuck at GND" {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "project " "Warning: Ignored assignments for entity \"project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity project -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity project -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity project -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity project -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Embedded/Desktop/project/project.map.smsg " "Info: Generated suppressed messages file C:/Users/Embedded/Desktop/project/project.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Info: Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Info: Implemented 80 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Allocated 194 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 13:01:00 2018 " "Info: Processing ended: Mon Jul 30 13:01:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
