$date
	Sat Oct 22 18:45:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#272159
b1011 !
1"
#272162
b1011 &
b1011 %
1$
#272163
0"
#272166
b100010 &
b100010 %
#272170
b10001 &
b10001 %
#272174
b110100 &
b110100 %
#272178
b11010 &
b11010 %
#272182
b1101 &
b1101 %
#272186
b101000 &
b101000 %
#272190
b10100 &
b10100 %
#272194
b1010 &
b1010 %
#272198
b101 &
b101 %
#272202
b10000 &
b10000 %
#272206
b1000 &
b1000 %
#272210
b100 &
b100 %
#272214
b10 &
b10 %
#272218
b1 &
b1 %
1#
#272222
b0 &
0#
b0 %
0$
#1219302
b1011 &
b1011 %
1$
1"
#1219303
0"
#1219306
b100010 &
b100010 %
#1219310
b10001 &
b10001 %
#1219314
b110100 &
b110100 %
#1219318
b11010 &
b11010 %
#1219322
b1101 &
b1101 %
#1219326
b101000 &
b101000 %
#1219330
b10100 &
b10100 %
#1219334
b1010 &
b1010 %
#1219338
b101 &
b101 %
#1219342
b10000 &
b10000 %
#1219346
b1000 &
b1000 %
#1219350
b100 &
b100 %
#1219354
b10 &
b10 %
#1219358
b1 &
1#
b1 %
#1219362
b0 &
b0 %
0#
0$
#2288006
b10100 &
b10100 %
1$
b10100 !
1"
#2288007
0"
#2288010
b1010 &
b1010 %
#2288014
b101 &
b101 %
#2288018
b10000 &
b10000 %
#2288022
b1000 &
b1000 %
#2288026
b100 &
b100 %
#2288030
b10 &
b10 %
#2288034
b1 &
b1 %
1#
#2288038
b0 &
0#
b0 %
0$
#4500012
