
---------- Begin Simulation Statistics ----------
final_tick                               209242142739                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1041629                       # Simulator instruction rate (inst/s)
host_mem_usage                                1195152                       # Number of bytes of host memory used
host_op_rate                                  1042737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   172.38                       # Real time elapsed on the host
host_tick_rate                             1213837691                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   179556295                       # Number of instructions simulated
sim_ops                                     179747474                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.209242                       # Number of seconds simulated
sim_ticks                                209242142739                       # Number of ticks simulated
system.cpu.Branches                          14057243                       # Number of branches fetched
system.cpu.committedInsts                   179556295                       # Number of instructions committed
system.cpu.committedOps                     179747474                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        628354783                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               628354782.996997                       # Number of busy cycles
system.cpu.num_cc_register_reads             39869157                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            39848177                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     13437369                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                      593559                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.003003                       # Number of idle cycles
system.cpu.num_int_alu_accesses             158018723                       # Number of integer alu accesses
system.cpu.num_int_insts                    158018723                       # number of integer instructions
system.cpu.num_int_register_reads           299194910                       # number of times the integer registers were read
system.cpu.num_int_register_writes          126027087                       # number of times the integer registers were written
system.cpu.num_load_insts                    79701982                       # Number of load instructions
system.cpu.num_mem_refs                      98385189                       # number of memory refs
system.cpu.num_store_insts                   18683207                       # Number of store instructions
system.cpu.num_vec_alu_accesses              43151533                       # Number of vector alu accesses
system.cpu.num_vec_insts                     43151533                       # number of vector instructions
system.cpu.num_vec_register_reads            30002702                       # number of times the vector registers were read
system.cpu.num_vec_register_writes           30000805                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   330      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  63937564     35.57%     35.57% # Class of executed instruction
system.cpu.op_class::IntMult                  8722048      4.85%     40.42% # Class of executed instruction
system.cpu.op_class::IntDiv                      2236      0.00%     40.42% # Class of executed instruction
system.cpu.op_class::FloatAdd                 4210688      2.34%     42.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       2      0.00%     42.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                  278528      0.15%     42.92% # Class of executed instruction
system.cpu.op_class::FloatMult                4210688      2.34%     45.26% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::FloatMisc                    235      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdAdd                        1      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdAlu                       39      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdCmp                      287      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                      91      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdShift                    160      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     45.26% # Class of executed instruction
system.cpu.op_class::MemRead                 79701982     44.34%     89.61% # Class of executed instruction
system.cpu.op_class::MemWrite                18683207     10.39%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  179748086                       # Class of executed instruction
system.cpu.workload.numSyscalls                    74                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        60315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        124867                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2568901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1018                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5138826                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1018                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     95818899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         95818899                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     95818899                       # number of overall hits
system.cpu.dcache.overall_hits::total        95818899                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2568203                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2568203                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2568203                       # number of overall misses
system.cpu.dcache.overall_misses::total       2568203                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25735019553                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25735019553                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25735019553                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25735019553                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     98387102                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     98387102                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     98387102                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     98387102                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026103                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026103                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026103                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026103                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10020.632930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10020.632930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10020.632930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10020.632930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46270                       # number of writebacks
system.cpu.dcache.writebacks::total             46270                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2568203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2568203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2568203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2568203                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24024596355                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24024596355                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24024596355                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24024596355                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026103                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026103                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026103                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026103                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9354.632930                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9354.632930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9354.632930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9354.632930                       # average overall mshr miss latency
system.cpu.dcache.replacements                2567695                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     77173351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77173351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2530909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2530909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23387009580                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23387009580                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     79704260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     79704260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031754                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031754                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9240.557278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9240.557278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2530909                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2530909                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21701424186                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21701424186                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031754                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031754                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8574.557278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8574.557278                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     18645548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18645548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2345725926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2345725926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     18682715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18682715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63113.136008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63113.136008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2320972704                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2320972704                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62447.136008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62447.136008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2284047                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2284047                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          127                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          127                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 17984.622047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 17984.622047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2199465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2199465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 17318.622047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 17318.622047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data           73                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              73                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       244089                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       244089                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           77                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           77                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.051948                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.051948                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data 61022.250000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 61022.250000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       241425                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       241425                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.051948                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.051948                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data 60356.250000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 60356.250000                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.896998                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            98387179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2568207                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.309676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            221778                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.896998                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         789665639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        789665639                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            40                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    179555189                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        179555189                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    179555189                       # number of overall hits
system.cpu.icache.overall_hits::total       179555189                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1718                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1718                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1718                       # number of overall misses
system.cpu.icache.overall_misses::total          1718                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    108803421                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108803421                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108803421                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108803421                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    179556907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    179556907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    179556907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    179556907                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63331.444121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63331.444121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63331.444121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63331.444121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1206                       # number of writebacks
system.cpu.icache.writebacks::total              1206                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1718                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1718                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1718                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1718                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    107659233                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107659233                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    107659233                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107659233                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62665.444121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62665.444121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62665.444121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62665.444121                       # average overall mshr miss latency
system.cpu.icache.replacements                   1206                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    179555189                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       179555189                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1718                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1718                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108803421                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108803421                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    179556907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    179556907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63331.444121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63331.444121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    107659233                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107659233                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62665.444121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62665.444121                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.455741                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           179556907                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1718                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          104515.079744                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76590                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.455741                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1436456974                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1436456974                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            40                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 209242142739                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2505329                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2505373                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  44                       # number of overall hits
system.l2.overall_hits::.cpu.data             2505329                       # number of overall hits
system.l2.overall_hits::total                 2505373                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1674                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              62751                       # number of demand (read+write) misses
system.l2.demand_misses::total                  64425                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1674                       # number of overall misses
system.l2.overall_misses::.cpu.data             62751                       # number of overall misses
system.l2.overall_misses::total                 64425                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    105619275                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3937341384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4042960659                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    105619275                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3937341384                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4042960659                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2568080                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2569798                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2568080                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2569798                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.024435                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025070                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.024435                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025070                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 63093.951613                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 62745.476311                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62754.530990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 63093.951613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 62745.476311                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62754.530990                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37126                       # number of writebacks
system.l2.writebacks::total                     37126                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         62751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64425                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        62751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64425                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     94470435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3519419724                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3613890159                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     94470435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3519419724                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3613890159                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.024435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.024435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025070                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 56433.951613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 56085.476311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56094.530990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 56433.951613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 56085.476311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56094.530990                       # average overall mshr miss latency
system.l2.replacements                          61325                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46270                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46270                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1206                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1206                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1206                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1206                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   777                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36394                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2278640745                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2278640745                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.979097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 62610.340853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62610.340853                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2036256705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2036256705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.979097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 55950.340853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55950.340853                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    105619275                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105619275                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 63093.951613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 63093.951613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1674                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1674                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     94470435                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     94470435                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974389                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974389                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 56433.951613                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 56433.951613                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       2504552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2504552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        26357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           26357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1658700639                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1658700639                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2530909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2530909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.010414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.010414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 62932.072656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 62932.072656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        26357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1483163019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1483163019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.010414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56272.072656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 56272.072656                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          127                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             127                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1226439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1226439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data         9657                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total         9657                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4091.316445                       # Cycle average of tags in use
system.l2.tags.total_refs                     5138690                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     65421                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     78.548020                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     69597                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.237898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.846758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4081.231789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998857                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          993                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1727                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41176029                       # Number of tag accesses
system.l2.tags.data_accesses                 41176029                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.036700664464                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2070                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2070                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              219489                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35082                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       64425                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37126                       # Number of write requests accepted
system.mem_ctrls.readBursts                     64425                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37126                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     42                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 64425                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37126                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   64382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.524155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.418234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    101.085396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2019     97.54%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           26      1.26%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.24%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           14      0.68%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.19%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2070                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.924638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.920245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.383469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76      3.67%      3.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.34%      4.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1985     95.89%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2070                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4123200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2376064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     19.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  209242064151                       # Total gap between requests
system.mem_ctrls.avgGap                    2060462.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       107136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4013376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2374656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 512019.226134751574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 19180533.842105217278                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 11348841.915474206209                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        62751                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37126                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     43408627                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1604911417                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4954171918452                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25931.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25575.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 133442113.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       107136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4016064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4123200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       107136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       107136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2376064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2376064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        62751                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          64425                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37126                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37126                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       512019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     19193380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         19705399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       512019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       512019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     11355571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        11355571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     11355571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       512019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     19193380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        31060970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                64383                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37104                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2689                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               441138794                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             321915000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1648320044                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6851.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25601.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               53060                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              32568                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.41                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.77                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        15854                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   409.641983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   251.084507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   356.721018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4008     25.28%     25.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3711     23.41%     48.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1125      7.10%     55.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          885      5.58%     61.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          809      5.10%     66.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1697     10.70%     77.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          905      5.71%     82.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          291      1.84%     84.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2423     15.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        15854                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4120512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2374656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               19.692553                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               11.348842                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        57883980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        30762270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      232078560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      96444720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16517220720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  11189958990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  70925859840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   99050209080                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   473.376002                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 184266260561                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6986980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17988902178                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        55349280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        29403660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      227616060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      97238160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 16517220720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  10735041990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  71308947840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   98970817710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   472.996579                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 185267480292                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6986980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16987682447                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              28031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37126                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23189                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36394                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         28031                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           127                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       189292                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 189292                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6499264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6499264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             64552                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   64552    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               64552                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            91032543                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119693803                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2532627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1206                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2545624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1718                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2530909                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          127                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4642                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7704109                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7708751                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       187136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    167318400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              167505536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           61325                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2376064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2631250                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000387                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019666                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2630232     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1018      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2631250                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 209242142739                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1742848074                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1716282                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2565554211                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
