INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_4_Adder/Lab_4_Adder.srcs/sources_1/imports/Downloads/inferred_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inferred_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_4_Adder/Lab_4_Adder.srcs/sim_1/new/CLAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_4_Adder/Lab_4_Adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
