// Seed: 601215332
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4
    , id_5, id_6
);
  logic id_7;
  type_12(
      .id_0(), .id_1(1), .id_2(id_2), .id_3(id_6)
  );
  logic id_8;
  logic id_9;
endmodule
