
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------

==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: a[5] (input port)
Endpoint: sum[17] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v a[5] (in)
                                         a[5] (net)
                  0.00    0.00    0.20 v input28/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.75    0.95 v input28/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net28 (net)
                  0.23    0.00    0.95 v _702_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     9    0.12    0.26    0.52    1.47 ^ _702_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _343_ (net)
                  0.26    0.00    1.47 ^ _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.24    0.16    1.63 v _376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _019_ (net)
                  0.24    0.00    1.63 v _378_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     7    0.22    0.96    0.58    2.21 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _021_ (net)
                  0.96    0.00    2.21 ^ _467_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.12    0.43    0.23    2.45 v _467_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _110_ (net)
                  0.43    0.00    2.45 v _569_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.03    0.12    0.34    2.78 v _569_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _209_ (net)
                  0.12    0.00    2.78 v _571_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.18    0.98    0.54    3.32 ^ _571_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _211_ (net)
                  0.98    0.00    3.32 ^ _590_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.09    0.20    0.37    3.69 ^ _590_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _225_ (net)
                  0.20    0.00    3.69 ^ _591_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.28    0.08    3.77 v _591_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _226_ (net)
                  0.28    0.00    3.77 v _593_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.20    0.16    3.93 ^ _593_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _228_ (net)
                  0.20    0.00    3.93 ^ _594_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.03    0.11    0.30    4.23 v _594_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         net75 (net)
                  0.11    0.00    4.23 v output75/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.70    4.93 v output75/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         sum[17] (net)
                  0.14    0.00    4.93 v sum[17] (out)
                                  4.93   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.822387456893921

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6509

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.21458205580711365

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9618

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          7.23e-11   5.22e-11   1.17e-07   1.17e-07  39.3%
Clock                  0.00e+00   0.00e+00   1.80e-07   1.80e-07  60.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.23e-11   5.22e-11   2.97e-07   2.97e-07 100.0%
                           0.0%       0.0%     100.0%
