#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Apr 18 18:48:16 2024
# Process ID: 30232
# Current directory: D:/ZJUlesson/24Spring/CO/lab4/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16856 D:\ZJUlesson\24Spring\CO\lab4\SOC\OExp02-IP2SOC.xpr
# Log file: D:/ZJUlesson/24Spring/CO/lab4/SOC/vivado.log
# Journal file: D:/ZJUlesson/24Spring/CO/lab4/SOC\vivado.jou
# Running On: LAPTOP-24U2CQ3S, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16892 MB
#-----------------------------------------------------------
start_gui
open_project D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.xpr
update_compile_order -fileset sources_1
add_files -norecurse {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Reg32.v D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/DataPath.v D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/RAM_B.v D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/RAM_B.edf}]
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM_B
set_property -dict [list \
  CONFIG.Byte_Size {8} \
  CONFIG.Coe_File {D:/ZJUlesson/24Spring/CO/lab4/SOC/D_mem.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Use_Byte_Write_Enable {true} \
  CONFIG.Write_Depth_A {1024} \
  CONFIG.Write_Width_A {32} \
] [get_ips RAM_B]
generate_target {instantiation_template} [get_files d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
catch { config_ip_cache -export [get_ips -all RAM_B] }
export_ip_user_files -of_objects [get_files d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
launch_runs RAM_B_synth_1 -jobs 8
wait_on_run RAM_B_synth_1
export_simulation -of_objects [get_files d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -directory D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci]
catch { config_ip_cache -export [get_ips -all ROM] }
export_ip_user_files -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
reset_run ROM_synth_1
launch_runs ROM_synth_1 -jobs 8
wait_on_run ROM_synth_1
export_simulation -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -directory D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_target all [get_files  D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci]
export_ip_user_files -of_objects  [get_files  D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset ROM] D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci]
generate_target all [get_files  D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci]
catch { config_ip_cache -export [get_ips -all ROM] }
export_ip_user_files -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci]
launch_runs ROM_synth_1 -jobs 8
wait_on_run ROM_synth_1
export_simulation -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -directory D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
export_ip_user_files -of_objects  [get_files  d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset RAM_B] d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
catch { config_ip_cache -export [get_ips -all RAM_B] }
export_ip_user_files -of_objects [get_files d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
launch_runs RAM_B_synth_1 -jobs 8
wait_on_run RAM_B_synth_1
export_simulation -of_objects [get_files d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -directory D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.coefficient_file {d:/ZJUlesson/24Spring/CO/lab4/SOC/I_mem_more.coe} [get_ips ROM]
generate_target all [get_files  D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci]
catch { config_ip_cache -export [get_ips -all ROM] }
export_ip_user_files -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
reset_run ROM_synth_1
launch_runs ROM_synth_1 -jobs 8
wait_on_run ROM_synth_1
export_simulation -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -directory D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
synth_design -top CSSTE -part xc7a100tcsg324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
import_files -norecurse D:/ZJUlesson/24Spring/CO/lab4/lab4-0/lab4-0.srcs/sources_1/new/socTest.v
update_compile_order -fileset sources_1
set_property CONFIG.Coe_File {D:/ZJUlesson/24Spring/CO/lab4/SOC/D_mem.coe} [get_ips RAM_B]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top socTest [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/ZJUlesson/24Spring/CO/lab4/lab4-0/lab4-0.srcs/sim_1/new/soc_tb.v
update_compile_order -fileset sim_1
launch_simulation
source CSSTE.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top soc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source soc_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/OPcode}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/ALUop}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/Fun3}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/Fun7}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/MIO_ready}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/ImmSel}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/ALUSrc_B}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/MemtoReg}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/Jump}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/Branch}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/BranchN}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/RegWrite}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/MemRW}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/ALU_Control}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U1/CPU_MIO}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U2/Reg/register}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U2/PC_next}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U2/PC_out}} 
current_wave_config {Untitled 2}
add_wave {{/soc_tb/uut/u0/U2/inst_field}} 
relaunch_sim
save_wave_config {D:/ZJUlesson/24Spring/CO/lab4/SOC/soc_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/ZJUlesson/24Spring/CO/lab4/SOC/soc_tb_behav.wcfg
set_property xsim.view D:/ZJUlesson/24Spring/CO/lab4/SOC/soc_tb_behav.wcfg [get_filesets sim_1]
close_sim
set_property CONFIG.Coe_File {D:/ZJUlesson/24Spring/CO/lab4/SOC/D_mem.coe} [get_ips RAM_B]
reset_target all [get_files  d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
export_ip_user_files -of_objects  [get_files  d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset RAM_B] d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
generate_target all [get_files  d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
catch { config_ip_cache -export [get_ips -all RAM_B] }
export_ip_user_files -of_objects [get_files d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
export_simulation -of_objects [get_files d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -directory D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC/soc_tb_behav.wcfg
source soc_tb.tcl
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/Data_in}} 
relaunch_sim
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/Addr_out}} 
relaunch_sim
save_wave_config {D:/ZJUlesson/24Spring/CO/lab4/SOC/soc_tb_behav.wcfg}
close_sim
set_property -dict [list \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
] [get_ips RAM_B]
generate_target all [get_files  d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
catch { config_ip_cache -export [get_ips -all RAM_B] }
export_ip_user_files -of_objects [get_files d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci]
launch_runs RAM_B_synth_1 -jobs 8
wait_on_run RAM_B_synth_1
export_simulation -of_objects [get_files d:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci] -directory D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC/soc_tb_behav.wcfg
source soc_tb.tcl
save_wave_config {D:/ZJUlesson/24Spring/CO/lab4/SOC/soc_tb_behav.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CSSTE [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
