// Seed: 2177038423
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input wand id_8,
    input tri id_9,
    input wire id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri id_13,
    output tri1 id_14,
    input tri1 id_15,
    input tri1 id_16,
    input tri id_17,
    input supply0 id_18,
    output tri id_19,
    input wor id_20,
    input supply1 id_21,
    output wor id_22,
    output wire id_23
);
  logic [-1 'b0 : -1] id_25;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply0 id_2
);
  assign id_1 = -1 ? -1 === id_0 : id_0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
