

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Tue May  2 08:02:29 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_9b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   26|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   23|   23|         9|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1895|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|    1057|      7|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1057|   2050|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sg8j_U5  |matmul_hw_mul_32sg8j  |        0|      4|  0|   0|
    |matmul_hw_mul_32sg8j_U6  |matmul_hw_mul_32sg8j  |        0|      4|  0|   0|
    |matmul_hw_mul_32sg8j_U7  |matmul_hw_mul_32sg8j  |        0|      4|  0|   0|
    |matmul_hw_mul_32sg8j_U8  |matmul_hw_mul_32sg8j  |        0|      4|  0|   0|
    |matmul_hw_mux_42_fYi_U1  |matmul_hw_mux_42_fYi  |        0|      0|  0|  32|
    |matmul_hw_mux_42_fYi_U2  |matmul_hw_mux_42_fYi  |        0|      0|  0|  32|
    |matmul_hw_mux_42_fYi_U3  |matmul_hw_mux_42_fYi  |        0|      0|  0|  32|
    |matmul_hw_mux_42_fYi_U4  |matmul_hw_mux_42_fYi  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                        |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_315_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_309_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_383_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp2_fu_1098_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1094_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_9_fu_1083_p2               |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_303_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_321_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_499_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_512_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_486_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_341_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_fu_449_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_335_p2             |   icmp   |      0|  0|   2|           3|           1|
    |a_row_0_1_fu_478_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_470_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_462_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_454_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_557_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_565_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_880_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_887_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_894_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_517_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_873_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_504_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_525_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_533_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_541_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_549_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_491_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_629_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_637_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_852_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_859_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_866_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_589_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_845_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_581_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_597_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_605_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_613_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_621_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_573_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_701_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_709_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_824_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_831_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_838_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_661_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_817_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_653_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_669_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_677_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_685_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_693_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_645_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_773_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_781_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_796_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_803_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_810_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_733_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_789_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_725_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_741_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_749_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_757_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_765_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_717_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_327_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_1_mid2_v_fu_355_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_347_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1895|         191|        1924|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          4|    1|          4|
    |ap_enable_reg_pp0_iter8  |   1|          2|    1|          2|
    |c_WEN_A                  |   4|          2|    4|          8|
    |i_phi_fu_285_p4          |   3|          2|    3|          6|
    |i_reg_281                |   3|          2|    3|          6|
    |indvar_flatten_reg_270   |   5|          2|    5|         10|
    |j_reg_292                |   3|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  20|         16|   20|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |a_row_0_1_reg_1341         |  32|   0|   32|          0|
    |a_row_0_2_fu_82            |  32|   0|   32|          0|
    |a_row_1_1_reg_1336         |  32|   0|   32|          0|
    |a_row_1_2_fu_86            |  32|   0|   32|          0|
    |a_row_2_1_reg_1331         |  32|   0|   32|          0|
    |a_row_2_2_fu_90            |  32|   0|   32|          0|
    |a_row_3_1_reg_1326         |  32|   0|   32|          0|
    |a_row_3_2_fu_94            |  32|   0|   32|          0|
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |b_copy_0_3_11_fu_98        |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_106       |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_110        |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_102        |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_114       |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_122       |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_126        |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_118        |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_130       |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_138       |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_142        |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_134        |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_146       |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_154       |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_158        |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_150        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1229  |   1|   0|    1|          0|
    |i_reg_281                  |   3|   0|    3|          0|
    |indvar_flatten_reg_270     |   5|   0|    5|          0|
    |j_mid2_reg_1238            |   3|   0|    3|          0|
    |j_reg_292                  |   3|   0|    3|          0|
    |tmp_1_mid2_v_reg_1264      |   3|   0|    3|          0|
    |tmp_2_1_reg_1371           |  32|   0|   32|          0|
    |tmp_2_2_reg_1376           |  32|   0|   32|          0|
    |tmp_2_3_reg_1381           |  32|   0|   32|          0|
    |tmp_4_reg_1346             |  32|   0|   32|          0|
    |tmp_5_reg_1351             |  32|   0|   32|          0|
    |tmp_7_reg_1356             |  32|   0|   32|          0|
    |tmp_8_reg_1361             |  32|   0|   32|          0|
    |tmp_mid2_reg_1244          |   1|   0|    1|          0|
    |tmp_reg_1295               |   2|   0|    2|          0|
    |tmp_s_reg_1366             |  32|   0|   32|          0|
    |exitcond_flatten_reg_1229  |   0|   1|    1|          0|
    |j_mid2_reg_1238            |   0|   3|    3|          0|
    |tmp_1_mid2_v_reg_1264      |   0|   3|    3|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1057|   7| 1064|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|b_3_Addr_A  | out |   32|    bram    |      b_3     |     array    |
|b_3_EN_A    | out |    1|    bram    |      b_3     |     array    |
|b_3_WEN_A   | out |    4|    bram    |      b_3     |     array    |
|b_3_Din_A   | out |   32|    bram    |      b_3     |     array    |
|b_3_Dout_A  |  in |   32|    bram    |      b_3     |     array    |
|b_3_Clk_A   | out |    1|    bram    |      b_3     |     array    |
|b_3_Rst_A   | out |    1|    bram    |      b_3     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

