digraph data_path {
  ADD_i16_i16_9520_wire [shape=ellipse];
  ADD_i16_i16_9527_wire [shape=ellipse];
  ADD_u16_u16_9139_wire [shape=ellipse];
  ADD_u16_u16_9152_wire [shape=ellipse];
  ADD_u16_u16_9177_wire [shape=ellipse];
  ADD_u16_u16_9188_wire [shape=ellipse];
  ADD_u2_u2_9163_wire [shape=ellipse];
  EQ_u16_u1_9198_wire [shape=ellipse];
  EQ_u16_u1_9218_wire [shape=ellipse];
  EQ_u16_u1_9221_wire [shape=ellipse];
  EQ_u16_u1_9266_wire [shape=ellipse];
  MUL_i8_i8_9439_wire [shape=ellipse];
  MUL_i8_i8_9445_wire [shape=ellipse];
  MUL_i8_i8_9472_wire [shape=ellipse];
  MUL_i8_i8_9478_wire [shape=ellipse];
  MUL_i8_i8_9508_wire [shape=ellipse];
  MUL_i8_i8_9514_wire [shape=ellipse];
  MUX_9141_wire [shape=ellipse];
  MUX_9142_wire [shape=ellipse];
  MUX_9153_wire [shape=ellipse];
  MUX_9155_wire [shape=ellipse];
  MUX_9164_wire [shape=ellipse];
  MUX_9166_wire [shape=ellipse];
  MUX_9178_wire [shape=ellipse];
  MUX_9187_wire [shape=ellipse];
  MUX_9386_wire [shape=ellipse];
  MUX_9498_wire [shape=ellipse];
  NOT_u1_u1_9562_wire [shape=ellipse];
  UGT_u2_u1_9212_wire [shape=ellipse];
  ULT_u16_u1_9209_wire [shape=ellipse];
  acc_val1_9523 [shape=ellipse];
  acc_val2_9530 [shape=ellipse];
  all_done_flag_9269 [shape=ellipse];
  chl_9169 [shape=ellipse];
  chl_done_9232 [shape=ellipse];
  chl_done_flag_9262 [shape=ellipse];
  chl_in_9112 [shape=ellipse];
  chl_out_var_9179 [shape=ellipse];
  ck_s_9118 [shape=ellipse];
  col_9143 [shape=ellipse];
  col_done_9242 [shape=ellipse];
  iread1_9301 [shape=ellipse];
  iread2_9329 [shape=ellipse];
  iread3_9357 [shape=ellipse];
  iread4_9388 [shape=ellipse];
  ival1_1_9312 [shape=ellipse];
  ival1_2_9340 [shape=ellipse];
  ival1_3_9368 [shape=ellipse];
  ival1_4_9399 [shape=ellipse];
  konst_9100_wire_constant [shape=ellipse];
  konst_9105_wire_constant [shape=ellipse];
  konst_9110_wire_constant [shape=ellipse];
  konst_9116_wire_constant [shape=ellipse];
  konst_9121_wire_constant [shape=ellipse];
  konst_9135_wire_constant [shape=ellipse];
  konst_9138_wire_constant [shape=ellipse];
  konst_9149_wire_constant [shape=ellipse];
  konst_9151_wire_constant [shape=ellipse];
  konst_9160_wire_constant [shape=ellipse];
  konst_9162_wire_constant [shape=ellipse];
  konst_9174_wire_constant [shape=ellipse];
  konst_9176_wire_constant [shape=ellipse];
  konst_9185_wire_constant [shape=ellipse];
  konst_9186_wire_constant [shape=ellipse];
  konst_9197_wire_constant [shape=ellipse];
  konst_9211_wire_constant [shape=ellipse];
  konst_9217_wire_constant [shape=ellipse];
  konst_9220_wire_constant [shape=ellipse];
  konst_9382_wire_constant [shape=ellipse];
  konst_9494_wire_constant [shape=ellipse];
  kread_x_x1_9431 [shape=ellipse];
  kread_x_x2_9464 [shape=ellipse];
  kread_x_x3_9500 [shape=ellipse];
  kval_x_x1_1_9435 [shape=ellipse];
  kval_x_x1_2_9468 [shape=ellipse];
  kval_x_x1_3_9504 [shape=ellipse];
  mode_2_9123 [shape=ellipse];
  nd_9194 [shape=ellipse];
  not_mode_2_9127 [shape=ellipse];
  not_read_ip3_9279 [shape=ellipse];
  not_read_ip_9205 [shape=ellipse];
  not_read_k_9227 [shape=ellipse];
  not_readk_3_9409 [shape=ellipse];
  num_9156 [shape=ellipse];
  num_col_9107 [shape=ellipse];
  num_done_9237 [shape=ellipse];
  num_row_9102 [shape=ellipse];
  out_done_flag_9252 [shape=ellipse];
  read_ip3_9274 [shape=ellipse];
  read_ip_9021_delayed_1_0_9295 [shape=ellipse];
  read_ip_9043_delayed_1_0_9323 [shape=ellipse];
  read_ip_9065_delayed_1_0_9351 [shape=ellipse];
  read_ip_9089_delayed_1_0_9379 [shape=ellipse];
  read_ip_9201 [shape=ellipse];
  read_k_9127_delayed_1_0_9425 [shape=ellipse];
  read_k_9157_delayed_1_0_9458 [shape=ellipse];
  read_k_9189_delayed_1_0_9491 [shape=ellipse];
  read_k_9223 [shape=ellipse];
  readk_3_9404 [shape=ellipse];
  row_9130 [shape=ellipse];
  row_done_9247 [shape=ellipse];
  store_3_9233_delayed_1_0_9547 [shape=ellipse];
  store_3_9414 [shape=ellipse];
  store_kernel_9225_delayed_1_0_9533 [shape=ellipse];
  store_kernel_9229_delayed_1_0_9540 [shape=ellipse];
  store_kernel_9257 [shape=ellipse];
  t_acc_val_x_x1_9441 [shape=ellipse];
  t_acc_val_x_x2_9474 [shape=ellipse];
  t_acc_val_x_x3_9510 [shape=ellipse];
  t_acc_val_x_x4_9447 [shape=ellipse];
  t_acc_val_x_x5_9480 [shape=ellipse];
  t_acc_val_x_x6_9516 [shape=ellipse];
  temp1_1_9292 [shape=ellipse];
  temp1_2_9320 [shape=ellipse];
  temp1_3_9348 [shape=ellipse];
  temp1_4_9376 [shape=ellipse];
  temp2_1_9288 [shape=ellipse];
  temp2_2_9316 [shape=ellipse];
  temp2_3_9344 [shape=ellipse];
  temp2_4_9372 [shape=ellipse];
  tempk1_x_x1_9418 [shape=ellipse];
  tempk1_x_x2_9451 [shape=ellipse];
  tempk1_x_x3_9484 [shape=ellipse];
  tempk2_x_x1_9422 [shape=ellipse];
  tempk2_x_x2_9455 [shape=ellipse];
  tempk2_x_x3_9488 [shape=ellipse];
  type_cast_9115_wire [shape=ellipse];
  type_cast_9133_wire_constant [shape=ellipse];
  type_cast_9146_wire_constant [shape=ellipse];
  type_cast_9168_wire_constant [shape=ellipse];
  type_cast_9172_wire_constant [shape=ellipse];
  type_cast_9182_wire_constant [shape=ellipse];
  type_cast_9554_wire [shape=ellipse];
  type_cast_9558_wire [shape=ellipse];
  write_input3_9095_delayed_1_0_9391 [shape=ellipse];
  write_input3_9284 [shape=ellipse];
  write_input_9026_delayed_1_0_9304 [shape=ellipse];
  write_input_9048_delayed_1_0_9332 [shape=ellipse];
  write_input_9070_delayed_1_0_9360 [shape=ellipse];
  write_input_9214 [shape=ellipse];
  ADD_i16_i16_9520_inst [shape=diamond];
t_acc_val_x_x1_9441  -> ADD_i16_i16_9520_inst;
t_acc_val_x_x2_9474  -> ADD_i16_i16_9520_inst;
ADD_i16_i16_9520_inst -> ADD_i16_i16_9520_wire;
  ADD_i16_i16_9522_inst [shape=diamond];
ADD_i16_i16_9520_wire  -> ADD_i16_i16_9522_inst;
t_acc_val_x_x3_9510  -> ADD_i16_i16_9522_inst;
ADD_i16_i16_9522_inst -> acc_val1_9523;
  ADD_i16_i16_9527_inst [shape=diamond];
t_acc_val_x_x4_9447  -> ADD_i16_i16_9527_inst;
t_acc_val_x_x5_9480  -> ADD_i16_i16_9527_inst;
ADD_i16_i16_9527_inst -> ADD_i16_i16_9527_wire;
  ADD_i16_i16_9529_inst [shape=diamond];
ADD_i16_i16_9527_wire  -> ADD_i16_i16_9529_inst;
t_acc_val_x_x6_9516  -> ADD_i16_i16_9529_inst;
ADD_i16_i16_9529_inst -> acc_val2_9530;
  ADD_u16_u16_9139_inst [shape=diamond];
row_9130  -> ADD_u16_u16_9139_inst;
konst_9138_wire_constant  -> ADD_u16_u16_9139_inst;
ADD_u16_u16_9139_inst -> ADD_u16_u16_9139_wire;
  ADD_u16_u16_9152_inst [shape=diamond];
col_9143  -> ADD_u16_u16_9152_inst;
konst_9151_wire_constant  -> ADD_u16_u16_9152_inst;
ADD_u16_u16_9152_inst -> ADD_u16_u16_9152_wire;
  ADD_u16_u16_9177_inst [shape=diamond];
chl_9169  -> ADD_u16_u16_9177_inst;
konst_9176_wire_constant  -> ADD_u16_u16_9177_inst;
ADD_u16_u16_9177_inst -> ADD_u16_u16_9177_wire;
  ADD_u16_u16_9188_inst [shape=rectangle];
chl_out_var_9179  -> ADD_u16_u16_9188_inst;
MUX_9187_wire  -> ADD_u16_u16_9188_inst;
ADD_u16_u16_9188_inst -> ADD_u16_u16_9188_wire;
  ADD_u2_u2_9163_inst [shape=diamond];
num_9156  -> ADD_u2_u2_9163_inst;
konst_9162_wire_constant  -> ADD_u2_u2_9163_inst;
ADD_u2_u2_9163_inst -> ADD_u2_u2_9163_wire;
  AND_u1_u1_9213_inst [shape=diamond];
ULT_u16_u1_9209_wire  -> AND_u1_u1_9213_inst;
UGT_u2_u1_9212_wire  -> AND_u1_u1_9213_inst;
AND_u1_u1_9213_inst -> write_input_9214;
  AND_u1_u1_9222_inst [shape=diamond];
EQ_u16_u1_9218_wire  -> AND_u1_u1_9222_inst;
EQ_u16_u1_9221_wire  -> AND_u1_u1_9222_inst;
AND_u1_u1_9222_inst -> read_k_9223;
  AND_u1_u1_9236_inst [shape=diamond];
nd_9194  -> AND_u1_u1_9236_inst;
chl_done_9232  -> AND_u1_u1_9236_inst;
AND_u1_u1_9236_inst -> num_done_9237;
  AND_u1_u1_9246_inst [shape=diamond];
col_done_9242  -> AND_u1_u1_9246_inst;
num_done_9237  -> AND_u1_u1_9246_inst;
AND_u1_u1_9246_inst -> row_done_9247;
  AND_u1_u1_9261_inst [shape=diamond];
out_done_flag_9252  -> AND_u1_u1_9261_inst;
row_done_9247  -> AND_u1_u1_9261_inst;
AND_u1_u1_9261_inst -> chl_done_flag_9262;
  AND_u1_u1_9268_inst [shape=diamond];
EQ_u16_u1_9266_wire  -> AND_u1_u1_9268_inst;
chl_done_flag_9262  -> AND_u1_u1_9268_inst;
AND_u1_u1_9268_inst -> all_done_flag_9269;
  AND_u1_u1_9273_inst [shape=diamond];
not_mode_2_9127  -> AND_u1_u1_9273_inst;
read_ip_9201  -> AND_u1_u1_9273_inst;
AND_u1_u1_9273_inst -> read_ip3_9274;
  AND_u1_u1_9278_inst [shape=diamond];
not_mode_2_9127  -> AND_u1_u1_9278_inst;
not_read_ip_9205  -> AND_u1_u1_9278_inst;
AND_u1_u1_9278_inst -> not_read_ip3_9279;
  AND_u1_u1_9283_inst [shape=diamond];
write_input_9214  -> AND_u1_u1_9283_inst;
not_mode_2_9127  -> AND_u1_u1_9283_inst;
AND_u1_u1_9283_inst -> write_input3_9284;
  AND_u1_u1_9403_inst [shape=diamond];
read_k_9223  -> AND_u1_u1_9403_inst;
not_mode_2_9127  -> AND_u1_u1_9403_inst;
AND_u1_u1_9403_inst -> readk_3_9404;
  AND_u1_u1_9408_inst [shape=diamond];
not_read_k_9227  -> AND_u1_u1_9408_inst;
not_mode_2_9127  -> AND_u1_u1_9408_inst;
AND_u1_u1_9408_inst -> not_readk_3_9409;
  AND_u1_u1_9413_inst [shape=diamond];
store_kernel_9257  -> AND_u1_u1_9413_inst;
not_mode_2_9127  -> AND_u1_u1_9413_inst;
AND_u1_u1_9413_inst -> store_3_9414;
  EQ_u16_u1_9122_inst [shape=diamond];
rk  -> EQ_u16_u1_9122_inst;
konst_9121_wire_constant  -> EQ_u16_u1_9122_inst;
EQ_u16_u1_9122_inst -> mode_2_9123;
  EQ_u16_u1_9198_inst [shape=diamond];
col_9143  -> EQ_u16_u1_9198_inst;
konst_9197_wire_constant  -> EQ_u16_u1_9198_inst;
EQ_u16_u1_9198_inst -> EQ_u16_u1_9198_wire;
  EQ_u16_u1_9218_inst [shape=diamond];
col_9143  -> EQ_u16_u1_9218_inst;
konst_9217_wire_constant  -> EQ_u16_u1_9218_inst;
EQ_u16_u1_9218_inst -> EQ_u16_u1_9218_wire;
  EQ_u16_u1_9221_inst [shape=diamond];
row_9130  -> EQ_u16_u1_9221_inst;
konst_9220_wire_constant  -> EQ_u16_u1_9221_inst;
EQ_u16_u1_9221_inst -> EQ_u16_u1_9221_wire;
  EQ_u16_u1_9231_inst [shape=diamond];
chl_9169  -> EQ_u16_u1_9231_inst;
chl_in_9112  -> EQ_u16_u1_9231_inst;
EQ_u16_u1_9231_inst -> chl_done_9232;
  EQ_u16_u1_9241_inst [shape=diamond];
col_9143  -> EQ_u16_u1_9241_inst;
num_col_9107  -> EQ_u16_u1_9241_inst;
EQ_u16_u1_9241_inst -> col_done_9242;
  EQ_u16_u1_9266_inst [shape=diamond];
chl_out_var_9179  -> EQ_u16_u1_9266_inst;
chl_out  -> EQ_u16_u1_9266_inst;
EQ_u16_u1_9266_inst -> EQ_u16_u1_9266_wire;
  EQ_u2_u1_9193_inst [shape=diamond];
num_9156  -> EQ_u2_u1_9193_inst;
ck_s_9118  -> EQ_u2_u1_9193_inst;
EQ_u2_u1_9193_inst -> nd_9194;
  MUL_i8_i8_9439_inst [shape=diamond];
kval_x_x1_1_9435  -> MUL_i8_i8_9439_inst;
ival1_1_9312  -> MUL_i8_i8_9439_inst;
MUL_i8_i8_9439_inst -> MUL_i8_i8_9439_wire;
  MUL_i8_i8_9445_inst [shape=diamond];
kval_x_x1_1_9435  -> MUL_i8_i8_9445_inst;
ival1_2_9340  -> MUL_i8_i8_9445_inst;
MUL_i8_i8_9445_inst -> MUL_i8_i8_9445_wire;
  MUL_i8_i8_9472_inst [shape=diamond];
kval_x_x1_2_9468  -> MUL_i8_i8_9472_inst;
ival1_2_9340  -> MUL_i8_i8_9472_inst;
MUL_i8_i8_9472_inst -> MUL_i8_i8_9472_wire;
  MUL_i8_i8_9478_inst [shape=diamond];
kval_x_x1_2_9468  -> MUL_i8_i8_9478_inst;
ival1_3_9368  -> MUL_i8_i8_9478_inst;
MUL_i8_i8_9478_inst -> MUL_i8_i8_9478_wire;
  MUL_i8_i8_9508_inst [shape=diamond];
kval_x_x1_3_9504  -> MUL_i8_i8_9508_inst;
ival1_3_9368  -> MUL_i8_i8_9508_inst;
MUL_i8_i8_9508_inst -> MUL_i8_i8_9508_wire;
  MUL_i8_i8_9514_inst [shape=diamond];
kval_x_x1_3_9504  -> MUL_i8_i8_9514_inst;
ival1_4_9399  -> MUL_i8_i8_9514_inst;
MUL_i8_i8_9514_inst -> MUL_i8_i8_9514_wire;
  MUX_9141_inst [shape=diamond];
row_done_9247  -> MUX_9141_inst;
ADD_u16_u16_9139_wire  -> MUX_9141_inst;
row_9130  -> MUX_9141_inst;
MUX_9141_inst -> MUX_9141_wire;
  MUX_9142_inst [shape=rectangle];
chl_done_flag_9262  -> MUX_9142_inst;
konst_9135_wire_constant  -> MUX_9142_inst;
MUX_9141_wire  -> MUX_9142_inst;
MUX_9142_inst -> MUX_9142_wire;
  MUX_9153_inst [shape=diamond];
col_done_9242  -> MUX_9153_inst;
konst_9149_wire_constant  -> MUX_9153_inst;
ADD_u16_u16_9152_wire  -> MUX_9153_inst;
MUX_9153_inst -> MUX_9153_wire;
  MUX_9155_inst [shape=rectangle];
num_done_9237  -> MUX_9155_inst;
MUX_9153_wire  -> MUX_9155_inst;
col_9143  -> MUX_9155_inst;
MUX_9155_inst -> MUX_9155_wire;
  MUX_9164_inst [shape=diamond];
num_done_9237  -> MUX_9164_inst;
konst_9160_wire_constant  -> MUX_9164_inst;
ADD_u2_u2_9163_wire  -> MUX_9164_inst;
MUX_9164_inst -> MUX_9164_wire;
  MUX_9166_inst [shape=rectangle];
chl_done_9232  -> MUX_9166_inst;
MUX_9164_wire  -> MUX_9166_inst;
num_9156  -> MUX_9166_inst;
MUX_9166_inst -> MUX_9166_wire;
  MUX_9178_inst [shape=rectangle];
chl_done_9232  -> MUX_9178_inst;
konst_9174_wire_constant  -> MUX_9178_inst;
ADD_u16_u16_9177_wire  -> MUX_9178_inst;
MUX_9178_inst -> MUX_9178_wire;
  MUX_9187_inst [shape=diamond];
chl_done_flag_9262  -> MUX_9187_inst;
konst_9185_wire_constant  -> MUX_9187_inst;
konst_9186_wire_constant  -> MUX_9187_inst;
MUX_9187_inst -> MUX_9187_wire;
  MUX_9300_inst [shape=diamond];
read_ip_9021_delayed_1_0_9295  -> MUX_9300_inst;
temp2_1_9288  -> MUX_9300_inst;
temp1_1_9292  -> MUX_9300_inst;
MUX_9300_inst -> iread1_9301;
  MUX_9328_inst [shape=diamond];
read_ip_9043_delayed_1_0_9323  -> MUX_9328_inst;
temp2_2_9316  -> MUX_9328_inst;
temp1_2_9320  -> MUX_9328_inst;
MUX_9328_inst -> iread2_9329;
  MUX_9356_inst [shape=diamond];
read_ip_9065_delayed_1_0_9351  -> MUX_9356_inst;
temp2_3_9344  -> MUX_9356_inst;
temp1_3_9348  -> MUX_9356_inst;
MUX_9356_inst -> iread3_9357;
  MUX_9386_inst [shape=diamond];
read_ip_9089_delayed_1_0_9379  -> MUX_9386_inst;
temp2_4_9372  -> MUX_9386_inst;
temp1_4_9376  -> MUX_9386_inst;
MUX_9386_inst -> MUX_9386_wire;
  MUX_9387_inst [shape=diamond];
mode_2_9123  -> MUX_9387_inst;
konst_9382_wire_constant  -> MUX_9387_inst;
MUX_9386_wire  -> MUX_9387_inst;
MUX_9387_inst -> iread4_9388;
  MUX_9430_inst [shape=diamond];
read_k_9127_delayed_1_0_9425  -> MUX_9430_inst;
tempk1_x_x1_9418  -> MUX_9430_inst;
tempk2_x_x1_9422  -> MUX_9430_inst;
MUX_9430_inst -> kread_x_x1_9431;
  MUX_9463_inst [shape=diamond];
read_k_9157_delayed_1_0_9458  -> MUX_9463_inst;
tempk1_x_x2_9451  -> MUX_9463_inst;
tempk2_x_x2_9455  -> MUX_9463_inst;
MUX_9463_inst -> kread_x_x2_9464;
  MUX_9498_inst [shape=diamond];
read_k_9189_delayed_1_0_9491  -> MUX_9498_inst;
tempk1_x_x3_9484  -> MUX_9498_inst;
tempk2_x_x3_9488  -> MUX_9498_inst;
MUX_9498_inst -> MUX_9498_wire;
  MUX_9499_inst [shape=diamond];
mode_2_9123  -> MUX_9499_inst;
konst_9494_wire_constant  -> MUX_9499_inst;
MUX_9498_wire  -> MUX_9499_inst;
MUX_9499_inst -> kread_x_x3_9500;
  NAND_u1_u1_9256_inst [shape=diamond];
out_done_flag_9252  -> NAND_u1_u1_9256_inst;
col_done_9242  -> NAND_u1_u1_9256_inst;
NAND_u1_u1_9256_inst -> store_kernel_9257;
  NOT_u1_u1_9126_inst [shape=diamond];
mode_2_9123  -> NOT_u1_u1_9126_inst;
NOT_u1_u1_9126_inst -> not_mode_2_9127;
  NOT_u1_u1_9204_inst [shape=diamond];
read_ip_9201  -> NOT_u1_u1_9204_inst;
NOT_u1_u1_9204_inst -> not_read_ip_9205;
  NOT_u1_u1_9226_inst [shape=diamond];
read_k_9223  -> NOT_u1_u1_9226_inst;
NOT_u1_u1_9226_inst -> not_read_k_9227;
  NOT_u1_u1_9562_inst [shape=diamond];
all_done_flag_9269  -> NOT_u1_u1_9562_inst;
NOT_u1_u1_9562_inst -> NOT_u1_u1_9562_wire;
  OR_u1_u1_9200_inst [shape=diamond];
EQ_u16_u1_9198_wire  -> OR_u1_u1_9200_inst;
nd_9194  -> OR_u1_u1_9200_inst;
OR_u1_u1_9200_inst -> read_ip_9201;
  RPIPE_conv_ip_generic1_9291_inst [shape=rectangle];
RPIPE_conv_ip_generic1_9291_inst -> temp1_1_9292;
  RPIPE_conv_ip_generic2_9319_inst [shape=rectangle];
RPIPE_conv_ip_generic2_9319_inst -> temp1_2_9320;
  RPIPE_conv_ip_generic3_9347_inst [shape=rectangle];
RPIPE_conv_ip_generic3_9347_inst -> temp1_3_9348;
  RPIPE_conv_ip_generic4_9375_inst [shape=rectangle];
RPIPE_conv_ip_generic4_9375_inst -> temp1_4_9376;
  RPIPE_conv_kp1_9421_inst [shape=rectangle];
RPIPE_conv_kp1_9421_inst -> tempk2_x_x1_9422;
  RPIPE_conv_kp2_9454_inst [shape=rectangle];
RPIPE_conv_kp2_9454_inst -> tempk2_x_x2_9455;
  RPIPE_conv_kp3_9487_inst [shape=rectangle];
RPIPE_conv_kp3_9487_inst -> tempk2_x_x3_9488;
  RPIPE_core_ip_generic1_9287_inst [shape=rectangle];
RPIPE_core_ip_generic1_9287_inst -> temp2_1_9288;
  RPIPE_core_ip_generic2_9315_inst [shape=rectangle];
RPIPE_core_ip_generic2_9315_inst -> temp2_2_9316;
  RPIPE_core_ip_generic3_9343_inst [shape=rectangle];
RPIPE_core_ip_generic3_9343_inst -> temp2_3_9344;
  RPIPE_core_ip_generic4_9371_inst [shape=rectangle];
RPIPE_core_ip_generic4_9371_inst -> temp2_4_9372;
  RPIPE_core_kp1_9417_inst [shape=rectangle];
RPIPE_core_kp1_9417_inst -> tempk1_x_x1_9418;
  RPIPE_core_kp2_9450_inst [shape=rectangle];
RPIPE_core_kp2_9450_inst -> tempk1_x_x2_9451;
  RPIPE_core_kp3_9483_inst [shape=rectangle];
RPIPE_core_kp3_9483_inst -> tempk1_x_x3_9484;
  SUB_u16_u16_9101_inst [shape=diamond];
rb  -> SUB_u16_u16_9101_inst;
konst_9100_wire_constant  -> SUB_u16_u16_9101_inst;
SUB_u16_u16_9101_inst -> num_row_9102;
  SUB_u16_u16_9106_inst [shape=diamond];
cb  -> SUB_u16_u16_9106_inst;
konst_9105_wire_constant  -> SUB_u16_u16_9106_inst;
SUB_u16_u16_9106_inst -> num_col_9107;
  SUB_u16_u16_9111_inst [shape=diamond];
chl_in_read  -> SUB_u16_u16_9111_inst;
konst_9110_wire_constant  -> SUB_u16_u16_9111_inst;
SUB_u16_u16_9111_inst -> chl_in_9112;
  SUB_u2_u2_9117_inst [shape=diamond];
type_cast_9115_wire  -> SUB_u2_u2_9117_inst;
konst_9116_wire_constant  -> SUB_u2_u2_9117_inst;
SUB_u2_u2_9117_inst -> ck_s_9118;
  UGE_u16_u1_9251_inst [shape=diamond];
row_9130  -> UGE_u16_u1_9251_inst;
num_row_9102  -> UGE_u16_u1_9251_inst;
UGE_u16_u1_9251_inst -> out_done_flag_9252;
  UGT_u2_u1_9212_inst [shape=diamond];
num_9156  -> UGT_u2_u1_9212_inst;
konst_9211_wire_constant  -> UGT_u2_u1_9212_inst;
UGT_u2_u1_9212_inst -> UGT_u2_u1_9212_wire;
  ULT_u16_u1_9209_inst [shape=diamond];
col_9143  -> ULT_u16_u1_9209_inst;
num_col_9107  -> ULT_u16_u1_9209_inst;
ULT_u16_u1_9209_inst -> ULT_u16_u1_9209_wire;
  WPIPE_acc_pipe1_9552_inst [shape=rectangle];
type_cast_9554_wire  -> WPIPE_acc_pipe1_9552_inst;
  WPIPE_acc_pipe2_9556_inst [shape=rectangle];
type_cast_9558_wire  -> WPIPE_acc_pipe2_9556_inst;
  WPIPE_conv_ip_generic1_9306_inst [shape=rectangle];
iread1_9301  -> WPIPE_conv_ip_generic1_9306_inst;
  WPIPE_conv_ip_generic2_9334_inst [shape=rectangle];
iread2_9329  -> WPIPE_conv_ip_generic2_9334_inst;
  WPIPE_conv_ip_generic3_9362_inst [shape=rectangle];
iread3_9357  -> WPIPE_conv_ip_generic3_9362_inst;
  WPIPE_conv_ip_generic4_9393_inst [shape=rectangle];
iread4_9388  -> WPIPE_conv_ip_generic4_9393_inst;
  WPIPE_conv_kp1_9535_inst [shape=rectangle];
kread_x_x1_9431  -> WPIPE_conv_kp1_9535_inst;
  WPIPE_conv_kp2_9542_inst [shape=rectangle];
kread_x_x2_9464  -> WPIPE_conv_kp2_9542_inst;
  WPIPE_conv_kp3_9549_inst [shape=rectangle];
kread_x_x3_9500  -> WPIPE_conv_kp3_9549_inst;
  W_read_ip_9021_delayed_1_0_9293_inst [shape=rectangle];
read_ip_9201  -> W_read_ip_9021_delayed_1_0_9293_inst;
W_read_ip_9021_delayed_1_0_9293_inst -> read_ip_9021_delayed_1_0_9295;
  W_read_ip_9043_delayed_1_0_9321_inst [shape=rectangle];
read_ip_9201  -> W_read_ip_9043_delayed_1_0_9321_inst;
W_read_ip_9043_delayed_1_0_9321_inst -> read_ip_9043_delayed_1_0_9323;
  W_read_ip_9065_delayed_1_0_9349_inst [shape=rectangle];
read_ip_9201  -> W_read_ip_9065_delayed_1_0_9349_inst;
W_read_ip_9065_delayed_1_0_9349_inst -> read_ip_9065_delayed_1_0_9351;
  W_read_ip_9089_delayed_1_0_9377_inst [shape=rectangle];
read_ip_9201  -> W_read_ip_9089_delayed_1_0_9377_inst;
W_read_ip_9089_delayed_1_0_9377_inst -> read_ip_9089_delayed_1_0_9379;
  W_read_k_9127_delayed_1_0_9423_inst [shape=rectangle];
read_k_9223  -> W_read_k_9127_delayed_1_0_9423_inst;
W_read_k_9127_delayed_1_0_9423_inst -> read_k_9127_delayed_1_0_9425;
  W_read_k_9157_delayed_1_0_9456_inst [shape=rectangle];
read_k_9223  -> W_read_k_9157_delayed_1_0_9456_inst;
W_read_k_9157_delayed_1_0_9456_inst -> read_k_9157_delayed_1_0_9458;
  W_read_k_9189_delayed_1_0_9489_inst [shape=rectangle];
read_k_9223  -> W_read_k_9189_delayed_1_0_9489_inst;
W_read_k_9189_delayed_1_0_9489_inst -> read_k_9189_delayed_1_0_9491;
  W_store_3_9233_delayed_1_0_9545_inst [shape=rectangle];
store_3_9414  -> W_store_3_9233_delayed_1_0_9545_inst;
W_store_3_9233_delayed_1_0_9545_inst -> store_3_9233_delayed_1_0_9547;
  W_store_kernel_9225_delayed_1_0_9531_inst [shape=rectangle];
store_kernel_9257  -> W_store_kernel_9225_delayed_1_0_9531_inst;
W_store_kernel_9225_delayed_1_0_9531_inst -> store_kernel_9225_delayed_1_0_9533;
  W_store_kernel_9229_delayed_1_0_9538_inst [shape=rectangle];
store_kernel_9257  -> W_store_kernel_9229_delayed_1_0_9538_inst;
W_store_kernel_9229_delayed_1_0_9538_inst -> store_kernel_9229_delayed_1_0_9540;
  W_write_input3_9095_delayed_1_0_9389_inst [shape=rectangle];
write_input3_9284  -> W_write_input3_9095_delayed_1_0_9389_inst;
W_write_input3_9095_delayed_1_0_9389_inst -> write_input3_9095_delayed_1_0_9391;
  W_write_input_9026_delayed_1_0_9302_inst [shape=rectangle];
write_input_9214  -> W_write_input_9026_delayed_1_0_9302_inst;
W_write_input_9026_delayed_1_0_9302_inst -> write_input_9026_delayed_1_0_9304;
  W_write_input_9048_delayed_1_0_9330_inst [shape=rectangle];
write_input_9214  -> W_write_input_9048_delayed_1_0_9330_inst;
W_write_input_9048_delayed_1_0_9330_inst -> write_input_9048_delayed_1_0_9332;
  W_write_input_9070_delayed_1_0_9358_inst [shape=rectangle];
write_input_9214  -> W_write_input_9070_delayed_1_0_9358_inst;
W_write_input_9070_delayed_1_0_9358_inst -> write_input_9070_delayed_1_0_9360;
  do_while_stmt_9128_branch [shape=rectangle];
NOT_u1_u1_9562_wire  -> do_while_stmt_9128_branch;
  phi_stmt_9130 [shape=rectangle];
type_cast_9133_wire_constant  -> phi_stmt_9130;
MUX_9142_wire  -> phi_stmt_9130;
phi_stmt_9130 -> row_9130;
  phi_stmt_9143 [shape=rectangle];
type_cast_9146_wire_constant  -> phi_stmt_9143;
MUX_9155_wire  -> phi_stmt_9143;
phi_stmt_9143 -> col_9143;
  phi_stmt_9156 [shape=rectangle];
MUX_9166_wire  -> phi_stmt_9156;
type_cast_9168_wire_constant  -> phi_stmt_9156;
phi_stmt_9156 -> num_9156;
  phi_stmt_9169 [shape=rectangle];
type_cast_9172_wire_constant  -> phi_stmt_9169;
MUX_9178_wire  -> phi_stmt_9169;
phi_stmt_9169 -> chl_9169;
  phi_stmt_9179 [shape=rectangle];
type_cast_9182_wire_constant  -> phi_stmt_9179;
ADD_u16_u16_9188_wire  -> phi_stmt_9179;
phi_stmt_9179 -> chl_out_var_9179;
  type_cast_9115_inst [shape=diamond];
ck  -> type_cast_9115_inst;
type_cast_9115_inst -> type_cast_9115_wire;
  type_cast_9311_inst [shape=diamond];
iread1_9301  -> type_cast_9311_inst;
type_cast_9311_inst -> ival1_1_9312;
  type_cast_9339_inst [shape=diamond];
iread2_9329  -> type_cast_9339_inst;
type_cast_9339_inst -> ival1_2_9340;
  type_cast_9367_inst [shape=diamond];
iread3_9357  -> type_cast_9367_inst;
type_cast_9367_inst -> ival1_3_9368;
  type_cast_9398_inst [shape=diamond];
iread4_9388  -> type_cast_9398_inst;
type_cast_9398_inst -> ival1_4_9399;
  type_cast_9434_inst [shape=diamond];
kread_x_x1_9431  -> type_cast_9434_inst;
type_cast_9434_inst -> kval_x_x1_1_9435;
  type_cast_9440_inst [shape=rectangle];
MUL_i8_i8_9439_wire  -> type_cast_9440_inst;
type_cast_9440_inst -> t_acc_val_x_x1_9441;
  type_cast_9446_inst [shape=rectangle];
MUL_i8_i8_9445_wire  -> type_cast_9446_inst;
type_cast_9446_inst -> t_acc_val_x_x4_9447;
  type_cast_9467_inst [shape=diamond];
kread_x_x2_9464  -> type_cast_9467_inst;
type_cast_9467_inst -> kval_x_x1_2_9468;
  type_cast_9473_inst [shape=rectangle];
MUL_i8_i8_9472_wire  -> type_cast_9473_inst;
type_cast_9473_inst -> t_acc_val_x_x2_9474;
  type_cast_9479_inst [shape=rectangle];
MUL_i8_i8_9478_wire  -> type_cast_9479_inst;
type_cast_9479_inst -> t_acc_val_x_x5_9480;
  type_cast_9503_inst [shape=diamond];
kread_x_x3_9500  -> type_cast_9503_inst;
type_cast_9503_inst -> kval_x_x1_3_9504;
  type_cast_9509_inst [shape=rectangle];
MUL_i8_i8_9508_wire  -> type_cast_9509_inst;
type_cast_9509_inst -> t_acc_val_x_x3_9510;
  type_cast_9515_inst [shape=rectangle];
MUL_i8_i8_9514_wire  -> type_cast_9515_inst;
type_cast_9515_inst -> t_acc_val_x_x6_9516;
  type_cast_9554_inst [shape=rectangle];
acc_val1_9523  -> type_cast_9554_inst;
type_cast_9554_inst -> type_cast_9554_wire;
  type_cast_9558_inst [shape=rectangle];
acc_val2_9530  -> type_cast_9558_inst;
type_cast_9558_inst -> type_cast_9558_wire;
}
