/home/ICer/my_ic/project/uart_demo_prj/src/glbl/glbl.v
/home/ICer/my_ic/project/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0.v
/home/ICer/my_ic/project/uart_demo_prj/src/ipcore/clk_wiz_0/clk_wiz_0_clk_wiz.v
/home/ICer/my_ic/project/uart_demo_prj/src/rtl/uart_rx.v
/home/ICer/my_ic/project/uart_demo_prj/src/rtl/uart_top.v
/home/ICer/my_ic/project/uart_demo_prj/src/rtl/uart_tx.v
/home/ICer/my_ic/project/uart_demo_prj/src/tb/uart_top_tb.v
/home/Xilinx/Vivado/2019.1/data/verilog/src/unisims/BUFG.v
/home/Xilinx/Vivado/2019.1/data/verilog/src/unisims/IBUF.v
/home/Xilinx/Vivado/2019.1/data/verilog/src/unisims/MMCME2_ADV.v
