Analysis & Synthesis report for 8bitbrain
Tue Feb 16 17:41:20 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|source_state
 10. State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_out_state
 11. State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_state
 12. State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|sm_almost_full
 13. State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst
 20. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
 21. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl
 22. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore
 23. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 24. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 25. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 26. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 27. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 28. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 29. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 30. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 31. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 32. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 33. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 34. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 35. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 36. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 37. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 38. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 39. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 40. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 41. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 42. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 43. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 44. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 45. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 46. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 47. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
 48. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
 49. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 50. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 51. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 52. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 53. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 54. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 55. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 56. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 57. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 58. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 59. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 60. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 61. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 62. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 63. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 64. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 65. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 66. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 67. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 68. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 69. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 70. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 71. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 72. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 73. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
 74. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
 75. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 76. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 77. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 78. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 79. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 80. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 81. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 82. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 83. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 84. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 85. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 86. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 87. Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
 88. Source assignments for wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
 89. Source assignments for wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
 90. Source assignments for wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
 91. Source assignments for wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
 92. Source assignments for wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
 93. Source assignments for wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
 94. Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst
 95. Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1
 96. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 97. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 98. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bps3:auto_generated
 99. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter
100. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter
101. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter
102. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter
103. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
104. Source assignments for sld_hub:sld_hub_inst
105. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
106. Parameter Settings for User Entity Instance: filter:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component
107. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink
108. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
109. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source
110. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore
111. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n
112. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n
113. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n
114. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n
115. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n
116. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n
117. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n
118. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n
119. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc8n
120. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n
121. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n
122. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n
123. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n
124. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n
125. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n
126. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n
127. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n
128. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n
129. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n
130. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc19n
131. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc20n
132. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc21n
133. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc22n
134. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc23n
135. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc24n
136. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc25n
137. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc26n
138. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc27n
139. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc28n
140. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc29n
141. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc30n
142. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc31n
143. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc32n
144. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc33n
145. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc34n
146. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc35n
147. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc36n
148. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_0_sym_add
149. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_1_sym_add
150. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_2_sym_add
151. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_3_sym_add
152. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_4_sym_add
153. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_5_sym_add
154. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_6_sym_add
155. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_7_sym_add
156. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_8_sym_add
157. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add
158. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add
159. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add
160. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add
161. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add
162. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add
163. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add
164. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add
165. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add
166. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add
167. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp
168. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram
169. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
170. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp
171. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram
172. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
173. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp
174. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram
175. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
176. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp
177. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram
178. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
179. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp
180. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram
181. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
182. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp
183. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram
184. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
185. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp
186. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram
187. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
188. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp
189. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram
190. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
191. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp
192. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram
193. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
194. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp
195. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram
196. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
197. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp
198. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram
199. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
200. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp
201. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram
202. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
203. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp
204. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram
205. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
206. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp
207. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram
208. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
209. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp
210. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram
211. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
212. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp
213. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram
214. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
215. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp
216. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram
217. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
218. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp
219. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram
220. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
221. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp
222. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram
223. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
224. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp
225. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram
226. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
227. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp
228. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram
229. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
230. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp
231. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram
232. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
233. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp
234. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram
235. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
236. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp
237. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram
238. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
239. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp
240. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram
241. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
242. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp
243. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram
244. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
245. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp
246. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram
247. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
248. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp
249. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram
250. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
251. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp
252. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram
253. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
254. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp
255. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram
256. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
257. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp
258. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram
259. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
260. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp
261. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram
262. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
263. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp
264. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram
265. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
266. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp
267. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram
268. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
269. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp
270. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram
271. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
272. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp
273. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram
274. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
275. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp
276. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram
277. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
278. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp
279. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram
280. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
281. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp
282. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram
283. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
284. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
285. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
286. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
287. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
288. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
289. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
290. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
291. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
292. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
293. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
294. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n
295. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
296. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n
297. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n
298. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
299. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
300. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
301. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
302. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
303. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
304. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
305. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
306. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
307. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
308. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n
309. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
310. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n
311. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n
312. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
313. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
314. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
315. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
316. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
317. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
318. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
319. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
320. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
321. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
322. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n
323. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
324. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n
325. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n
326. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n
327. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n
328. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n
329. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|mac_tl:Umtl
330. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|rnd_dat:Urnd
331. Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl
332. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3
333. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component
334. Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component
335. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4
336. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component
337. Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component
338. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5
339. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component
340. Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component
341. Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc
342. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
343. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
344. scfifo Parameter Settings by Entity Instance
345. altsyncram Parameter Settings by Entity Instance
346. Port Connectivity Checks: "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1"
347. SignalTap II Logic Analyzer Settings
348. Connections to In-System Debugging Instance "auto_signaltap_0"
349. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 16 17:41:20 2010        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; 8bitbrain                                    ;
; Top-level Entity Name              ; 8bitbrain                                    ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 860                                          ;
;     Total combinational functions  ; 559                                          ;
;     Dedicated logic registers      ; 635                                          ;
; Total registers                    ; 635                                          ;
; Total pins                         ; 31                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,560                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C8T144C8        ;                    ;
; Top-level entity name                                        ; 8bitbrain          ; 8bitbrain          ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+----------------------------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                 ;
+----------------------------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------------+
; controller.vhd                                     ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/controller.vhd                                                        ;
; 8bitbrain.bdf                                      ; yes             ; User Block Diagram/Schematic File        ; c:/workspace/8bitbrain/8bitbrain.bdf                                                         ;
; s2p.vhd                                            ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/s2p.vhd                                                               ;
; mixer.vhd                                          ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/mixer.vhd                                                             ;
; p2s.vhd                                            ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/p2s.vhd                                                               ;
; addrgen.vhd                                        ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/addrgen.vhd                                                           ;
; modulator.vhd                                      ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/modulator.vhd                                                         ;
; lpm_divide0.vhd                                    ; yes             ; User Wizard-Generated File               ; c:/workspace/8bitbrain/lpm_divide0.vhd                                                       ;
; fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd  ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd                     ;
; fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd                    ;
; filter2_st.v                                       ; yes             ; User Verilog HDL File                    ; c:/workspace/8bitbrain/filter2_st.v                                                          ;
; filter2_ast.vhd                                    ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/filter2_ast.vhd                                                       ;
; filter2.vhd                                        ; yes             ; User Wizard-Generated File               ; c:/workspace/8bitbrain/filter2.vhd                                                           ;
; filter.bdf                                         ; yes             ; User Block Diagram/Schematic File        ; c:/workspace/8bitbrain/filter.bdf                                                            ;
; lpm_dff0.tdf                                       ; yes             ; Auto-Found Wizard-Generated File         ; c:/workspace/8bitbrain/lpm_dff0.tdf                                                          ;
; lpm_ff.inc                                         ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.inc                                   ;
; lpm_ff.tdf                                         ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf                                   ;
; lpm_constant.inc                                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc                             ;
; aglobal90.inc                                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                ;
; auk_dspip_avalon_streaming_sink_fir_90.vhd         ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd       ;
; scfifo.tdf                                         ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/scfifo.tdf                                   ;
; a_regfifo.inc                                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_regfifo.inc                                ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_dpfifo.inc                                 ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_i2fifo.inc                                 ;
; a_fffifo.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_fffifo.inc                                 ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_f2fifo.inc                                 ;
; a_fffifo.tdf                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_fffifo.tdf                                 ;
; lpm_counter.inc                                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc                              ;
; lpm_compare.inc                                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc                              ;
; lpm_mux.inc                                        ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                                  ;
; a_fefifo.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_fefifo.inc                                 ;
; lpm_mux.tdf                                        ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;
; muxlut.inc                                         ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc                                   ;
; bypassff.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                                 ;
; altshift.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                                 ;
; db/mux_coc.tdf                                     ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/mux_coc.tdf                                                        ;
; db/mux_9oc.tdf                                     ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/mux_9oc.tdf                                                        ;
; lpm_counter.tdf                                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf                              ;
; lpm_decode.inc                                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                               ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;
; cmpconst.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc                                 ;
; dffeea.inc                                         ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc                                   ;
; alt_synch_counter.inc                              ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc                        ;
; alt_synch_counter_f.inc                            ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc                      ;
; alt_counter_f10ke.inc                              ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc                        ;
; alt_counter_stratix.inc                            ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;
; db/cntr_g6f.tdf                                    ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_g6f.tdf                                                       ;
; a_fefifo.tdf                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_fefifo.tdf                                 ;
; lpm_compare.tdf                                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.tdf                              ;
; comptree.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/comptree.inc                                 ;
; db/cmpr_mag.tdf                                    ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cmpr_mag.tdf                                                       ;
; auk_dspip_avalon_streaming_source_fir_90.vhd       ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd     ;
; auk_dspip_avalon_streaming_controller_fir_90.vhd   ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd ;
; tdl_da_lc.v                                        ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/tdl_da_lc.v                                      ;
; uadd_cen.v                                         ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/uadd_cen.v                                       ;
; ram_lut_cen.v                                      ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/ram_lut_cen.v                                    ;
; ram_2pt_var_cen.v                                  ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/ram_2pt_var_cen.v                                ;
; altsyncram.tdf                                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf                               ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                ;
; altrom.inc                                         ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                                   ;
; altram.inc                                         ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                                   ;
; altdpram.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                                 ;
; altqpram.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                                 ;
; db/altsyncram_i1t1.tdf                             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_i1t1.tdf                                                ;
; db/altsyncram_ljr1.tdf                             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_ljr1.tdf                                                ;
; filter2_coef_0.hex                                 ; yes             ; Auto-Found Memory Initialization File    ; c:/workspace/8bitbrain/filter2_coef_0.hex                                                    ;
; db/altsyncram_94t1.tdf                             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_94t1.tdf                                                ;
; db/altsyncram_cmr1.tdf                             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_cmr1.tdf                                                ;
; filter2_coef_1.hex                                 ; yes             ; Auto-Found Memory Initialization File    ; c:/workspace/8bitbrain/filter2_coef_1.hex                                                    ;
; db/altsyncram_cts1.tdf                             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_cts1.tdf                                                ;
; filter2_coef_2.hex                                 ; yes             ; Auto-Found Memory Initialization File    ; c:/workspace/8bitbrain/filter2_coef_2.hex                                                    ;
; sadd_lpm_cen.v                                     ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/sadd_lpm_cen.v                                   ;
; mac_tl.v                                           ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/mac_tl.v                                         ;
; rnd_dat.v                                          ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/rnd_dat.v                                        ;
; par_ctrl.v                                         ; yes             ; Encrypted Altera IP File                 ; c:/workspace/8bitbrain/fir_compiler-library/par_ctrl.v                                       ;
; wavegenerator.bdf                                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/workspace/8bitbrain/wavegenerator.bdf                                                     ;
; altsyncram0.tdf                                    ; yes             ; Auto-Found Wizard-Generated File         ; c:/workspace/8bitbrain/altsyncram0.tdf                                                       ;
; altsyncram.inc                                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc                               ;
; db/altsyncram_pra1.tdf                             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_pra1.tdf                                                ;
; square.mif                                         ; yes             ; Auto-Found Memory Initialization File    ; c:/workspace/8bitbrain/square.mif                                                            ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf                               ;
; abs_divider.inc                                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc                              ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc                          ;
; db/lpm_divide_gft.tdf                              ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/lpm_divide_gft.tdf                                                 ;
; db/sign_div_unsign_q8i.tdf                         ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/sign_div_unsign_q8i.tdf                                            ;
; db/alt_u_div_8nf.tdf                               ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf                                                  ;
; db/add_sub_lkc.tdf                                 ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/add_sub_lkc.tdf                                                    ;
; db/add_sub_mkc.tdf                                 ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/add_sub_mkc.tdf                                                    ;
; pzdyqx.vhd                                         ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd                                   ;
; sld_signaltap.vhd                                  ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;
; sld_ela_control.vhd                                ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;
; LPM_SHIFTREG.tdf                                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf                             ;
; sld_mbpmg.vhd                                      ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;
; sld_ela_trigger_flow_mgr.vhd                       ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                 ;
; sld_buffer_manager.vhd                             ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;
; db/altsyncram_bps3.tdf                             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_bps3.tdf                                                ;
; altdpram.tdf                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf                                 ;
; memmodes.inc                                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/others/maxplus2/memmodes.inc                               ;
; a_hdffe.inc                                        ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_hdffe.inc                                  ;
; alt_le_rden_reg.inc                                ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;
; db/mux_aoc.tdf                                     ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/mux_aoc.tdf                                                        ;
; lpm_decode.tdf                                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.tdf                               ;
; declut.inc                                         ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/declut.inc                                   ;
; db/decode_rqf.tdf                                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/decode_rqf.tdf                                                     ;
; db/cntr_pbi.tdf                                    ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_pbi.tdf                                                       ;
; db/cmpr_9cc.tdf                                    ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cmpr_9cc.tdf                                                       ;
; db/cntr_02j.tdf                                    ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_02j.tdf                                                       ;
; db/cntr_sbi.tdf                                    ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_sbi.tdf                                                       ;
; db/cmpr_8cc.tdf                                    ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cmpr_8cc.tdf                                                       ;
; db/cntr_gui.tdf                                    ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_gui.tdf                                                       ;
; db/cmpr_5cc.tdf                                    ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cmpr_5cc.tdf                                                       ;
; sld_rom_sr.vhd                                     ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;
; sld_hub.vhd                                        ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd                                  ;
+----------------------------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 860                      ;
;                                             ;                          ;
; Total combinational functions               ; 559                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 234                      ;
;     -- 3 input functions                    ; 159                      ;
;     -- <=2 input functions                  ; 166                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 503                      ;
;     -- arithmetic mode                      ; 56                       ;
;                                             ;                          ;
; Total registers                             ; 635                      ;
;     -- Dedicated logic registers            ; 635                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 31                       ;
; Total memory bits                           ; 2560                     ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 368                      ;
; Total fan-out                               ; 3967                     ;
; Average fan-out                             ; 3.17                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |8bitbrain                                                                                           ; 559 (2)           ; 635 (0)      ; 2560        ; 0            ; 0       ; 0         ; 31   ; 0            ; |8bitbrain                                                                                                                                                                                                                                                                                               ; work         ;
;    |pzdyqx:nabboc|                                                                                   ; 118 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|pzdyqx:nabboc                                                                                                                                                                                                                                                                                 ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                 ; 118 (9)           ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                    ; work         ;
;          |CJQJ5354:TWMW7206|                                                                         ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                                                                                                                                                                                                  ; work         ;
;          |MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|                               ; 53 (22)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1                                                                                                                                                                                        ; work         ;
;             |CJQJ5354:AJQA6937|                                                                      ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|CJQJ5354:AJQA6937                                                                                                                                                                      ; work         ;
;          |PZMU7345:HHRH5434|                                                                         ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                                                                                                                                                                                                  ; work         ;
;          |VELJ8121:JDCF0099|                                                                         ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                                                                                                                                                                                                  ; work         ;
;    |s2p:inst|                                                                                        ; 44 (44)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|s2p:inst                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 134 (94)          ; 91 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                  ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 261 (1)           ; 451 (0)      ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 260 (19)          ; 451 (146)    ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;             |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_bps3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bps3:auto_generated                                                                                                                                           ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 48 (1)            ; 116 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 40 (0)            ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 40 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 7 (7)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 81 (8)            ; 67 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_pbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pbi:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bps3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 20           ; 128          ; 20           ; 2560 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+--------------+---------+--------------+---------------+--------------------------------------+------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type  ; Entity Instance                      ; IP Include File                    ;
+--------+--------------+---------+--------------+---------------+--------------------------------------+------------------------------------+
; Altera ; FIR Compiler ; 9.0     ; Feb 2009     ; OpenCore Plus ; |8bitbrain|filter:inst4|filter2:inst ; c:/workspace/8bitbrain/filter2.vhd ;
+--------+--------------+---------+--------------+---------------+--------------------------------------+------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                      ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                       ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                       ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                       ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                       ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                       ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+-----------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal             ;
+------------------------------------+--------------------------------+------------------------------------+-----------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                 ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                 ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                 ;
+------------------------------------+--------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                          ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                         ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                         ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                         ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                         ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                         ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|sm_almost_full ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name      ; state_af                                                                                                                                                                  ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_naf ; 0                                                                                                                                                                         ;
; state_af  ; 1                                                                                                                                                                         ;
+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                   ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                             ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                             ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                             ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[12]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[12]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[11]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[11]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[10]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[10]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[9]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[9]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[8]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[8]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[7]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[7]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[6]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[6]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[5]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[5]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[4]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[4]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[3]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[3]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[2]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[2]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[1]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[1]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[0]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[0]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[12]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[12]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[12]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[12]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[12]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[12]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[12]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[12]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[11]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[11]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[11]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[11]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[11]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[11]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[11]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[11]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[10]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[10]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[10]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[10]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[10]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[10]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[10]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[10]                                         ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[9]                                           ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[9]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[9]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[9]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[9]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[9]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[9]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[9]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[8]                                           ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[8]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[8]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[8]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[8]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[8]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[8]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[8]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[7]                                           ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[7]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[7]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[7]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[7]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[7]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[7]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[7]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[6]                                           ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[6]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[6]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[6]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[6]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[6]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[6]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[6]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[5]                                           ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[5]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[5]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[5]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[5]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[5]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[5]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[5]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[4]                                           ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[4]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[4]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[4]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[4]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[4]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[4]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[4]                                          ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[3]                                           ; Lost fanout                                                                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[3]                                          ; Lost fanout                                                                                                                                                 ;
; Total Number of Removed Registers = 1056                                                                                                        ;                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; Total Number of Removed Registers = 15                                                                                                          ;                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc36n|data_out[0]                                                                                    ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc35n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc34n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc33n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc32n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc31n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc30n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc29n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc28n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc27n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc26n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc25n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc24n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc23n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc22n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc21n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc20n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc19n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n|data_out[0],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc8n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[0],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0],                         ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[0],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[0]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[12]                                                                                        ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n|data_out[4],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n|data_out[5],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n|data_out[6],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n|data_out[7],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n|data_out[8],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n|data_out[9],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n|data_out[10],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n|data_out[11],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|stall_reg                                                                                            ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[2]              ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst|tmp_addr[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst|tmp_addr[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst|tmp_addr[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst|tmp_addr[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst|tmp_addr[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst|tmp_addr[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst|tmp_addr[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[15],                                 ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[14]                                  ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[2]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|tmp_addr[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst7|tmp_addr[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[15],                                ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[14]                                 ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[2]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|tmp_addr[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst6|tmp_addr[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[15],                                ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[14]                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[12]                                                                                        ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n|data_out[4],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n|data_out[5],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n|data_out[6],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n|data_out[7],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n|data_out[8],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n|data_out[9],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n|data_out[10],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n|data_out[11]                                                                                                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[12]                                                                                         ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n|data_out[4],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n|data_out[5],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n|data_out[6],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n|data_out[7],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n|data_out[8],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n|data_out[9],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n|data_out[10],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n|data_out[11]                                                                                                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[12]                                                                                        ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n|data_out[4],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n|data_out[5],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n|data_out[6],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n|data_out[7],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n|data_out[8],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n|data_out[9],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n|data_out[10],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n|data_out[11]                                                                                                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[12]                                                                                        ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n|data_out[4],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n|data_out[5],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n|data_out[6],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n|data_out[7],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n|data_out[8],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n|data_out[9],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n|data_out[10],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n|data_out[11]                                                                                                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[12]                                                                                        ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n|data_out[4],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n|data_out[5],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n|data_out[6],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n|data_out[7],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n|data_out[8],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n|data_out[9],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n|data_out[10],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n|data_out[11]                                                                                                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[12]                                                                                        ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n|data_out[4],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n|data_out[5],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n|data_out[6],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n|data_out[7],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n|data_out[8],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n|data_out[9],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n|data_out[10],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n|data_out[11]                                                                                                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[12]                                                                                        ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n|data_out[4],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n|data_out[5],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n|data_out[6],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n|data_out[7],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n|data_out[8],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n|data_out[9],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n|data_out[10],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n|data_out[11]                                                                                                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[12]                                                                                        ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n|data_out[4],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n|data_out[5],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n|data_out[6],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n|data_out[7],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n|data_out[8],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n|data_out[9],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n|data_out[10],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n|data_out[11]                                                                                                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[12]                                                                                        ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n|data_out[4],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n|data_out[5],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n|data_out[6],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n|data_out[7],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n|data_out[8],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n|data_out[9],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n|data_out[10],                                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n|data_out[11]                                                                                                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_0_sym_add|res[12]                                                                                         ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[4],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[5],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[7],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[8],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[9],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[10],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n|data_out[11]                                                                                                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_1_sym_add|res[12]                                                                                         ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n|data_out[4],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n|data_out[5],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n|data_out[6],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n|data_out[7],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n|data_out[8],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n|data_out[9],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n|data_out[10],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n|data_out[11]                                                                                                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_2_sym_add|res[12]                                                                                         ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n|data_out[4],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n|data_out[5],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n|data_out[6],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n|data_out[7],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n|data_out[8],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n|data_out[9],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n|data_out[10],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n|data_out[11]                                                                                                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_3_sym_add|res[12]                                                                                         ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n|data_out[4],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n|data_out[5],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n|data_out[6],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n|data_out[7],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n|data_out[8],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n|data_out[9],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n|data_out[10],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n|data_out[11]                                                                                                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_4_sym_add|res[12]                                                                                         ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n|data_out[4],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n|data_out[5],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n|data_out[6],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n|data_out[7],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n|data_out[8],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n|data_out[9],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n|data_out[10],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n|data_out[11]                                                                                                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_5_sym_add|res[12]                                                                                         ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n|data_out[4],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n|data_out[5],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n|data_out[6],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n|data_out[7],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n|data_out[8],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n|data_out[9],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n|data_out[10],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n|data_out[11]                                                                                                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_6_sym_add|res[12]                                                                                         ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n|data_out[4],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n|data_out[5],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n|data_out[6],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n|data_out[7],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n|data_out[8],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n|data_out[9],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n|data_out[10],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n|data_out[11]                                                                                                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_7_sym_add|res[12]                                                                                         ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n|data_out[4],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n|data_out[5],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n|data_out[6],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n|data_out[7],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n|data_out[8],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n|data_out[9],                                                                                                        ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n|data_out[10],                                                                                                       ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n|data_out[11]                                                                                                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|valid_ctrl_int1                                                                         ; Stuck at GND              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl|done,                                                                                                                     ;
;                                                                                                                                                                                                ; due to stuck port data_in ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl|done_early,                                                                                                               ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl|cnt[3],                                                                                                                   ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl|cnt[2],                                                                                                                   ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl|cnt[1],                                                                                                                   ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                                    ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]     ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11],                    ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[11],                    ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[11],                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated|safe_q[2], ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated|safe_q[1]  ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|sink_start                                                                                  ; Stuck at VCC              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_valid_s,                                                                                          ;
;                                                                                                                                                                                                ; due to stuck port data_in ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|valid_ctrl_int,                                                                                             ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|sink_stall_reg,                                                                                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated|safe_q[0]  ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[8]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10],                             ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9],                              ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[8]                                     ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]      ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[6],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[6]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]      ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[5]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]      ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[4],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[4]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]      ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[3]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]      ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[2],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[2]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]      ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[1],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[1]                        ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[8]              ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10],                              ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9],                               ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[8]                                      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[8]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10],                             ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9],                              ;
;                                                                                                                                                                                                ;                           ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[8]                                     ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]     ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10],                    ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[10],                    ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[10]                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]      ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[9],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[9]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]      ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[8],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[8]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]      ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[7],                     ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[7]                        ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3]             ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[17],                                ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[16]                                 ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[1]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[13],                                ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[12]                                 ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[11],                                ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[10]                                 ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[11],                                ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[10]                                 ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[1]              ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[13],                                 ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[12]                                  ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0]              ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[11],                                 ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[10]                                  ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[1]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[13],                                ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[12]                                 ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3]             ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[17],                                ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[16]                                 ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3]              ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[17],                                 ;
;                                                                                                                                                                                                ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[16]                                  ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[11],                      ;
;                                                                                                                                                                                                ;                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|at_sink_ready_s                                                                                                 ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|packet_error_s[0]                                                                           ; Stuck at GND              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl|source_packet_error[0],                                                                              ;
;                                                                                                                                                                                                ; due to stuck port data_in ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|was_stalled                                                                                                 ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11]                              ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                    ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6]             ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]                              ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                    ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7]             ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11]                              ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                    ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7]              ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11]                               ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                    ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6]              ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]                               ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                    ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[10]                       ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[9]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[8]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[7]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[6]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[5]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[4]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[3]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[2]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[1]                        ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]  ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]|dffs[0]                        ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6]             ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]                              ;
;                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                    ;
; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full    ; Lost Fanouts              ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 635   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 253   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 294   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; s2p:inst|io_en[3]                                                                                                                      ; 3       ;
; s2p:inst|io_clk_cnt[0]                                                                                                                 ; 6       ;
; s2p:inst|cs_cnt[0]                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_hub:sld_hub_inst|tdo                                                                                                               ; 2       ;
; Total number of inverted registers = 12                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |8bitbrain|s2p:inst|cs_cnt[9]                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |8bitbrain|s2p:inst|io_clk_cnt[1]                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|s2p:inst|io_en[0]                                                                                                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |8bitbrain|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|shadow_irf_reg[2][6]                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|shadow_irf_reg[1][6]                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irsr_reg[7]                                                                                               ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst ;
+-----------------+-------+------+----------------------------------------------+
; Assignment      ; Value ; From ; To                                           ;
+-----------------+-------+------+----------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                            ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                            ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                            ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                            ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                            ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                            ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                            ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                            ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                            ;
+-----------------+-------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                           ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; stall_reg                                                                                         ;
; MAX_FANOUT        ; 500   ; -    ; stall_reg                                                                                         ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore ;
+-----------------+-------+------+-----------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                               ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                               ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                               ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                               ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                               ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                               ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                               ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                               ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; POWER_UP_LEVEL               ; LOW   ; -    ; -                   ;
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -                   ;
; MESSAGE_DISABLE              ; 17048 ; -    ; -                   ;
+------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1 ;
+------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                ;
+------------+-------+------+---------------------------------------------------------------------------------------------------+
; CUT        ; ON    ; -    ; EPEO2888_7                                                                                        ;
; CUT        ; ON    ; -    ; lcell:LJMV0916_0                                                                                  ;
; CUT        ; ON    ; -    ; EPEO2888_0                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_1                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_2                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_3                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_4                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_5                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_6                                                                                        ;
; CUT        ; ON    ; -    ; lcell:WCRO7487_0                                                                                  ;
+------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bps3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component ;
+------------------------+------------+------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                       ;
+------------------------+------------+------------------------------------------------------------+
; LPM_WIDTH              ; 12         ; Untyped                                                    ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                    ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                    ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                             ;
+------------------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink ;
+------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value      ; Type                                                                                                            ;
+------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; width_g          ; 12         ; Signed Integer                                                                                                  ;
; packet_size_g    ; 1          ; Signed Integer                                                                                                  ;
; fifo_depth_g     ; 7          ; Signed Integer                                                                                                  ;
; min_data_count_g ; 2          ; Signed Integer                                                                                                  ;
; pfc_mode_g       ; false      ; Enumerated                                                                                                      ;
; sop_eop_calc_g   ; false      ; Enumerated                                                                                                      ;
; family_g         ; Cyclone II ; String                                                                                                          ;
; mem_type_g       ; Auto       ; String                                                                                                          ;
+------------------+------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                                              ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON         ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF        ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON         ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF        ; IGNORE_CASCADE                                                                                                                                    ;
; lpm_width               ; 14         ; Signed Integer                                                                                                                                    ;
; LPM_NUMWORDS            ; 7          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHU              ; 3          ; Signed Integer                                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF        ; Untyped                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF        ; Untyped                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF        ; Untyped                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF        ; Untyped                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON         ; Untyped                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 5          ; Signed Integer                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 1          ; Signed Integer                                                                                                                                    ;
; USE_EAB                 ; OFF        ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5          ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone II ; Untyped                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5          ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER          ; NOTHING    ; Untyped                                                                                                                                           ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 12    ; Signed Integer                                                                                                            ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                            ;
; have_counter_g  ; false ; Enumerated                                                                                                                ;
; counter_limit_g ; 4     ; Signed Integer                                                                                                            ;
; multi_channel_g ; true  ; Enumerated                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 12    ; Signed Integer                                                                                ;
; COEF_WIDTH     ; 12    ; Signed Integer                                                                                ;
; ACCUM_WIDTH    ; 27    ; Signed Integer                                                                                ;
; MSB_RM         ; 0     ; Signed Integer                                                                                ;
; LSB_RM         ; 15    ; Signed Integer                                                                                ;
; WIDTH_SAT      ; 12    ; Signed Integer                                                                                ;
; TOT_WIDTH      ; 27    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc8n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc19n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc20n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc21n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc22n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc23n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc24n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc25n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc26n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc27n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc28n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc29n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc30n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc31n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc32n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc33n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc34n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc35n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc36n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_0_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_1_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_2_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_3_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_4_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_5_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_6_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_7_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_8_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                     ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                      ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                      ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                      ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                      ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                      ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                      ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                      ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                      ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                                                                      ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_0.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                             ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                   ;
; addr_width             ; 8                  ; Signed Integer                                                                                   ;
; depth                  ; 256                ; Signed Integer                                                                                   ;
; init_file              ; filter2_coef_0.hex ; String                                                                                           ;
; mem_core               ; M4K                ; String                                                                                           ;
; device_family          ; STRATIX            ; String                                                                                           ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                           ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                 ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                       ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                       ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                       ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                               ;
; MEM_CORE               ; M4K                ; String                                                                                                               ;
; device_family          ; STRATIX            ; String                                                                                                               ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                               ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                             ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                   ;
; addr_width             ; 8                  ; Signed Integer                                                                                   ;
; depth                  ; 256                ; Signed Integer                                                                                   ;
; init_file              ; filter2_coef_0.hex ; String                                                                                           ;
; mem_core               ; M4K                ; String                                                                                           ;
; device_family          ; STRATIX            ; String                                                                                           ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                           ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                 ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                       ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                       ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                       ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                               ;
; MEM_CORE               ; M4K                ; String                                                                                                               ;
; device_family          ; STRATIX            ; String                                                                                                               ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                               ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                             ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; data_width             ; 9                  ; Signed Integer                                                                                   ;
; addr_width             ; 8                  ; Signed Integer                                                                                   ;
; depth                  ; 256                ; Signed Integer                                                                                   ;
; init_file              ; filter2_coef_0.hex ; String                                                                                           ;
; mem_core               ; M4K                ; String                                                                                           ;
; device_family          ; STRATIX            ; String                                                                                           ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                           ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                 ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                       ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                       ;
; DATA_WIDTH             ; 9                  ; Signed Integer                                                                                                       ;
; INIT_FILE              ; filter2_coef_0.hex ; String                                                                                                               ;
; MEM_CORE               ; M4K                ; String                                                                                                               ;
; device_family          ; STRATIX            ; String                                                                                                               ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                               ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; filter2_coef_0.hex   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_i1t1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 8                  ; Signed Integer                                                                                  ;
; depth                  ; 256                ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_1.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                             ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                   ;
; addr_width             ; 8                  ; Signed Integer                                                                                   ;
; depth                  ; 256                ; Signed Integer                                                                                   ;
; init_file              ; filter2_coef_1.hex ; String                                                                                           ;
; mem_core               ; M4K                ; String                                                                                           ;
; device_family          ; STRATIX            ; String                                                                                           ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                           ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                 ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                       ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                       ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                       ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                               ;
; MEM_CORE               ; M4K                ; String                                                                                                               ;
; device_family          ; STRATIX            ; String                                                                                                               ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                               ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                             ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                   ;
; addr_width             ; 8                  ; Signed Integer                                                                                   ;
; depth                  ; 256                ; Signed Integer                                                                                   ;
; init_file              ; filter2_coef_1.hex ; String                                                                                           ;
; mem_core               ; M4K                ; String                                                                                           ;
; device_family          ; STRATIX            ; String                                                                                           ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                           ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                 ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                       ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                       ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                       ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                               ;
; MEM_CORE               ; M4K                ; String                                                                                                               ;
; device_family          ; STRATIX            ; String                                                                                                               ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                               ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                             ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                   ;
; addr_width             ; 8                  ; Signed Integer                                                                                   ;
; depth                  ; 256                ; Signed Integer                                                                                   ;
; init_file              ; filter2_coef_1.hex ; String                                                                                           ;
; mem_core               ; M4K                ; String                                                                                           ;
; device_family          ; STRATIX            ; String                                                                                           ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                           ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                 ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 256                ; Signed Integer                                                                                                       ;
; DEPTH_ADDR             ; 8                  ; Signed Integer                                                                                                       ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                       ;
; INIT_FILE              ; filter2_coef_1.hex ; String                                                                                                               ;
; MEM_CORE               ; M4K                ; String                                                                                                               ;
; device_family          ; STRATIX            ; String                                                                                                               ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                               ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; filter2_coef_1.hex   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_94t1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                            ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                  ;
; addr_width             ; 2                  ; Signed Integer                                                                                  ;
; depth                  ; 4                  ; Signed Integer                                                                                  ;
; init_file              ; filter2_coef_2.hex ; String                                                                                          ;
; mem_core               ; M4K                ; String                                                                                          ;
; device_family          ; STRATIX            ; String                                                                                          ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                          ;
+------------------------+--------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                      ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                      ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                      ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                              ;
; MEM_CORE               ; M4K                ; String                                                                                                              ;
; device_family          ; STRATIX            ; String                                                                                                              ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                              ;
+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                        ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                        ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                               ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                             ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                   ;
; addr_width             ; 2                  ; Signed Integer                                                                                   ;
; depth                  ; 4                  ; Signed Integer                                                                                   ;
; init_file              ; filter2_coef_2.hex ; String                                                                                           ;
; mem_core               ; M4K                ; String                                                                                           ;
; device_family          ; STRATIX            ; String                                                                                           ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                           ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                 ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                       ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                       ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                       ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                               ;
; MEM_CORE               ; M4K                ; String                                                                                                               ;
; device_family          ; STRATIX            ; String                                                                                                               ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                               ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                             ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                   ;
; addr_width             ; 2                  ; Signed Integer                                                                                   ;
; depth                  ; 4                  ; Signed Integer                                                                                   ;
; init_file              ; filter2_coef_2.hex ; String                                                                                           ;
; mem_core               ; M4K                ; String                                                                                           ;
; device_family          ; STRATIX            ; String                                                                                           ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                           ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                 ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                       ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                       ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                       ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                               ;
; MEM_CORE               ; M4K                ; String                                                                                                               ;
; device_family          ; STRATIX            ; String                                                                                                               ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                               ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                             ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
; data_width             ; 13                 ; Signed Integer                                                                                   ;
; addr_width             ; 2                  ; Signed Integer                                                                                   ;
; depth                  ; 4                  ; Signed Integer                                                                                   ;
; init_file              ; filter2_coef_2.hex ; String                                                                                           ;
; mem_core               ; M4K                ; String                                                                                           ;
; device_family          ; STRATIX            ; String                                                                                           ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                           ;
+------------------------+--------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value              ; Type                                                                                                                 ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
; DEPTH                  ; 4                  ; Signed Integer                                                                                                       ;
; DEPTH_ADDR             ; 2                  ; Signed Integer                                                                                                       ;
; DATA_WIDTH             ; 13                 ; Signed Integer                                                                                                       ;
; INIT_FILE              ; filter2_coef_2.hex ; String                                                                                                               ;
; MEM_CORE               ; M4K                ; String                                                                                                               ;
; device_family          ; STRATIX            ; String                                                                                                               ;
; READ_DURING_WRITE_MODE ; OLD_DATA           ; String                                                                                                               ;
+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                         ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                                                                         ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; filter2_coef_2.hex   ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; STRATIX              ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_cts1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 27    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 27    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 28    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 27    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 27    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 28    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 25    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 26    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 27    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 27    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 28    ; Signed Integer                                                                                                                  ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 29    ; Signed Integer                                                                                                                ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 29    ; Signed Integer                                                                                                                ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 30    ; Signed Integer                                                                                                                ;
; PIPE_DEPTH     ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|mac_tl:Umtl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 31    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|rnd_dat:Urnd ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; IN_WIDTH       ; 27    ; Signed Integer                                                                                             ;
; LOSE_BITS      ; 15    ; Signed Integer                                                                                             ;
; IN_1           ; 26    ; Signed Integer                                                                                             ;
; LOSE_B_1       ; 14    ; Signed Integer                                                                                             ;
; LOSE_B_2       ; 13    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; REG_LEN        ; 10    ; Signed Integer                                                                                               ;
; REG_BIT        ; 4     ; Signed Integer                                                                                               ;
; CH_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; NUM_CH         ; 1     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; square.mif           ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_pra1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                       ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_gft ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; square.mif           ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_pra1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                        ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_gft ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; square.mif           ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_pra1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                        ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_gft ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc     ;
+----------------+----------------------------------+----------------+
; Parameter Name ; Value                            ; Type           ;
+----------------+----------------------------------+----------------+
; pzdyqx0        ; 8                                ; Untyped        ;
; pzdyqx9        ; 1                                ; Signed Integer ;
; SLD_NODE_INFO  ; 552448                           ; Signed Integer ;
; pzdyqx5        ; 1                                ; Untyped        ;
; pzdyqx6        ; 01101010111101110000000000010010 ; Untyped        ;
; pzdyqx1        ; 3600                             ; Untyped        ;
; pzdyqx3        ; 12                               ; Untyped        ;
; pzdyqx2        ; 0                                ; Untyped        ;
; pzdyqx4        ; 1                                ; Untyped        ;
+----------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 20                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 20                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                ; Signed Integer ;
; sld_node_crc_hiword                             ; 31610                                                                             ; Untyped        ;
; sld_node_crc_loword                             ; 15383                                                                             ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                 ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                               ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                              ; String         ;
; sld_state_bits                                  ; 11                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                 ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                              ; String         ;
; sld_inversion_mask_length                       ; 81                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                ; Untyped         ;
; node_info                ; 0011000000000000011011100000000000000000000010000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                           ;
; Entity Instance            ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 14                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 7                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                         ;
;     -- USE_EAB             ; OFF                                                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 42                                                                                                                                                    ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 9                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 13                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                              ;
; Entity Instance                           ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
; Entity Instance                           ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
; Entity Instance                           ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1"                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; numer[17..16] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[15..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[5..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; remain        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 20                  ; 20               ; 128          ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                   ;
+------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details                                                                                                                                                        ;
+------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk               ; N/A                                                                                                                                                            ;
; cs         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cs         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_in[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[0]        ; N/A                                                                                                                                                            ;
; data_in[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[0]        ; N/A                                                                                                                                                            ;
; data_in[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[1]        ; N/A                                                                                                                                                            ;
; data_in[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[1]        ; N/A                                                                                                                                                            ;
; data_in[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[2]        ; N/A                                                                                                                                                            ;
; data_in[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[2]        ; N/A                                                                                                                                                            ;
; data_in[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[3]        ; N/A                                                                                                                                                            ;
; data_in[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[3]        ; N/A                                                                                                                                                            ;
; data_in[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[4]        ; N/A                                                                                                                                                            ;
; data_in[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[4]        ; N/A                                                                                                                                                            ;
; data_in[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[5]        ; N/A                                                                                                                                                            ;
; data_in[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[5]        ; N/A                                                                                                                                                            ;
; data_in[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[6]        ; N/A                                                                                                                                                            ;
; data_in[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[6]        ; N/A                                                                                                                                                            ;
; data_in[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[7]        ; N/A                                                                                                                                                            ;
; data_in[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[7]        ; N/A                                                                                                                                                            ;
; data_in[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[8]        ; N/A                                                                                                                                                            ;
; data_in[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[8]        ; N/A                                                                                                                                                            ;
; data_in[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[9]        ; N/A                                                                                                                                                            ;
; data_in[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; data_in[9]        ; N/A                                                                                                                                                            ;
; ioclk      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ioclk      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[0]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[0]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[1]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[1]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[2]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[2]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[3]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[3]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[4]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[4]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[5]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[5]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[6]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[6]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[7]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; s1[7]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
+------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 16 17:40:55 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-arch
    Info: Found entity 1: controller
Info: Found 1 design units, including 1 entities, in source file 8bitbrain.bdf
    Info: Found entity 1: 8bitbrain
Info: Found 2 design units, including 1 entities, in source file s2p.vhd
    Info: Found design unit 1: s2p-arch
    Info: Found entity 1: s2p
Info: Found 2 design units, including 1 entities, in source file mixer.vhd
    Info: Found design unit 1: mixer-arch
    Info: Found entity 1: mixer
Info: Found 2 design units, including 1 entities, in source file p2s.vhd
    Info: Found design unit 1: p2s-arch
    Info: Found entity 1: p2s
Info: Found 2 design units, including 1 entities, in source file addrgen.vhd
    Info: Found design unit 1: addrgen-arch
    Info: Found entity 1: addrgen
Info: Found 2 design units, including 1 entities, in source file modulator.vhd
    Info: Found design unit 1: modulator-arch
    Info: Found entity 1: modulator
Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info: Found design unit 1: lpm_divide0-SYN
    Info: Found entity 1: lpm_divide0
Info: Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd
    Info: Found design unit 1: auk_dspip_lib_pkg_fir_90
Info: Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd
    Info: Found design unit 1: auk_dspip_math_pkg_fir_90
    Info: Found design unit 2: auk_dspip_math_pkg_fir_90-body
Info: Found 1 design units, including 1 entities, in source file filter2_st.v
    Info: Found entity 1: filter2_st
Info: Found 2 design units, including 1 entities, in source file filter2_ast.vhd
    Info: Found design unit 1: filter2_ast-struct
    Info: Found entity 1: filter2_ast
Info: Found 2 design units, including 1 entities, in source file filter2.vhd
    Info: Found design unit 1: filter2-SYN
    Info: Found entity 1: filter2
Info: Found 1 design units, including 1 entities, in source file filter.bdf
    Info: Found entity 1: filter
Info: Elaborating entity "8bitbrain" for the top level hierarchy
Warning: Block or symbol "s2p" of instance "inst" overlaps another block or symbol
Warning: Block or symbol "controller" of instance "inst1" overlaps another block or symbol
Info: Elaborating entity "s2p" for hierarchy "s2p:inst"
Info: Elaborating entity "p2s" for hierarchy "p2s:inst5"
Warning (10541): VHDL Signal Declaration warning at p2s.vhd(9): used implicit default value for signal "cs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at p2s.vhd(9): used implicit default value for signal "ioclk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at p2s.vhd(9): used implicit default value for signal "data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at p2s.vhd(14): used implicit default value for signal "io_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "filter" for hierarchy "filter:inst4"
Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_dff0
Info: Elaborating entity "lpm_dff0" for hierarchy "filter:inst4|lpm_dff0:inst3"
Info: Elaborating entity "lpm_ff" for hierarchy "filter:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "filter:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "filter:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_FF"
    Info: Parameter "LPM_WIDTH" = "12"
    Info: Parameter "LPM_FFTYPE" = "DFF"
Info: Elaborating entity "filter2" for hierarchy "filter:inst4|filter2:inst"
Info: Elaborating entity "filter2_ast" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst"
Info: Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd
    Info: Found design unit 1: auk_dspip_avalon_streaming_sink_fir_90-rtl
    Info: Found entity 1: auk_dspip_avalon_streaming_sink_fir_90
Info: Elaborating entity "auk_dspip_avalon_streaming_sink_fir_90" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink"
Info: Elaborating entity "scfifo" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo"
Info: Elaborating entity "a_fffifo" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo"
Info: Elaborating entity "lpm_ff" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]"
Info: Elaborating entity "lpm_mux" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]"
Info: Found 1 design units, including 1 entities, in source file db/mux_coc.tdf
    Info: Found entity 1: mux_coc
Info: Elaborating entity "mux_coc" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_coc:auto_generated"
Info: Elaborating entity "lpm_mux" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux"
Info: Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info: Found entity 1: mux_9oc
Info: Elaborating entity "mux_9oc" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_9oc:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g6f.tdf
    Info: Found entity 1: cntr_g6f
Info: Elaborating entity "cntr_g6f" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated"
Info: Elaborating entity "a_fefifo" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state"
Info: Elaborating entity "lpm_compare" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_mag.tdf
    Info: Found entity 1: cmpr_mag
Info: Elaborating entity "cmpr_mag" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info: Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd
    Info: Found design unit 1: auk_dspip_avalon_streaming_source_fir_90-rtl
    Info: Found entity 1: auk_dspip_avalon_streaming_source_fir_90
Info: Elaborating entity "auk_dspip_avalon_streaming_source_fir_90" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source"
Info: Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd
    Info: Found design unit 1: auk_dspip_avalon_streaming_controller_fir_90-struct
    Info: Found entity 1: auk_dspip_avalon_streaming_controller_fir_90
Info: Elaborating entity "auk_dspip_avalon_streaming_controller_fir_90" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl"
Info: Elaborating entity "filter2_st" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore"
Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v
    Info: Found entity 1: tdl_da_lc
Info: Elaborating entity "tdl_da_lc" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n"
Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/uadd_cen.v
    Info: Found entity 1: uadd_cen
Info: Elaborating entity "uadd_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_0_sym_add"
Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/ram_lut_cen.v
    Info: Found entity 1: ram_lut_cen
Info: Elaborating entity "ram_lut_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp"
Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/ram_2pt_var_cen.v
    Info: Found entity 1: ram_2pt_var_cen
Info: Elaborating entity "ram_2pt_var_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram"
Info: Elaborating entity "altsyncram" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "STRATIX"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "9"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "width_b" = "9"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "init_file" = "filter2_coef_0.hex"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i1t1.tdf
    Info: Found entity 1: altsyncram_i1t1
Info: Elaborating entity "altsyncram_i1t1" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ljr1.tdf
    Info: Found entity 1: altsyncram_ljr1
Info: Elaborating entity "altsyncram_ljr1" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1"
Info: Elaborating entity "ram_lut_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp"
Info: Elaborating entity "ram_2pt_var_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram"
Info: Elaborating entity "altsyncram" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "STRATIX"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "13"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "width_b" = "13"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "init_file" = "filter2_coef_1.hex"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_94t1.tdf
    Info: Found entity 1: altsyncram_94t1
Info: Elaborating entity "altsyncram_94t1" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cmr1.tdf
    Info: Found entity 1: altsyncram_cmr1
Info: Elaborating entity "altsyncram_cmr1" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1"
Info: Elaborating entity "ram_lut_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp"
Info: Elaborating entity "ram_2pt_var_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram"
Info: Elaborating entity "altsyncram" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "STRATIX"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "13"
    Info: Parameter "widthad_a" = "2"
    Info: Parameter "numwords_a" = "4"
    Info: Parameter "width_b" = "13"
    Info: Parameter "widthad_b" = "2"
    Info: Parameter "numwords_b" = "4"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "init_file" = "filter2_coef_2.hex"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cts1.tdf
    Info: Found entity 1: altsyncram_cts1
Info: Elaborating entity "altsyncram_cts1" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v
    Info: Found entity 1: sadd_lpm_cen
Info: Elaborating entity "sadd_lpm_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n"
Info: Elaborating entity "sadd_lpm_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n"
Info: Elaborating entity "sadd_lpm_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n"
Info: Elaborating entity "sadd_lpm_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n"
Info: Elaborating entity "sadd_lpm_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n"
Info: Elaborating entity "sadd_lpm_cen" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n"
Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v
    Info: Found entity 1: mac_tl
Info: Elaborating entity "mac_tl" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|mac_tl:Umtl"
Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/rnd_dat.v
    Info: Found entity 1: rnd_dat
Info: Elaborating entity "rnd_dat" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|rnd_dat:Urnd"
Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v
    Info: Found entity 1: par_ctrl
Info: Elaborating entity "par_ctrl" for hierarchy "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl"
Info: Elaborating entity "mixer" for hierarchy "mixer:inst2"
Info: Elaborating entity "modulator" for hierarchy "modulator:inst3"
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(11): used implicit default value for signal "VASDRout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(12): used implicit default value for signal "wave1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(12): used implicit default value for signal "wave2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(12): used implicit default value for signal "wave3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "controller" for hierarchy "controller:inst1"
Warning (10541): VHDL Signal Declaration warning at controller.vhd(14): used implicit default value for signal "VASDRld" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(15): used implicit default value for signal "VASDRout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(15): used implicit default value for signal "q" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(16): used implicit default value for signal "voice_sel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(16): used implicit default value for signal "VASDR_sel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "gate1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "gate2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "gate3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "q_ld" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "filtfreq_ld" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal "freq1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal "freq2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal "freq3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal "filter_freq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(26): used implicit default value for signal "curbtns" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file wavegenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wavegenerator
Info: Elaborating entity "wavegenerator" for hierarchy "wavegenerator:inst6"
Warning: Pin "voice_sel" not connected
Warning: Using design file altsyncram0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altsyncram0
Info: Elaborating entity "altsyncram0" for hierarchy "wavegenerator:inst6|altsyncram0:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "7"
    Info: Parameter "NUMWORDS_A" = "128"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "square.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pra1.tdf
    Info: Found entity 1: altsyncram_pra1
Info: Elaborating entity "altsyncram_pra1" for hierarchy "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated"
Info: Elaborating entity "addrgen" for hierarchy "wavegenerator:inst6|addrgen:inst"
Warning (10036): Verilog HDL or VHDL warning at addrgen.vhd(18): object "none" assigned a value but never read
Info: Elaborating entity "lpm_divide0" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1"
Info: Elaborating entity "lpm_divide" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "UNSIGNED"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "13"
    Info: Parameter "lpm_widthn" = "18"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gft.tdf
    Info: Found entity 1: lpm_divide_gft
Info: Elaborating entity "lpm_divide_gft" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf
    Info: Found entity 1: sign_div_unsign_q8i
Info: Elaborating entity "sign_div_unsign_q8i" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8nf.tdf
    Info: Found entity 1: alt_u_div_8nf
Info: Elaborating entity "alt_u_div_8nf" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_lkc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_mkc:add_sub_1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bps3.tdf
    Info: Found entity 1: altsyncram_bps3
Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info: Found entity 1: mux_aoc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_pbi.tdf
    Info: Found entity 1: cntr_pbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info: Found entity 1: cntr_02j
Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info: Found entity 1: cntr_sbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info: Found entity 1: cmpr_8cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[11]"
Warning: OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning: "FIR_Compiler (6AF7_0012)" will use the OpenCore Plus Hardware Evaluation feature
Warning: Messages from megafunction that supports OpenCore Plus feature
    Warning: Messages from megafunction that supports OpenCore Plus feature FIR MegaCore v6.1
        Warning: The output signal datao will go low when the evaluation time expires
        Warning: The output signals data_out will go low when the evaluation time expires
Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info: Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "pin_name14" is stuck at GND
    Warning (13410): Pin "pin_name15" is stuck at GND
    Warning (13410): Pin "pin_name16" is stuck at GND
Info: 1020 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[3]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[3]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[2]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[2]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[1]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[1]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add|res[0]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add|res[0]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[12]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[11]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[10]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[9]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[8]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[7]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[6]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[5]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add|res[4]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add|res[3]" lost all its fanouts during netlist optimizations.
    Info: Register "filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add|res[3]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 21 of its 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 20 missing sources or connections.
Warning: Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn_vec[6]"
    Warning (15610): No output dependent on input pin "btn_vec[5]"
    Warning (15610): No output dependent on input pin "btn_vec[4]"
    Warning (15610): No output dependent on input pin "btn_vec[3]"
    Warning (15610): No output dependent on input pin "btn_vec[2]"
    Warning (15610): No output dependent on input pin "btn_vec[1]"
    Warning (15610): No output dependent on input pin "btn_vec[0]"
    Warning (15610): No output dependent on input pin "edit_change_rot[1]"
    Warning (15610): No output dependent on input pin "edit_change_rot[0]"
    Warning (15610): No output dependent on input pin "edit_select_rot[1]"
    Warning (15610): No output dependent on input pin "edit_select_rot[0]"
    Warning (15610): No output dependent on input pin "wave_bank_rot[1]"
    Warning (15610): No output dependent on input pin "wave_bank_rot[0]"
    Warning (15610): No output dependent on input pin "waveform_rot[1]"
    Warning (15610): No output dependent on input pin "waveform_rot[0]"
Info: Implemented 930 device resources after synthesis - the final resource count might be different
    Info: Implemented 29 input pins
    Info: Implemented 6 output pins
    Info: Implemented 874 logic cells
    Info: Implemented 20 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Tue Feb 16 17:41:20 2010
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:21


