Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri May 10 15:08:56 2019
| Host         : LAPTOP-N22FN740 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sccomp_dataflow_timing_summary_routed.rpt -rpx sccomp_dataflow_timing_summary_routed.rpx
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5152 register/latch pins with no clock driven by root clock pin: DIV/O_CLK_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: LED/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11366 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     86.965        0.000                      0                  148        0.062        0.000                      0                  148       49.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            86.965        0.000                      0                   94        0.268        0.000                      0                   94       49.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 93.448        0.000                      0                   54        0.062        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       86.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.965ns  (required time - arrival time)
  Source:                 DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.036ns  (logic 3.544ns (27.186%)  route 9.492ns (72.814%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.624     5.227    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  DIV/count_reg[4]/Q
                         net (fo=4, routed)           1.174     6.919    DIV/count[4]
    SLICE_X52Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.043 r  DIV/O_CLK_i_15/O
                         net (fo=1, routed)           0.280     7.322    DIV/O_CLK_i_15_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.446 r  DIV/O_CLK_i_5/O
                         net (fo=1, routed)           0.658     8.105    DIV/O_CLK_i_5_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I1_O)        0.124     8.229 r  DIV/O_CLK_i_2/O
                         net (fo=51, routed)          0.941     9.170    DIV/O_CLK_i_2_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.124     9.294 f  DIV/O_CLK_i_27/O
                         net (fo=1, routed)           0.803    10.097    DIV/O_CLK_i_27_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.221 f  DIV/O_CLK_i_24/O
                         net (fo=1, routed)           0.444    10.665    DIV/O_CLK_i_24_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.789 f  DIV/O_CLK_i_12/O
                         net (fo=1, routed)           0.780    11.570    DIV/O_CLK_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.694 r  DIV/O_CLK_i_3/O
                         net (fo=2, routed)           0.950    12.643    DIV/data0
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.767 r  DIV/count[3]_i_6/O
                         net (fo=1, routed)           0.000    12.767    DIV/count[3]_i_6_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.280 r  DIV/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.280    DIV/count_reg[3]_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.397 r  DIV/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.397    DIV/count_reg[7]_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.514 r  DIV/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.514    DIV/count_reg[11]_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.631 r  DIV/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.631    DIV/count_reg[15]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.748 r  DIV/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.748    DIV/count_reg[19]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.004 r  DIV/count_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.576    14.580    DIV/count_0[22]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.301    14.881 r  DIV/count[2]_i_9/O
                         net (fo=1, routed)           0.670    15.551    DIV/count[2]_i_9_n_0
    SLICE_X56Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.675 r  DIV/count[2]_i_8/O
                         net (fo=1, routed)           0.795    16.470    DIV/count[2]_i_8_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    16.594 r  DIV/count[2]_i_5/O
                         net (fo=1, routed)           0.452    17.046    DIV/count[2]_i_5_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.170 f  DIV/count[2]_i_2/O
                         net (fo=4, routed)           0.968    18.139    DIV/count[2]_i_2_n_0
    SLICE_X56Y91         LUT2 (Prop_lut2_I1_O)        0.124    18.263 r  DIV/count[0]_i_1/O
                         net (fo=1, routed)           0.000    18.263    DIV/count_0[0]
    SLICE_X56Y91         FDRE                                         r  DIV/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504   104.927    DIV/clk_in_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  DIV/count_reg[0]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.077   105.227    DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                        105.227    
                         arrival time                         -18.263    
  -------------------------------------------------------------------
                         slack                                 86.965    

Slack (MET) :             86.968ns  (required time - arrival time)
  Source:                 LED/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 4.006ns (51.696%)  route 3.743ns (48.304%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.644     5.247    LED/clk_in_IBUF_BUFG
    SLICE_X9Y59          FDPE                                         r  LED/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDPE (Prop_fdpe_C_Q)         0.456     5.703 r  LED/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           3.743     9.446    o_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.996 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.996    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                 86.968    

Slack (MET) :             86.984ns  (required time - arrival time)
  Source:                 DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 3.566ns (27.309%)  route 9.492ns (72.691%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.624     5.227    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  DIV/count_reg[4]/Q
                         net (fo=4, routed)           1.174     6.919    DIV/count[4]
    SLICE_X52Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.043 r  DIV/O_CLK_i_15/O
                         net (fo=1, routed)           0.280     7.322    DIV/O_CLK_i_15_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.446 r  DIV/O_CLK_i_5/O
                         net (fo=1, routed)           0.658     8.105    DIV/O_CLK_i_5_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I1_O)        0.124     8.229 r  DIV/O_CLK_i_2/O
                         net (fo=51, routed)          0.941     9.170    DIV/O_CLK_i_2_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.124     9.294 f  DIV/O_CLK_i_27/O
                         net (fo=1, routed)           0.803    10.097    DIV/O_CLK_i_27_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.221 f  DIV/O_CLK_i_24/O
                         net (fo=1, routed)           0.444    10.665    DIV/O_CLK_i_24_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.789 f  DIV/O_CLK_i_12/O
                         net (fo=1, routed)           0.780    11.570    DIV/O_CLK_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.694 r  DIV/O_CLK_i_3/O
                         net (fo=2, routed)           0.950    12.643    DIV/data0
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.767 r  DIV/count[3]_i_6/O
                         net (fo=1, routed)           0.000    12.767    DIV/count[3]_i_6_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.280 r  DIV/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.280    DIV/count_reg[3]_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.397 r  DIV/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.397    DIV/count_reg[7]_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.514 r  DIV/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.514    DIV/count_reg[11]_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.631 r  DIV/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.631    DIV/count_reg[15]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.748 r  DIV/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.748    DIV/count_reg[19]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.004 r  DIV/count_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.576    14.580    DIV/count_0[22]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.301    14.881 r  DIV/count[2]_i_9/O
                         net (fo=1, routed)           0.670    15.551    DIV/count[2]_i_9_n_0
    SLICE_X56Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.675 r  DIV/count[2]_i_8/O
                         net (fo=1, routed)           0.795    16.470    DIV/count[2]_i_8_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    16.594 r  DIV/count[2]_i_5/O
                         net (fo=1, routed)           0.452    17.046    DIV/count[2]_i_5_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.170 f  DIV/count[2]_i_2/O
                         net (fo=4, routed)           0.968    18.139    DIV/count[2]_i_2_n_0
    SLICE_X56Y91         LUT3 (Prop_lut3_I1_O)        0.146    18.285 r  DIV/count[2]_i_1/O
                         net (fo=1, routed)           0.000    18.285    DIV/count_0[2]
    SLICE_X56Y91         FDRE                                         r  DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504   104.927    DIV/clk_in_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  DIV/count_reg[2]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.118   105.268    DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                        105.268    
                         arrival time                         -18.285    
  -------------------------------------------------------------------
                         slack                                 86.984    

Slack (MET) :             87.072ns  (required time - arrival time)
  Source:                 DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/O_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.897ns  (logic 3.544ns (27.480%)  route 9.353ns (72.520%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.624     5.227    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  DIV/count_reg[4]/Q
                         net (fo=4, routed)           1.174     6.919    DIV/count[4]
    SLICE_X52Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.043 r  DIV/O_CLK_i_15/O
                         net (fo=1, routed)           0.280     7.322    DIV/O_CLK_i_15_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.446 r  DIV/O_CLK_i_5/O
                         net (fo=1, routed)           0.658     8.105    DIV/O_CLK_i_5_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I1_O)        0.124     8.229 r  DIV/O_CLK_i_2/O
                         net (fo=51, routed)          0.941     9.170    DIV/O_CLK_i_2_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.124     9.294 f  DIV/O_CLK_i_27/O
                         net (fo=1, routed)           0.803    10.097    DIV/O_CLK_i_27_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.221 f  DIV/O_CLK_i_24/O
                         net (fo=1, routed)           0.444    10.665    DIV/O_CLK_i_24_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.789 f  DIV/O_CLK_i_12/O
                         net (fo=1, routed)           0.780    11.570    DIV/O_CLK_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.694 r  DIV/O_CLK_i_3/O
                         net (fo=2, routed)           0.950    12.643    DIV/data0
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.767 r  DIV/count[3]_i_6/O
                         net (fo=1, routed)           0.000    12.767    DIV/count[3]_i_6_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.280 r  DIV/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.280    DIV/count_reg[3]_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.397 r  DIV/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.397    DIV/count_reg[7]_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.514 r  DIV/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.514    DIV/count_reg[11]_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.631 r  DIV/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.631    DIV/count_reg[15]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.748 r  DIV/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.748    DIV/count_reg[19]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.004 r  DIV/count_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.576    14.580    DIV/count_0[22]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.301    14.881 r  DIV/count[2]_i_9/O
                         net (fo=1, routed)           0.670    15.551    DIV/count[2]_i_9_n_0
    SLICE_X56Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.675 r  DIV/count[2]_i_8/O
                         net (fo=1, routed)           0.795    16.470    DIV/count[2]_i_8_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    16.594 r  DIV/count[2]_i_5/O
                         net (fo=1, routed)           0.452    17.046    DIV/count[2]_i_5_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.170 f  DIV/count[2]_i_2/O
                         net (fo=4, routed)           0.829    18.000    DIV/count[2]_i_2_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.124    18.124 r  DIV/O_CLK_i_1/O
                         net (fo=1, routed)           0.000    18.124    DIV/O_CLK_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  DIV/O_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.503   104.926    DIV/clk_in_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  DIV/O_CLK_reg/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.166    
    SLICE_X52Y92         FDRE (Setup_fdre_C_D)        0.029   105.195    DIV/O_CLK_reg
  -------------------------------------------------------------------
                         required time                        105.195    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                 87.072    

Slack (MET) :             87.111ns  (required time - arrival time)
  Source:                 DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.894ns  (logic 3.544ns (27.486%)  route 9.350ns (72.514%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.624     5.227    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  DIV/count_reg[4]/Q
                         net (fo=4, routed)           1.174     6.919    DIV/count[4]
    SLICE_X52Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.043 r  DIV/O_CLK_i_15/O
                         net (fo=1, routed)           0.280     7.322    DIV/O_CLK_i_15_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.446 r  DIV/O_CLK_i_5/O
                         net (fo=1, routed)           0.658     8.105    DIV/O_CLK_i_5_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I1_O)        0.124     8.229 r  DIV/O_CLK_i_2/O
                         net (fo=51, routed)          0.941     9.170    DIV/O_CLK_i_2_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I3_O)        0.124     9.294 f  DIV/O_CLK_i_27/O
                         net (fo=1, routed)           0.803    10.097    DIV/O_CLK_i_27_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.221 f  DIV/O_CLK_i_24/O
                         net (fo=1, routed)           0.444    10.665    DIV/O_CLK_i_24_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.789 f  DIV/O_CLK_i_12/O
                         net (fo=1, routed)           0.780    11.570    DIV/O_CLK_i_12_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.694 r  DIV/O_CLK_i_3/O
                         net (fo=2, routed)           0.950    12.643    DIV/data0
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.767 r  DIV/count[3]_i_6/O
                         net (fo=1, routed)           0.000    12.767    DIV/count[3]_i_6_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.280 r  DIV/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.280    DIV/count_reg[3]_i_1_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.397 r  DIV/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.397    DIV/count_reg[7]_i_1_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.514 r  DIV/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.514    DIV/count_reg[11]_i_1_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.631 r  DIV/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.631    DIV/count_reg[15]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.748 r  DIV/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.748    DIV/count_reg[19]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.004 r  DIV/count_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.576    14.580    DIV/count_0[22]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.301    14.881 r  DIV/count[2]_i_9/O
                         net (fo=1, routed)           0.670    15.551    DIV/count[2]_i_9_n_0
    SLICE_X56Y92         LUT5 (Prop_lut5_I4_O)        0.124    15.675 r  DIV/count[2]_i_8/O
                         net (fo=1, routed)           0.795    16.470    DIV/count[2]_i_8_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    16.594 r  DIV/count[2]_i_5/O
                         net (fo=1, routed)           0.452    17.046    DIV/count[2]_i_5_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.170 f  DIV/count[2]_i_2/O
                         net (fo=4, routed)           0.826    17.997    DIV/count[2]_i_2_n_0
    SLICE_X56Y91         LUT3 (Prop_lut3_I1_O)        0.124    18.121 r  DIV/count[1]_i_1/O
                         net (fo=1, routed)           0.000    18.121    DIV/count_0[1]
    SLICE_X56Y91         FDRE                                         r  DIV/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504   104.927    DIV/clk_in_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  DIV/count_reg[1]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.081   105.231    DIV/count_reg[1]
  -------------------------------------------------------------------
                         required time                        105.231    
                         arrival time                         -18.121    
  -------------------------------------------------------------------
                         slack                                 87.111    

Slack (MET) :             87.403ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.964ns  (logic 1.477ns (9.249%)  route 14.488ns (90.751%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=1164, routed)       14.488    16.964    DIV/reset_IBUF
    SLICE_X54Y93         FDRE                                         r  DIV/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504   104.927    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  DIV/count_reg[12]/C
                         clock pessimism              0.000   104.927    
                         clock uncertainty           -0.035   104.891    
    SLICE_X54Y93         FDRE (Setup_fdre_C_R)       -0.524   104.367    DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                        104.367    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                 87.403    

Slack (MET) :             87.403ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.964ns  (logic 1.477ns (9.249%)  route 14.488ns (90.751%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=1164, routed)       14.488    16.964    DIV/reset_IBUF
    SLICE_X54Y93         FDRE                                         r  DIV/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504   104.927    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  DIV/count_reg[13]/C
                         clock pessimism              0.000   104.927    
                         clock uncertainty           -0.035   104.891    
    SLICE_X54Y93         FDRE (Setup_fdre_C_R)       -0.524   104.367    DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                        104.367    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                 87.403    

Slack (MET) :             87.403ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.964ns  (logic 1.477ns (9.249%)  route 14.488ns (90.751%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=1164, routed)       14.488    16.964    DIV/reset_IBUF
    SLICE_X54Y93         FDRE                                         r  DIV/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504   104.927    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  DIV/count_reg[14]/C
                         clock pessimism              0.000   104.927    
                         clock uncertainty           -0.035   104.891    
    SLICE_X54Y93         FDRE (Setup_fdre_C_R)       -0.524   104.367    DIV/count_reg[14]
  -------------------------------------------------------------------
                         required time                        104.367    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                 87.403    

Slack (MET) :             87.403ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.964ns  (logic 1.477ns (9.249%)  route 14.488ns (90.751%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=1164, routed)       14.488    16.964    DIV/reset_IBUF
    SLICE_X54Y93         FDRE                                         r  DIV/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504   104.927    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  DIV/count_reg[15]/C
                         clock pessimism              0.000   104.927    
                         clock uncertainty           -0.035   104.891    
    SLICE_X54Y93         FDRE (Setup_fdre_C_R)       -0.524   104.367    DIV/count_reg[15]
  -------------------------------------------------------------------
                         required time                        104.367    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                 87.403    

Slack (MET) :             87.540ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.826ns  (logic 1.477ns (9.330%)  route 14.349ns (90.670%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=1164, routed)       14.349    16.826    DIV/reset_IBUF
    SLICE_X54Y92         FDRE                                         r  DIV/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.503   104.926    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  DIV/count_reg[10]/C
                         clock pessimism              0.000   104.926    
                         clock uncertainty           -0.035   104.890    
    SLICE_X54Y92         FDRE (Setup_fdre_C_R)       -0.524   104.366    DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                        104.366    
                         arrival time                         -16.826    
  -------------------------------------------------------------------
                         slack                                 87.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LED/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.599     1.518    LED/clk_in_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  LED/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  LED/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.781    LED/cnt_reg_n_0_[10]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  LED/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    LED/cnt_reg[8]_i_1_n_5
    SLICE_X4Y63          FDCE                                         r  LED/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.869     2.034    LED/clk_in_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  LED/cnt_reg[10]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y63          FDCE (Hold_fdce_C_D)         0.105     1.623    LED/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LED/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.600     1.519    LED/clk_in_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  LED/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  LED/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.782    LED/cnt_reg_n_0_[6]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  LED/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    LED/cnt_reg[4]_i_1_n_5
    SLICE_X4Y62          FDCE                                         r  LED/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    LED/clk_in_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  LED/cnt_reg[6]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y62          FDCE (Hold_fdce_C_D)         0.105     1.624    LED/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 LED/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.599     1.518    LED/clk_in_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  LED/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  LED/cnt_reg[14]/Q
                         net (fo=4, routed)           0.146     1.805    LED/seg7_clk
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.916 r  LED/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    LED/cnt_reg[12]_i_1_n_5
    SLICE_X4Y64          FDCE                                         r  LED/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.869     2.034    LED/clk_in_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  LED/cnt_reg[14]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.105     1.623    LED/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 LED/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.599     1.518    LED/clk_in_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  LED/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  LED/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.781    LED/cnt_reg_n_0_[10]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.925 r  LED/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    LED/cnt_reg[8]_i_1_n_4
    SLICE_X4Y63          FDCE                                         r  LED/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.869     2.034    LED/clk_in_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  LED/cnt_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y63          FDCE (Hold_fdce_C_D)         0.105     1.623    LED/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 LED/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.600     1.519    LED/clk_in_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  LED/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  LED/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.782    LED/cnt_reg_n_0_[6]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.926 r  LED/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    LED/cnt_reg[4]_i_1_n_4
    SLICE_X4Y62          FDCE                                         r  LED/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.870     2.035    LED/clk_in_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  LED/cnt_reg[7]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y62          FDCE (Hold_fdce_C_D)         0.105     1.624    LED/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.482    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  DIV/count_reg[11]/Q
                         net (fo=4, routed)           0.161     1.808    DIV/count[11]
    SLICE_X54Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.853 r  DIV/count[11]_i_2/O
                         net (fo=1, routed)           0.000     1.853    DIV/p_0_in[11]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.917 r  DIV/count_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.917    DIV/count_0[11]
    SLICE_X54Y92         FDRE                                         r  DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.998    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  DIV/count_reg[11]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.130     1.612    DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DIV/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.483    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  DIV/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  DIV/count_reg[19]/Q
                         net (fo=4, routed)           0.161     1.809    DIV/count[19]
    SLICE_X54Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  DIV/count[19]_i_2/O
                         net (fo=1, routed)           0.000     1.854    DIV/p_0_in[19]
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.918 r  DIV/count_reg[19]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.918    DIV/count_0[19]
    SLICE_X54Y94         FDRE                                         r  DIV/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.834     1.999    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  DIV/count_reg[19]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.130     1.613    DIV/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DIV/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.564     1.483    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  DIV/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  DIV/count_reg[27]/Q
                         net (fo=4, routed)           0.161     1.809    DIV/count[27]
    SLICE_X54Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  DIV/count[27]_i_2/O
                         net (fo=1, routed)           0.000     1.854    DIV/p_0_in[27]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.918 r  DIV/count_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.918    DIV/count_0[27]
    SLICE_X54Y96         FDRE                                         r  DIV/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.834     1.999    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  DIV/count_reg[27]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.130     1.613    DIV/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.482    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  DIV/count_reg[3]/Q
                         net (fo=4, routed)           0.161     1.808    DIV/count[3]
    SLICE_X54Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.853 r  DIV/count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.853    DIV/p_0_in[3]
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.917 r  DIV/count_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.917    DIV/count_0[3]
    SLICE_X54Y90         FDRE                                         r  DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.998    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  DIV/count_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.130     1.612    DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.482    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  DIV/count_reg[7]/Q
                         net (fo=4, routed)           0.161     1.808    DIV/count[7]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.853 r  DIV/count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.853    DIV/p_0_in[7]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.917 r  DIV/count_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.917    DIV/count_0[7]
    SLICE_X54Y91         FDRE                                         r  DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.998    DIV/clk_in_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  DIV/count_reg[7]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.130     1.612    DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y92    DIV/O_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y91    DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y92    DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y92    DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y93    DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y93    DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y93    DIV/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y93    DIV/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y94    DIV/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y62     LED/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y62     LED/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y62     LED/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y62     LED/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y92    DIV/O_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y92    DIV/O_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y91    DIV/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y92    DIV/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y92    DIV/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y92    DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y91    DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y93    DIV/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y93    DIV/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y93    DIV/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y93    DIV/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y94    DIV/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y94    DIV/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y94    DIV/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y94    DIV/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y91    DIV/count_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       93.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.448ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[28]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        10.054ns  (logic 1.477ns (14.687%)  route 8.577ns (85.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        8.577    11.054    LED/reset_IBUF
    SLICE_X29Y60         FDCE                                         f  LED/i_data_store_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.519   104.942    LED/clk_in_IBUF_BUFG
    SLICE_X29Y60         FDCE                                         r  LED/i_data_store_reg[28]/C
                         clock pessimism              0.000   104.942    
                         clock uncertainty           -0.035   104.906    
    SLICE_X29Y60         FDCE (Recov_fdce_C_CLR)     -0.405   104.501    LED/i_data_store_reg[28]
  -------------------------------------------------------------------
                         required time                        104.501    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                 93.448    

Slack (MET) :             93.448ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[29]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        10.054ns  (logic 1.477ns (14.687%)  route 8.577ns (85.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        8.577    11.054    LED/reset_IBUF
    SLICE_X29Y60         FDCE                                         f  LED/i_data_store_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.519   104.942    LED/clk_in_IBUF_BUFG
    SLICE_X29Y60         FDCE                                         r  LED/i_data_store_reg[29]/C
                         clock pessimism              0.000   104.942    
                         clock uncertainty           -0.035   104.906    
    SLICE_X29Y60         FDCE (Recov_fdce_C_CLR)     -0.405   104.501    LED/i_data_store_reg[29]
  -------------------------------------------------------------------
                         required time                        104.501    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                 93.448    

Slack (MET) :             97.108ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.477ns (22.808%)  route 4.997ns (77.192%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        4.997     7.474    LED/reset_IBUF
    SLICE_X4Y61          FDCE                                         f  LED/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600   105.023    LED/clk_in_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  LED/cnt_reg[0]/C
                         clock pessimism              0.000   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X4Y61          FDCE (Recov_fdce_C_CLR)     -0.405   104.582    LED/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        104.582    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 97.108    

Slack (MET) :             97.108ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.477ns (22.808%)  route 4.997ns (77.192%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        4.997     7.474    LED/reset_IBUF
    SLICE_X4Y61          FDCE                                         f  LED/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600   105.023    LED/clk_in_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  LED/cnt_reg[1]/C
                         clock pessimism              0.000   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X4Y61          FDCE (Recov_fdce_C_CLR)     -0.405   104.582    LED/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        104.582    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 97.108    

Slack (MET) :             97.108ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.477ns (22.808%)  route 4.997ns (77.192%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        4.997     7.474    LED/reset_IBUF
    SLICE_X4Y61          FDCE                                         f  LED/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600   105.023    LED/clk_in_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  LED/cnt_reg[2]/C
                         clock pessimism              0.000   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X4Y61          FDCE (Recov_fdce_C_CLR)     -0.405   104.582    LED/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        104.582    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 97.108    

Slack (MET) :             97.108ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.477ns (22.808%)  route 4.997ns (77.192%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 105.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        4.997     7.474    LED/reset_IBUF
    SLICE_X4Y61          FDCE                                         f  LED/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.600   105.023    LED/clk_in_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  LED/cnt_reg[3]/C
                         clock pessimism              0.000   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X4Y61          FDCE (Recov_fdce_C_CLR)     -0.405   104.582    LED/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        104.582    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 97.108    

Slack (MET) :             97.253ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.477ns (23.336%)  route 4.851ns (76.664%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 105.021 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        4.851     7.327    LED/reset_IBUF
    SLICE_X4Y64          FDCE                                         f  LED/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.598   105.021    LED/clk_in_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  LED/cnt_reg[12]/C
                         clock pessimism              0.000   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.405   104.580    LED/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        104.580    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 97.253    

Slack (MET) :             97.253ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.477ns (23.336%)  route 4.851ns (76.664%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 105.021 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        4.851     7.327    LED/reset_IBUF
    SLICE_X4Y64          FDCE                                         f  LED/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.598   105.021    LED/clk_in_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  LED/cnt_reg[13]/C
                         clock pessimism              0.000   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.405   104.580    LED/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        104.580    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 97.253    

Slack (MET) :             97.253ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.477ns (23.336%)  route 4.851ns (76.664%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 105.021 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        4.851     7.327    LED/reset_IBUF
    SLICE_X4Y64          FDCE                                         f  LED/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.598   105.021    LED/clk_in_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  LED/cnt_reg[14]/C
                         clock pessimism              0.000   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.405   104.580    LED/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        104.580    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 97.253    

Slack (MET) :             97.387ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.477ns (23.838%)  route 4.718ns (76.162%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 105.022 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        4.718     7.194    LED/reset_IBUF
    SLICE_X4Y62          FDCE                                         f  LED/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.599   105.022    LED/clk_in_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  LED/cnt_reg[4]/C
                         clock pessimism              0.000   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X4Y62          FDCE (Recov_fdce_C_CLR)     -0.405   104.581    LED/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        104.581    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                 97.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/o_seg_r_reg[2]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.406ns (34.284%)  route 2.695ns (65.716%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.695     5.101    LED/reset_IBUF
    SLICE_X9Y59          FDPE                                         f  LED/o_seg_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.644     5.247    LED/clk_in_IBUF_BUFG
    SLICE_X9Y59          FDPE                                         r  LED/o_seg_r_reg[2]/C
                         clock pessimism              0.000     5.247    
    SLICE_X9Y59          FDPE (Remov_fdpe_C_PRE)     -0.208     5.039    LED/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           5.101    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/o_seg_r_reg[3]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.406ns (34.284%)  route 2.695ns (65.716%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.695     5.101    LED/reset_IBUF
    SLICE_X9Y59          FDPE                                         f  LED/o_seg_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.644     5.247    LED/clk_in_IBUF_BUFG
    SLICE_X9Y59          FDPE                                         r  LED/o_seg_r_reg[3]/C
                         clock pessimism              0.000     5.247    
    SLICE_X9Y59          FDPE (Remov_fdpe_C_PRE)     -0.208     5.039    LED/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           5.101    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/o_seg_r_reg[6]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.406ns (34.284%)  route 2.695ns (65.716%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.695     5.101    LED/reset_IBUF
    SLICE_X9Y59          FDPE                                         f  LED/o_seg_r_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.644     5.247    LED/clk_in_IBUF_BUFG
    SLICE_X9Y59          FDPE                                         r  LED/o_seg_r_reg[6]/C
                         clock pessimism              0.000     5.247    
    SLICE_X9Y59          FDPE (Remov_fdpe_C_PRE)     -0.208     5.039    LED/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           5.101    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/o_seg_r_reg[4]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.406ns (33.036%)  route 2.850ns (66.964%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.850     5.256    LED/reset_IBUF
    SLICE_X8Y58          FDPE                                         f  LED/o_seg_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.645     5.248    LED/clk_in_IBUF_BUFG
    SLICE_X8Y58          FDPE                                         r  LED/o_seg_r_reg[4]/C
                         clock pessimism              0.000     5.248    
    SLICE_X8Y58          FDPE (Remov_fdpe_C_PRE)     -0.161     5.087    LED/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.087    
                         arrival time                           5.256    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/o_seg_r_reg[0]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.406ns (33.036%)  route 2.850ns (66.964%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.850     5.256    LED/reset_IBUF
    SLICE_X9Y58          FDPE                                         f  LED/o_seg_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.645     5.248    LED/clk_in_IBUF_BUFG
    SLICE_X9Y58          FDPE                                         r  LED/o_seg_r_reg[0]/C
                         clock pessimism              0.000     5.248    
    SLICE_X9Y58          FDPE (Remov_fdpe_C_PRE)     -0.208     5.040    LED/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.040    
                         arrival time                           5.256    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/o_seg_r_reg[1]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.406ns (32.219%)  route 2.958ns (67.781%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.958     5.364    LED/reset_IBUF
    SLICE_X8Y57          FDPE                                         f  LED/o_seg_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.645     5.248    LED/clk_in_IBUF_BUFG
    SLICE_X8Y57          FDPE                                         r  LED/o_seg_r_reg[1]/C
                         clock pessimism              0.000     5.248    
    SLICE_X8Y57          FDPE (Remov_fdpe_C_PRE)     -0.161     5.087    LED/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.087    
                         arrival time                           5.364    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[20]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.406ns (32.046%)  route 2.982ns (67.954%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.982     5.388    LED/reset_IBUF
    SLICE_X10Y57         FDCE                                         f  LED/i_data_store_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.646     5.249    LED/clk_in_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  LED/i_data_store_reg[20]/C
                         clock pessimism              0.000     5.249    
    SLICE_X10Y57         FDCE (Remov_fdce_C_CLR)     -0.155     5.094    LED/i_data_store_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.094    
                         arrival time                           5.388    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[21]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.406ns (32.046%)  route 2.982ns (67.954%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.982     5.388    LED/reset_IBUF
    SLICE_X10Y57         FDCE                                         f  LED/i_data_store_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.646     5.249    LED/clk_in_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  LED/i_data_store_reg[21]/C
                         clock pessimism              0.000     5.249    
    SLICE_X10Y57         FDCE (Remov_fdce_C_CLR)     -0.155     5.094    LED/i_data_store_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.094    
                         arrival time                           5.388    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[23]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.406ns (32.046%)  route 2.982ns (67.954%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.982     5.388    LED/reset_IBUF
    SLICE_X10Y57         FDCE                                         f  LED/i_data_store_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.646     5.249    LED/clk_in_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  LED/i_data_store_reg[23]/C
                         clock pessimism              0.000     5.249    
    SLICE_X10Y57         FDCE (Remov_fdce_C_CLR)     -0.155     5.094    LED/i_data_store_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.094    
                         arrival time                           5.388    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[4]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.406ns (32.219%)  route 2.958ns (67.781%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  reset_IBUF_inst/O
                         net (fo=1164, routed)        2.958     5.364    LED/reset_IBUF
    SLICE_X9Y57          FDCE                                         f  LED/i_data_store_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.645     5.248    LED/clk_in_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  LED/i_data_store_reg[4]/C
                         clock pessimism              0.000     5.248    
    SLICE_X9Y57          FDCE (Remov_fdce_C_CLR)     -0.208     5.040    LED/i_data_store_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.040    
                         arrival time                           5.364    
  -------------------------------------------------------------------
                         slack                                  0.324    





