Running in Lattice mode

error reading package index file D:/Program Files (x86)/diamond/3.8_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{D:/Program Files (x86)/diamond/3.8_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory


error reading package index file D:/Program Files (x86)/diamond/3.8_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{D:/Program Files (x86)/diamond/3.8_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory


error reading package index file D:/Program Files (x86)/diamond/3.8_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{D:/Program Files (x86)/diamond/3.8_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory


error reading package index file D:/Program Files (x86)/diamond/3.8_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{D:/Program Files (x86)/diamond/3.8_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory



Starting:    D:\Program Files (x86)\diamond\3.8_x64\synpbase\bin64\mbin\synbatch.exe
Install:     D:\Program Files (x86)\diamond\3.8_x64\synpbase
Hostname:    DESKTOP-ACRMICA
Date:        Sun Mar 05 23:04:48 2017
Version:     L-2016.03L-1

Arguments:   -product synplify_pro -batch Laboratorinis1_lab1_synplify.tcl
ProductType: synplify_pro





log file: "D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srr to D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srf

log file: "D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srr"

Running: lab1 in foreground



Running proj_1|lab1


Running: compile (Compile) on proj_1|lab1


Running: compile_flow (Compile Process) on proj_1|lab1


Running: compiler (Compile Input) on proj_1|lab1

Copied D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\synwork\Laboratorinis1_lab1_comp.srs to D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|lab1


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\synwork\Laboratorinis1_lab1_mult.srs to D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srs

Copied D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srr to D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srf

Complete: Compile Process on proj_1|lab1


Running: premap (Pre-mapping) on proj_1|lab1


premap Completed
Return Code: 0
Run Time:0h:00m:00s

Complete: Compile on proj_1|lab1


Running: map (Map) on proj_1|lab1

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|lab1

Copied D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\synwork\Laboratorinis1_lab1_m.srm to D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Map on proj_1|lab1

Copied D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srr to D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\Laboratorinis1_lab1.srf

Complete: Logic Synthesis on proj_1|lab1

TCL script complete: "Laboratorinis1_lab1_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
D:\Tadas\KTU\SkaitmenineLogika\LabNr1\lab1\proj_1.prj

batch mode default:no

