|Camera
CLOCK2_50 => CLOCK2_50.IN1
CLOCK3_50 => CLOCK3_50.IN1
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN7
KEY[0] => KEY[0].IN3
KEY[1] => KEY[1].IN2
KEY[2] => ~NO_FANOUT~
KEY[3] => comb.IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => SW[3].IN2
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= Led_Vector:lv.vector
LEDR[1] <= Led_Vector:lv.vector
LEDR[2] <= Led_Vector:lv.vector
LEDR[3] <= Led_Vector:lv.vector
LEDR[4] <= Led_Vector:lv.vector
LEDR[5] <= Led_Vector:lv.vector
LEDR[6] <= Led_Vector:lv.vector
LEDR[7] <= Led_Vector:lv.vector
LEDR[8] <= Led_Vector:lv.vector
LEDR[9] <= Led_Vector:lv.vector
HEX0[0] <= XY_Viewer_All:xyva.digit0
HEX0[1] <= XY_Viewer_All:xyva.digit0
HEX0[2] <= XY_Viewer_All:xyva.digit0
HEX0[3] <= XY_Viewer_All:xyva.digit0
HEX0[4] <= XY_Viewer_All:xyva.digit0
HEX0[5] <= XY_Viewer_All:xyva.digit0
HEX0[6] <= XY_Viewer_All:xyva.digit0
HEX1[0] <= XY_Viewer_All:xyva.digit1
HEX1[1] <= XY_Viewer_All:xyva.digit1
HEX1[2] <= XY_Viewer_All:xyva.digit1
HEX1[3] <= XY_Viewer_All:xyva.digit1
HEX1[4] <= XY_Viewer_All:xyva.digit1
HEX1[5] <= XY_Viewer_All:xyva.digit1
HEX1[6] <= XY_Viewer_All:xyva.digit1
HEX2[0] <= XY_Viewer_All:xyva.digit2
HEX2[1] <= XY_Viewer_All:xyva.digit2
HEX2[2] <= XY_Viewer_All:xyva.digit2
HEX2[3] <= XY_Viewer_All:xyva.digit2
HEX2[4] <= XY_Viewer_All:xyva.digit2
HEX2[5] <= XY_Viewer_All:xyva.digit2
HEX2[6] <= XY_Viewer_All:xyva.digit2
HEX3[0] <= XY_Viewer_All:xyva.digit3
HEX3[1] <= XY_Viewer_All:xyva.digit3
HEX3[2] <= XY_Viewer_All:xyva.digit3
HEX3[3] <= XY_Viewer_All:xyva.digit3
HEX3[4] <= XY_Viewer_All:xyva.digit3
HEX3[5] <= XY_Viewer_All:xyva.digit3
HEX3[6] <= XY_Viewer_All:xyva.digit3
HEX4[0] <= XY_Viewer_All:xyva.digit4
HEX4[1] <= XY_Viewer_All:xyva.digit4
HEX4[2] <= XY_Viewer_All:xyva.digit4
HEX4[3] <= XY_Viewer_All:xyva.digit4
HEX4[4] <= XY_Viewer_All:xyva.digit4
HEX4[5] <= XY_Viewer_All:xyva.digit4
HEX4[6] <= XY_Viewer_All:xyva.digit4
HEX5[0] <= XY_Viewer_All:xyva.digit5
HEX5[1] <= XY_Viewer_All:xyva.digit5
HEX5[2] <= XY_Viewer_All:xyva.digit5
HEX5[3] <= XY_Viewer_All:xyva.digit5
HEX5[4] <= XY_Viewer_All:xyva.digit5
HEX5[5] <= XY_Viewer_All:xyva.digit5
HEX5[6] <= XY_Viewer_All:xyva.digit5
DRAM_ADDR[0] <= Sdram_Control:u7.SA
DRAM_ADDR[1] <= Sdram_Control:u7.SA
DRAM_ADDR[2] <= Sdram_Control:u7.SA
DRAM_ADDR[3] <= Sdram_Control:u7.SA
DRAM_ADDR[4] <= Sdram_Control:u7.SA
DRAM_ADDR[5] <= Sdram_Control:u7.SA
DRAM_ADDR[6] <= Sdram_Control:u7.SA
DRAM_ADDR[7] <= Sdram_Control:u7.SA
DRAM_ADDR[8] <= Sdram_Control:u7.SA
DRAM_ADDR[9] <= Sdram_Control:u7.SA
DRAM_ADDR[10] <= Sdram_Control:u7.SA
DRAM_ADDR[11] <= Sdram_Control:u7.SA
DRAM_ADDR[12] <= Sdram_Control:u7.SA
DRAM_BA[0] <= Sdram_Control:u7.BA
DRAM_BA[1] <= Sdram_Control:u7.BA
DRAM_CAS_N <= Sdram_Control:u7.CAS_N
DRAM_CKE <= Sdram_Control:u7.CKE
DRAM_CLK <= SDRAM_PLL:PLL2.outclk_1
DRAM_CS_N <= Sdram_Control:u7.CS_N
DRAM_DQ[0] <> Sdram_Control:u7.DQ
DRAM_DQ[1] <> Sdram_Control:u7.DQ
DRAM_DQ[2] <> Sdram_Control:u7.DQ
DRAM_DQ[3] <> Sdram_Control:u7.DQ
DRAM_DQ[4] <> Sdram_Control:u7.DQ
DRAM_DQ[5] <> Sdram_Control:u7.DQ
DRAM_DQ[6] <> Sdram_Control:u7.DQ
DRAM_DQ[7] <> Sdram_Control:u7.DQ
DRAM_DQ[8] <> Sdram_Control:u7.DQ
DRAM_DQ[9] <> Sdram_Control:u7.DQ
DRAM_DQ[10] <> Sdram_Control:u7.DQ
DRAM_DQ[11] <> Sdram_Control:u7.DQ
DRAM_DQ[12] <> Sdram_Control:u7.DQ
DRAM_DQ[13] <> Sdram_Control:u7.DQ
DRAM_DQ[14] <> Sdram_Control:u7.DQ
DRAM_DQ[15] <> Sdram_Control:u7.DQ
DRAM_LDQM <= Sdram_Control:u7.DQM
DRAM_RAS_N <= Sdram_Control:u7.RAS_N
DRAM_UDQM <= Sdram_Control:u7.DQM
DRAM_WE_N <= Sdram_Control:u7.WE_N
BuzzerFil1 <= buzzHandler:bh.F1
BuzzerFil2 <= buzzHandler:bh.F2
BuzzerFil3 <= buzzHandler:bh.F3
BuzzerGnd <= buzzHandler:bh.gnd
CAMERA_I2C_SCL <> CAMERA_I2C_SCL
CAMERA_I2C_SDA <> MIPI_BRIDGE_CAMERA_Config:cfin.CAMERA_I2C_SDA
CAMERA_I2C_SDA <> FOCUS_ADJ:adl.SDA
CAMERA_PWDN_n <= <VCC>
LCD_B[0] <= CrossPainter:cp.LCDB
LCD_B[1] <= CrossPainter:cp.LCDB
LCD_B[2] <= CrossPainter:cp.LCDB
LCD_B[3] <= CrossPainter:cp.LCDB
LCD_B[4] <= CrossPainter:cp.LCDB
LCD_B[5] <= CrossPainter:cp.LCDB
LCD_B[6] <= CrossPainter:cp.LCDB
LCD_B[7] <= CrossPainter:cp.LCDB
LCD_DCLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
LCD_DE <= READ_Request.DB_MAX_OUTPUT_PORT_TYPE
LCD_DIM <= <VCC>
LCD_DITH <= <GND>
LCD_G[0] <= CrossPainter:cp.LCDG
LCD_G[1] <= CrossPainter:cp.LCDG
LCD_G[2] <= CrossPainter:cp.LCDG
LCD_G[3] <= CrossPainter:cp.LCDG
LCD_G[4] <= CrossPainter:cp.LCDG
LCD_G[5] <= CrossPainter:cp.LCDG
LCD_G[6] <= CrossPainter:cp.LCDG
LCD_G[7] <= CrossPainter:cp.LCDG
LCD_HSD <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
LCD_MODE <= <GND>
LCD_POWER_CTL <= <VCC>
LCD_RSTB <= <VCC>
LCD_R[0] <= CrossPainter:cp.LCDR
LCD_R[1] <= CrossPainter:cp.LCDR
LCD_R[2] <= CrossPainter:cp.LCDR
LCD_R[3] <= CrossPainter:cp.LCDR
LCD_R[4] <= CrossPainter:cp.LCDR
LCD_R[5] <= CrossPainter:cp.LCDR
LCD_R[6] <= CrossPainter:cp.LCDR
LCD_R[7] <= CrossPainter:cp.LCDR
LCD_SHLR <= <VCC>
LCD_UPDN <= <GND>
LCD_VSD <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
LSENSOR_ADDR_SEL <= <GND>
LSENSOR_INT => ~NO_FANOUT~
LSENSOR_SCL <> <UNC>
LSENSOR_SDA <> <UNC>
MIPI_CS_n <= <GND>
MIPI_I2C_SCL <> MIPI_BRIDGE_CAMERA_Config:cfin.MIPI_I2C_SCL
MIPI_I2C_SDA <> MIPI_BRIDGE_CAMERA_Config:cfin.MIPI_I2C_SDA
MIPI_MCLK <= <GND>
MIPI_PIXEL_CLK => MIPI_PIXEL_CLK.IN2
MIPI_PIXEL_D[0] => MIPI_PIXEL_D[0].IN1
MIPI_PIXEL_D[1] => MIPI_PIXEL_D[1].IN1
MIPI_PIXEL_D[2] => MIPI_PIXEL_D[2].IN1
MIPI_PIXEL_D[3] => MIPI_PIXEL_D[3].IN1
MIPI_PIXEL_D[4] => MIPI_PIXEL_D[4].IN1
MIPI_PIXEL_D[5] => MIPI_PIXEL_D[5].IN1
MIPI_PIXEL_D[6] => MIPI_PIXEL_D[6].IN1
MIPI_PIXEL_D[7] => MIPI_PIXEL_D[7].IN1
MIPI_PIXEL_D[8] => MIPI_PIXEL_D[8].IN1
MIPI_PIXEL_D[9] => MIPI_PIXEL_D[9].IN1
MIPI_PIXEL_D[10] => ~NO_FANOUT~
MIPI_PIXEL_D[11] => ~NO_FANOUT~
MIPI_PIXEL_D[12] => ~NO_FANOUT~
MIPI_PIXEL_D[13] => ~NO_FANOUT~
MIPI_PIXEL_HS => comb.IN0
MIPI_PIXEL_VS => MIPI_PIXEL_VS.IN1
MIPI_REFCLK <= MIPI_REFCLK.DB_MAX_OUTPUT_PORT_TYPE
MIPI_RESET_n <= RESET_DELAY:dl.READY0
MPU_AD0_SDO <= <GND>
MPU_CS_n <= <GND>
MPU_FSYNC <= <GND>
MPU_INT => ~NO_FANOUT~
MPU_SCL_SCLK <> <UNC>
MPU_SDA_SDI <> <UNC>
TOUCH_I2C_SCL <> <UNC>
TOUCH_I2C_SDA <> <UNC>
TOUCH_INT_n => ~NO_FANOUT~


|Camera|RESET_DELAY:dl
RESET_N => READY1~reg0.ACLR
RESET_N => READY0~reg0.ACLR
RESET_N => DELAY[0].ACLR
RESET_N => DELAY[1].ACLR
RESET_N => DELAY[2].ACLR
RESET_N => DELAY[3].ACLR
RESET_N => DELAY[4].ACLR
RESET_N => DELAY[5].ACLR
RESET_N => DELAY[6].ACLR
RESET_N => DELAY[7].ACLR
RESET_N => DELAY[8].ACLR
RESET_N => DELAY[9].ACLR
RESET_N => DELAY[10].ACLR
RESET_N => DELAY[11].ACLR
RESET_N => DELAY[12].ACLR
RESET_N => DELAY[13].ACLR
RESET_N => DELAY[14].ACLR
RESET_N => DELAY[15].ACLR
RESET_N => DELAY[16].ACLR
RESET_N => DELAY[17].ACLR
RESET_N => DELAY[18].ACLR
RESET_N => DELAY[19].ACLR
RESET_N => DELAY[20].ACLR
RESET_N => DELAY[21].ACLR
RESET_N => DELAY[22].ACLR
RESET_N => DELAY[23].ACLR
RESET_N => DELAY[24].ACLR
RESET_N => DELAY[25].ACLR
RESET_N => DELAY[26].ACLR
RESET_N => DELAY[27].ACLR
RESET_N => DELAY[28].ACLR
RESET_N => DELAY[29].ACLR
RESET_N => DELAY[30].ACLR
RESET_N => DELAY[31].ACLR
CLK => READY1~reg0.CLK
CLK => READY0~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY0 <= READY0~reg0.DB_MAX_OUTPUT_PORT_TYPE
READY1 <= READY1~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_PLL:pll_ref
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= MIPI_PLL_0002:mipi_pll_inst.outclk_0
outclk_1 <= MIPI_PLL_0002:mipi_pll_inst.outclk_1
outclk_2 <= MIPI_PLL_0002:mipi_pll_inst.outclk_2
outclk_3 <= MIPI_PLL_0002:mipi_pll_inst.outclk_3
outclk_4 <= MIPI_PLL_0002:mipi_pll_inst.outclk_4
locked <= MIPI_PLL_0002:mipi_pll_inst.locked


|Camera|MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= altera_pll:altera_pll_i.outclk
outclk_4 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Camera|MIPI_PLL:pll_ref|MIPI_PLL_0002:mipi_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk => general[3].gpll.I_REFCLK
refclk => general[4].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
rst => general[3].gpll.I_RST
rst => general[4].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
outclk[3] <= general[3].gpll.O_OUTCLK
outclk[4] <= general[4].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
cascade_out[3] <= <GND>
cascade_out[4] <= <GND>
zdbfbclk <> <GND>


|Camera|SDRAM_PLL:PLL2
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= SDRAM_PLL_0002:sdram_pll_inst.outclk_0
outclk_1 <= SDRAM_PLL_0002:sdram_pll_inst.outclk_1
locked <= SDRAM_PLL_0002:sdram_pll_inst.locked


|Camera|SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Camera|SDRAM_PLL:PLL2|SDRAM_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin
RESET_N => RESET_N.IN1
CLK_50 => CLK_50.IN3
MIPI_I2C_SCL <= MIPI_BRIDGE_CONFIG:mpiv.I2C_SCL
MIPI_I2C_SDA <> MIPI_BRIDGE_CONFIG:mpiv.I2C_SDA
MIPI_I2C_RELEASE <= MIPI_BRIDGE_CONFIG:mpiv.MIPI_BRIDGE_CONFIG_RELEASE
CAMERA_I2C_SCL <= CAMERA_I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
CAMERA_I2C_SDA <> VCM_TEST:vmt.I2C_SDA
CAMERA_I2C_SDA <> MIPI_CAMERA_CONFIG:camiv.I2C_SDA
CAMERA_I2C_RELAESE <= MIPI_CAMERA_CONFIG:camiv.MIPI_CAMERA_RELAESE
STEP[0] <= VCM_TEST:vmt.STEP
STEP[1] <= VCM_TEST:vmt.STEP
STEP[2] <= VCM_TEST:vmt.STEP
STEP[3] <= VCM_TEST:vmt.STEP
STEP[4] <= VCM_TEST:vmt.STEP
STEP[5] <= VCM_TEST:vmt.STEP
STEP[6] <= VCM_TEST:vmt.STEP
STEP[7] <= VCM_TEST:vmt.STEP
STEP[8] <= VCM_TEST:vmt.STEP
STEP[9] <= VCM_TEST:vmt.STEP
VCM_RELAESE <= VCM_RELAESE.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt
RESET_N => RESET_N.IN2
CLK_50 => CLK_50.IN2
I2C_SCL <= VCM_I2C:i2c2.I2C_SCL
I2C_SDA <> VCM_I2C:i2c2.I2C_SDA
VCM_RELAESE <= VCM_STEP:stp.OK
READY <= READY.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[0] <= VCM_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[1] <= VCM_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[2] <= VCM_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[3] <= VCM_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[4] <= VCM_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[5] <= VCM_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[6] <= VCM_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[7] <= VCM_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[8] <= VCM_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[9] <= VCM_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[10] <= VCM_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[11] <= VCM_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[12] <= VCM_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[13] <= VCM_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[14] <= VCM_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[15] <= VCM_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
STEP[0] <= VCM_STEP:stp.STEP
STEP[1] <= VCM_STEP:stp.STEP
STEP[2] <= VCM_STEP:stp.STEP
STEP[3] <= VCM_STEP:stp.STEP
STEP[4] <= VCM_STEP:stp.STEP
STEP[5] <= VCM_STEP:stp.STEP
STEP[6] <= VCM_STEP:stp.STEP
STEP[7] <= VCM_STEP:stp.STEP
STEP[8] <= VCM_STEP:stp.STEP
STEP[9] <= VCM_STEP:stp.STEP
I2C_LO0P <= I2C_LO0P.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|RESET_DELAY:del
RESET_N => READY1~reg0.ACLR
RESET_N => READY0~reg0.ACLR
RESET_N => DELAY[0].ACLR
RESET_N => DELAY[1].ACLR
RESET_N => DELAY[2].ACLR
RESET_N => DELAY[3].ACLR
RESET_N => DELAY[4].ACLR
RESET_N => DELAY[5].ACLR
RESET_N => DELAY[6].ACLR
RESET_N => DELAY[7].ACLR
RESET_N => DELAY[8].ACLR
RESET_N => DELAY[9].ACLR
RESET_N => DELAY[10].ACLR
RESET_N => DELAY[11].ACLR
RESET_N => DELAY[12].ACLR
RESET_N => DELAY[13].ACLR
RESET_N => DELAY[14].ACLR
RESET_N => DELAY[15].ACLR
RESET_N => DELAY[16].ACLR
RESET_N => DELAY[17].ACLR
RESET_N => DELAY[18].ACLR
RESET_N => DELAY[19].ACLR
RESET_N => DELAY[20].ACLR
RESET_N => DELAY[21].ACLR
RESET_N => DELAY[22].ACLR
RESET_N => DELAY[23].ACLR
RESET_N => DELAY[24].ACLR
RESET_N => DELAY[25].ACLR
RESET_N => DELAY[26].ACLR
RESET_N => DELAY[27].ACLR
RESET_N => DELAY[28].ACLR
RESET_N => DELAY[29].ACLR
RESET_N => DELAY[30].ACLR
RESET_N => DELAY[31].ACLR
CLK => READY1~reg0.CLK
CLK => READY0~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY0 <= READY0~reg0.DB_MAX_OUTPUT_PORT_TYPE
READY1 <= READY1~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_STEP:stp
CLK => OK~reg0.CLK
CLK => STEP[0]~reg0.CLK
CLK => STEP[1]~reg0.CLK
CLK => STEP[2]~reg0.CLK
CLK => STEP[3]~reg0.CLK
CLK => STEP[4]~reg0.CLK
CLK => STEP[5]~reg0.CLK
CLK => STEP[6]~reg0.CLK
CLK => STEP[7]~reg0.CLK
CLK => STEP[8]~reg0.CLK
CLK => STEP[9]~reg0.CLK
RESET_N => OK~reg0.ACLR
RESET_N => STEP[0]~reg0.ACLR
RESET_N => STEP[1]~reg0.ACLR
RESET_N => STEP[2]~reg0.ACLR
RESET_N => STEP[3]~reg0.ACLR
RESET_N => STEP[4]~reg0.ACLR
RESET_N => STEP[5]~reg0.ACLR
RESET_N => STEP[6]~reg0.ACLR
RESET_N => STEP[7]~reg0.ACLR
RESET_N => STEP[8]~reg0.ACLR
RESET_N => STEP[9]~reg0.ACLR
VCM_DATA[0] <= <GND>
VCM_DATA[1] <= <GND>
VCM_DATA[2] <= <GND>
VCM_DATA[3] <= <GND>
VCM_DATA[4] <= STEP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[5] <= STEP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[6] <= STEP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[7] <= STEP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[8] <= STEP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[9] <= STEP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[10] <= STEP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[11] <= STEP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[12] <= STEP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[13] <= STEP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[14] <= <GND>
VCM_DATA[15] <= <GND>
STEP[0] <= STEP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[1] <= STEP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[2] <= STEP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[3] <= STEP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[4] <= STEP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[5] <= STEP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[6] <= STEP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[7] <= STEP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[8] <= STEP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[9] <= STEP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OK <= OK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2
RESET_N => WORD_DATA[0].OUTPUTSELECT
RESET_N => WORD_DATA[1].OUTPUTSELECT
RESET_N => WORD_DATA[2].OUTPUTSELECT
RESET_N => WORD_DATA[3].OUTPUTSELECT
RESET_N => WORD_DATA[4].OUTPUTSELECT
RESET_N => WORD_DATA[5].OUTPUTSELECT
RESET_N => WORD_DATA[6].OUTPUTSELECT
RESET_N => WORD_DATA[7].OUTPUTSELECT
RESET_N => POINTER[0].OUTPUTSELECT
RESET_N => POINTER[1].OUTPUTSELECT
RESET_N => POINTER[2].OUTPUTSELECT
RESET_N => POINTER[3].OUTPUTSELECT
RESET_N => POINTER[4].OUTPUTSELECT
RESET_N => POINTER[5].OUTPUTSELECT
RESET_N => POINTER[6].OUTPUTSELECT
RESET_N => POINTER[7].OUTPUTSELECT
RESET_N => SLAVE_ADDR[0].OUTPUTSELECT
RESET_N => SLAVE_ADDR[1].OUTPUTSELECT
RESET_N => SLAVE_ADDR[2].OUTPUTSELECT
RESET_N => SLAVE_ADDR[3].OUTPUTSELECT
RESET_N => SLAVE_ADDR[4].OUTPUTSELECT
RESET_N => SLAVE_ADDR[5].OUTPUTSELECT
RESET_N => SLAVE_ADDR[6].OUTPUTSELECT
RESET_N => SLAVE_ADDR[7].OUTPUTSELECT
RESET_N => I2C_LO0P~reg0.ACLR
RESET_N => DELY[0].ACLR
RESET_N => DELY[1].ACLR
RESET_N => DELY[2].ACLR
RESET_N => DELY[3].ACLR
RESET_N => DELY[4].ACLR
RESET_N => DELY[5].ACLR
RESET_N => DELY[6].ACLR
RESET_N => DELY[7].ACLR
RESET_N => DELY[8].ACLR
RESET_N => DELY[9].ACLR
RESET_N => DELY[10].ACLR
RESET_N => DELY[11].ACLR
RESET_N => DELY[12].ACLR
RESET_N => DELY[13].ACLR
RESET_N => DELY[14].ACLR
RESET_N => DELY[15].ACLR
RESET_N => DELY[16].ACLR
RESET_N => DELY[17].ACLR
RESET_N => DELY[18].ACLR
RESET_N => DELY[19].ACLR
RESET_N => DELY[20].ACLR
RESET_N => DELY[21].ACLR
RESET_N => DELY[22].ACLR
RESET_N => DELY[23].ACLR
RESET_N => DELY[24].ACLR
RESET_N => DELY[25].ACLR
RESET_N => DELY[26].ACLR
RESET_N => DELY[27].ACLR
RESET_N => DELY[28].ACLR
RESET_N => DELY[29].ACLR
RESET_N => DELY[30].ACLR
RESET_N => DELY[31].ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => WCNT[0]~reg0.ACLR
RESET_N => WCNT[1]~reg0.ACLR
RESET_N => WCNT[2]~reg0.ACLR
RESET_N => WCNT[3]~reg0.ACLR
RESET_N => WCNT[4]~reg0.ACLR
RESET_N => WCNT[5]~reg0.ACLR
RESET_N => WCNT[6]~reg0.ACLR
RESET_N => WCNT[7]~reg0.ACLR
RESET_N => W_WORD_GO~reg0.PRESET
RESET_N => R_GO.PRESET
RESET_N => W_POINTER_GO.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => I2C_SCL.IN1
RESET_N => I2C_SDA.IN1
RESET_N => R_VCM_DATA[15]~reg0.ENA
RESET_N => R_VCM_DATA[14]~reg0.ENA
RESET_N => R_VCM_DATA[13]~reg0.ENA
RESET_N => R_VCM_DATA[12]~reg0.ENA
RESET_N => R_VCM_DATA[11]~reg0.ENA
RESET_N => R_VCM_DATA[10]~reg0.ENA
RESET_N => R_VCM_DATA[9]~reg0.ENA
RESET_N => R_VCM_DATA[8]~reg0.ENA
RESET_N => R_VCM_DATA[7]~reg0.ENA
RESET_N => R_VCM_DATA[6]~reg0.ENA
RESET_N => R_VCM_DATA[5]~reg0.ENA
RESET_N => R_VCM_DATA[4]~reg0.ENA
RESET_N => R_VCM_DATA[3]~reg0.ENA
RESET_N => R_VCM_DATA[2]~reg0.ENA
RESET_N => R_VCM_DATA[1]~reg0.ENA
RESET_N => R_VCM_DATA[0]~reg0.ENA
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => I2C_LO0P.OUTPUTSELECT
RESET_SUB_N => ~NO_FANOUT~
CLK_50 => CLK_50.IN2
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDA <> I2C_WRITE_PTR:wpt.SDAI
I2C_SDA <> I2C_READ_DATA:rd.SDAI
I2C_SDA <> I2C_SDA
INT_n => ~NO_FANOUT~
R_VCM_DATA[0] <= R_VCM_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[1] <= R_VCM_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[2] <= R_VCM_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[3] <= R_VCM_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[4] <= R_VCM_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[5] <= R_VCM_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[6] <= R_VCM_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[7] <= R_VCM_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[8] <= R_VCM_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[9] <= R_VCM_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[10] <= R_VCM_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[11] <= R_VCM_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[12] <= R_VCM_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[13] <= R_VCM_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[14] <= R_VCM_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[15] <= R_VCM_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[0] => WORD_DATA.DATAB
VCM_DATA[0] => WORD_DATA.DATAB
VCM_DATA[1] => WORD_DATA.DATAB
VCM_DATA[1] => WORD_DATA.DATAB
VCM_DATA[2] => WORD_DATA.DATAB
VCM_DATA[2] => WORD_DATA.DATAB
VCM_DATA[3] => WORD_DATA.DATAB
VCM_DATA[3] => WORD_DATA.DATAB
VCM_DATA[4] => WORD_DATA.DATAB
VCM_DATA[4] => Equal3.IN19
VCM_DATA[4] => WORD_DATA.DATAB
VCM_DATA[5] => WORD_DATA.DATAB
VCM_DATA[5] => Equal3.IN18
VCM_DATA[5] => WORD_DATA.DATAB
VCM_DATA[6] => WORD_DATA.DATAB
VCM_DATA[6] => Equal3.IN17
VCM_DATA[6] => WORD_DATA.DATAB
VCM_DATA[7] => WORD_DATA.DATAB
VCM_DATA[7] => Equal3.IN16
VCM_DATA[7] => WORD_DATA.DATAB
VCM_DATA[8] => POINTER.DATAB
VCM_DATA[8] => Equal3.IN15
VCM_DATA[8] => POINTER.DATAB
VCM_DATA[9] => POINTER.DATAB
VCM_DATA[9] => Equal3.IN14
VCM_DATA[9] => POINTER.DATAB
VCM_DATA[10] => POINTER.DATAB
VCM_DATA[10] => Equal3.IN13
VCM_DATA[10] => POINTER.DATAB
VCM_DATA[11] => POINTER.DATAB
VCM_DATA[11] => Equal3.IN12
VCM_DATA[11] => POINTER.DATAB
VCM_DATA[12] => POINTER.DATAB
VCM_DATA[12] => Equal3.IN11
VCM_DATA[12] => POINTER.DATAB
VCM_DATA[13] => POINTER.DATAB
VCM_DATA[13] => Equal3.IN10
VCM_DATA[13] => POINTER.DATAB
VCM_DATA[14] => POINTER.DATAB
VCM_DATA[14] => POINTER.DATAB
VCM_DATA[15] => POINTER.DATAB
VCM_DATA[15] => POINTER.DATAB
CLK_400K <= CLK_400K.DB_MAX_OUTPUT_PORT_TYPE
I2C_LO0P <= I2C_LO0P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[0] <= WCNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[1] <= WCNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[2] <= WCNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[3] <= WCNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[4] <= WCNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[5] <= WCNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[6] <= WCNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[7] <= WCNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[0] <= SLAVE_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[1] <= SLAVE_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[2] <= SLAVE_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[3] <= SLAVE_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[4] <= SLAVE_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[5] <= SLAVE_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[6] <= SLAVE_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[7] <= SLAVE_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[0] <= WORD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[1] <= WORD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[2] <= WORD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[3] <= WORD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[4] <= WORD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[5] <= WORD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[6] <= WORD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[7] <= WORD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
POINTER[0] <= POINTER[0].DB_MAX_OUTPUT_PORT_TYPE
POINTER[1] <= POINTER[1].DB_MAX_OUTPUT_PORT_TYPE
POINTER[2] <= POINTER[2].DB_MAX_OUTPUT_PORT_TYPE
POINTER[3] <= POINTER[3].DB_MAX_OUTPUT_PORT_TYPE
POINTER[4] <= POINTER[4].DB_MAX_OUTPUT_PORT_TYPE
POINTER[5] <= POINTER[5].DB_MAX_OUTPUT_PORT_TYPE
POINTER[6] <= POINTER[6].DB_MAX_OUTPUT_PORT_TYPE
POINTER[7] <= POINTER[7].DB_MAX_OUTPUT_PORT_TYPE
W_WORD_END <= I2C_WRITE_WDATA:wrd.END_OK
W_WORD_GO <= W_WORD_GO.DB_MAX_OUTPUT_PORT_TYPE
WORD_ST[0] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[1] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[2] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[3] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[4] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[5] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[6] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[7] <= I2C_WRITE_WDATA:wrd.ST
WORD_CNT[0] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[1] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[2] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[3] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[4] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[5] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[6] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[7] <= I2C_WRITE_WDATA:wrd.CNT
WORD_BYTE[0] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[1] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[2] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[3] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[4] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[5] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[6] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[7] <= I2C_WRITE_WDATA:wrd.BYTE
R_DATA[0] <= I2C_READ_DATA:rd.DATA16
R_DATA[1] <= I2C_READ_DATA:rd.DATA16
R_DATA[2] <= I2C_READ_DATA:rd.DATA16
R_DATA[3] <= I2C_READ_DATA:rd.DATA16
R_DATA[4] <= I2C_READ_DATA:rd.DATA16
R_DATA[5] <= I2C_READ_DATA:rd.DATA16
R_DATA[6] <= I2C_READ_DATA:rd.DATA16
R_DATA[7] <= I2C_READ_DATA:rd.DATA16
R_DATA[8] <= I2C_READ_DATA:rd.DATA16
R_DATA[9] <= I2C_READ_DATA:rd.DATA16
R_DATA[10] <= I2C_READ_DATA:rd.DATA16
R_DATA[11] <= I2C_READ_DATA:rd.DATA16
R_DATA[12] <= I2C_READ_DATA:rd.DATA16
R_DATA[13] <= I2C_READ_DATA:rd.DATA16
R_DATA[14] <= I2C_READ_DATA:rd.DATA16
R_DATA[15] <= I2C_READ_DATA:rd.DATA16
SDAI_W <= I2C_WRITE_WDATA:wrd.SDAI_W
TR <= <GND>
I2C_SCL_O <= I2C_SCL_O.DB_MAX_OUTPUT_PORT_TYPE
TEST_MODE => always0.IN1
TEST_MODE => ST.DATAB


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|CLOCKMEM:c1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => BYTE[0]~reg0.ENA
RESET_N => END_OK~reg0.ENA
RESET_N => CNT[7]~reg0.ENA
RESET_N => CNT[6]~reg0.ENA
RESET_N => CNT[5]~reg0.ENA
RESET_N => CNT[4]~reg0.ENA
RESET_N => CNT[3]~reg0.ENA
RESET_N => CNT[2]~reg0.ENA
RESET_N => CNT[1]~reg0.ENA
RESET_N => CNT[0]~reg0.ENA
RESET_N => SDAO~reg0.ENA
RESET_N => SCLO~reg0.ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => ACK_OK~reg0.ENA
RESET_N => BYTE[7]~reg0.ENA
RESET_N => BYTE[6]~reg0.ENA
RESET_N => BYTE[5]~reg0.ENA
RESET_N => BYTE[4]~reg0.ENA
RESET_N => BYTE[3]~reg0.ENA
RESET_N => BYTE[2]~reg0.ENA
RESET_N => BYTE[1]~reg0.ENA
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
LIGHT_INT => ~NO_FANOUT~
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN5
SLAVE_ADDRESS[2] => Selector24.IN5
SLAVE_ADDRESS[3] => Selector23.IN5
SLAVE_ADDRESS[4] => Selector22.IN5
SLAVE_ADDRESS[5] => Selector21.IN5
SLAVE_ADDRESS[6] => Selector20.IN5
SLAVE_ADDRESS[7] => Selector19.IN5
WDATA[0] => A.DATAB
WDATA[1] => A.DATAB
WDATA[2] => A.DATAB
WDATA[3] => A.DATAB
WDATA[4] => A.DATAB
WDATA[5] => A.DATAB
WDATA[6] => A.DATAB
WDATA[7] => A.DATAB
WDATA[8] => A.DATAB
WDATA[9] => A.DATAB
WDATA[10] => A.DATAB
WDATA[11] => A.DATAB
WDATA[12] => A.DATAB
WDATA[13] => A.DATAB
WDATA[14] => A.DATAB
WDATA[15] => A.DATAB
SDAI => SDAI_W.DATAIN
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDAI_W <= SDAI.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal0.IN15
BYTE_NUM[1] => Equal0.IN14
BYTE_NUM[2] => Equal0.IN13
BYTE_NUM[3] => Equal0.IN12
BYTE_NUM[4] => Equal0.IN11
BYTE_NUM[5] => Equal0.IN10
BYTE_NUM[6] => Equal0.IN9
BYTE_NUM[7] => Equal0.IN8


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector33.IN5
SLAVE_ADDRESS[1] => Selector32.IN5
SLAVE_ADDRESS[2] => Selector31.IN5
SLAVE_ADDRESS[3] => Selector30.IN5
SLAVE_ADDRESS[4] => Selector29.IN5
SLAVE_ADDRESS[5] => Selector28.IN5
SLAVE_ADDRESS[6] => Selector27.IN5
SLAVE_ADDRESS[7] => Selector26.IN5
SDAI => SCLO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_END[0] => Equal0.IN15
BYTE_END[1] => Equal0.IN14
BYTE_END[2] => Equal0.IN13
BYTE_END[3] => Equal0.IN12
BYTE_END[4] => Equal0.IN11
BYTE_END[5] => Equal0.IN10
BYTE_END[6] => Equal0.IN9
BYTE_END[7] => Equal0.IN8


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_READ_DATA:rd
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DATA16[0]~reg0.ENA
RESET_N => END_OK~reg0.ENA
RESET_N => CNT[7]~reg0.ENA
RESET_N => CNT[6]~reg0.ENA
RESET_N => CNT[5]~reg0.ENA
RESET_N => CNT[4]~reg0.ENA
RESET_N => CNT[3]~reg0.ENA
RESET_N => CNT[2]~reg0.ENA
RESET_N => CNT[1]~reg0.ENA
RESET_N => CNT[0]~reg0.ENA
RESET_N => SDAO~reg0.ENA
RESET_N => SCLO~reg0.ENA
RESET_N => A[8]~reg0.ENA
RESET_N => A[7]~reg0.ENA
RESET_N => A[6]~reg0.ENA
RESET_N => A[5]~reg0.ENA
RESET_N => A[4]~reg0.ENA
RESET_N => A[3]~reg0.ENA
RESET_N => A[2]~reg0.ENA
RESET_N => A[1]~reg0.ENA
RESET_N => A[0]~reg0.ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => ACK_OK~reg0.ENA
RESET_N => BYTE[7]~reg0.ENA
RESET_N => BYTE[6]~reg0.ENA
RESET_N => BYTE[5]~reg0.ENA
RESET_N => BYTE[4]~reg0.ENA
RESET_N => BYTE[3]~reg0.ENA
RESET_N => BYTE[2]~reg0.ENA
RESET_N => BYTE[1]~reg0.ENA
RESET_N => BYTE[0]~reg0.ENA
RESET_N => DATA16[15]~reg0.ENA
RESET_N => DATA16[14]~reg0.ENA
RESET_N => DATA16[13]~reg0.ENA
RESET_N => DATA16[12]~reg0.ENA
RESET_N => DATA16[11]~reg0.ENA
RESET_N => DATA16[10]~reg0.ENA
RESET_N => DATA16[9]~reg0.ENA
RESET_N => DATA16[8]~reg0.ENA
RESET_N => DATA16[7]~reg0.ENA
RESET_N => DATA16[6]~reg0.ENA
RESET_N => DATA16[5]~reg0.ENA
RESET_N => DATA16[4]~reg0.ENA
RESET_N => DATA16[3]~reg0.ENA
RESET_N => DATA16[2]~reg0.ENA
RESET_N => DATA16[1]~reg0.ENA
PT_CK => DATA16[0]~reg0.CLK
PT_CK => DATA16[1]~reg0.CLK
PT_CK => DATA16[2]~reg0.CLK
PT_CK => DATA16[3]~reg0.CLK
PT_CK => DATA16[4]~reg0.CLK
PT_CK => DATA16[5]~reg0.CLK
PT_CK => DATA16[6]~reg0.CLK
PT_CK => DATA16[7]~reg0.CLK
PT_CK => DATA16[8]~reg0.CLK
PT_CK => DATA16[9]~reg0.CLK
PT_CK => DATA16[10]~reg0.CLK
PT_CK => DATA16[11]~reg0.CLK
PT_CK => DATA16[12]~reg0.CLK
PT_CK => DATA16[13]~reg0.CLK
PT_CK => DATA16[14]~reg0.CLK
PT_CK => DATA16[15]~reg0.CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0]~reg0.CLK
PT_CK => A[1]~reg0.CLK
PT_CK => A[2]~reg0.CLK
PT_CK => A[3]~reg0.CLK
PT_CK => A[4]~reg0.CLK
PT_CK => A[5]~reg0.CLK
PT_CK => A[6]~reg0.CLK
PT_CK => A[7]~reg0.CLK
PT_CK => A[8]~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN3
SLAVE_ADDRESS[2] => Selector24.IN3
SLAVE_ADDRESS[3] => Selector23.IN3
SLAVE_ADDRESS[4] => Selector22.IN3
SLAVE_ADDRESS[5] => Selector21.IN3
SLAVE_ADDRESS[6] => Selector20.IN3
SLAVE_ADDRESS[7] => Selector19.IN3
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
SDAI => DATA16.DATAB
SDAI => SDAO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => SCLO.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[0] <= DATA16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[1] <= DATA16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[2] <= DATA16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[3] <= DATA16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[4] <= DATA16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[5] <= DATA16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[6] <= DATA16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[7] <= DATA16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[8] <= DATA16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[9] <= DATA16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[10] <= DATA16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[11] <= DATA16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[12] <= DATA16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[13] <= DATA16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[14] <= DATA16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[15] <= DATA16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_BYTE[0] => Equal2.IN15
END_BYTE[0] => LessThan0.IN16
END_BYTE[1] => Equal2.IN14
END_BYTE[1] => LessThan0.IN15
END_BYTE[2] => Equal2.IN13
END_BYTE[2] => LessThan0.IN14
END_BYTE[3] => Equal2.IN12
END_BYTE[3] => LessThan0.IN13
END_BYTE[4] => Equal2.IN11
END_BYTE[4] => LessThan0.IN12
END_BYTE[5] => Equal2.IN10
END_BYTE[5] => LessThan0.IN11
END_BYTE[6] => Equal2.IN9
END_BYTE[6] => LessThan0.IN10
END_BYTE[7] => Equal2.IN8
END_BYTE[7] => LessThan0.IN9


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|VCM_TEST:vmt|VCM_I2C:i2c2|I2C_RESET_DELAY:DY
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
RESET_N => WORD_DATA[0].OUTPUTSELECT
RESET_N => WORD_DATA[1].OUTPUTSELECT
RESET_N => WORD_DATA[2].OUTPUTSELECT
RESET_N => WORD_DATA[3].OUTPUTSELECT
RESET_N => WORD_DATA[4].OUTPUTSELECT
RESET_N => WORD_DATA[5].OUTPUTSELECT
RESET_N => WORD_DATA[6].OUTPUTSELECT
RESET_N => WORD_DATA[7].OUTPUTSELECT
RESET_N => POINTER[0].OUTPUTSELECT
RESET_N => POINTER[1].OUTPUTSELECT
RESET_N => POINTER[2].OUTPUTSELECT
RESET_N => POINTER[3].OUTPUTSELECT
RESET_N => POINTER[4].OUTPUTSELECT
RESET_N => POINTER[5].OUTPUTSELECT
RESET_N => POINTER[6].OUTPUTSELECT
RESET_N => POINTER[7].OUTPUTSELECT
RESET_N => POINTER[8].OUTPUTSELECT
RESET_N => POINTER[9].OUTPUTSELECT
RESET_N => POINTER[10].OUTPUTSELECT
RESET_N => POINTER[11].OUTPUTSELECT
RESET_N => POINTER[12].OUTPUTSELECT
RESET_N => POINTER[13].OUTPUTSELECT
RESET_N => POINTER[14].OUTPUTSELECT
RESET_N => POINTER[15].OUTPUTSELECT
RESET_N => SLAVE_ADDR[0].OUTPUTSELECT
RESET_N => SLAVE_ADDR[1].OUTPUTSELECT
RESET_N => SLAVE_ADDR[2].OUTPUTSELECT
RESET_N => SLAVE_ADDR[3].OUTPUTSELECT
RESET_N => SLAVE_ADDR[4].OUTPUTSELECT
RESET_N => SLAVE_ADDR[5].OUTPUTSELECT
RESET_N => SLAVE_ADDR[6].OUTPUTSELECT
RESET_N => SLAVE_ADDR[7].OUTPUTSELECT
RESET_N => MIPI_CAMERA_RELAESE~reg0.ACLR
RESET_N => ID1[0]~reg0.ACLR
RESET_N => ID1[1]~reg0.ACLR
RESET_N => ID1[2]~reg0.ACLR
RESET_N => ID1[3]~reg0.ACLR
RESET_N => ID1[4]~reg0.ACLR
RESET_N => ID1[5]~reg0.ACLR
RESET_N => ID1[6]~reg0.ACLR
RESET_N => ID1[7]~reg0.ACLR
RESET_N => DELY[0].ACLR
RESET_N => DELY[1].ACLR
RESET_N => DELY[2].ACLR
RESET_N => DELY[3].ACLR
RESET_N => DELY[4].ACLR
RESET_N => DELY[5].ACLR
RESET_N => DELY[6].ACLR
RESET_N => DELY[7].ACLR
RESET_N => DELY[8].ACLR
RESET_N => DELY[9].ACLR
RESET_N => DELY[10].ACLR
RESET_N => DELY[11].ACLR
RESET_N => DELY[12].ACLR
RESET_N => DELY[13].ACLR
RESET_N => DELY[14].ACLR
RESET_N => DELY[15].ACLR
RESET_N => DELY[16].ACLR
RESET_N => DELY[17].ACLR
RESET_N => DELY[18].ACLR
RESET_N => DELY[19].ACLR
RESET_N => DELY[20].ACLR
RESET_N => DELY[21].ACLR
RESET_N => DELY[22].ACLR
RESET_N => DELY[23].ACLR
RESET_N => DELY[24].ACLR
RESET_N => DELY[25].ACLR
RESET_N => DELY[26].ACLR
RESET_N => DELY[27].ACLR
RESET_N => DELY[28].ACLR
RESET_N => DELY[29].ACLR
RESET_N => DELY[30].ACLR
RESET_N => DELY[31].ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => WCNT[0]~reg0.ACLR
RESET_N => WCNT[1]~reg0.ACLR
RESET_N => WCNT[2]~reg0.ACLR
RESET_N => WCNT[3]~reg0.ACLR
RESET_N => WCNT[4]~reg0.ACLR
RESET_N => WCNT[5]~reg0.ACLR
RESET_N => WCNT[6]~reg0.ACLR
RESET_N => WCNT[7]~reg0.ACLR
RESET_N => WCNT[8]~reg0.ACLR
RESET_N => WCNT[9]~reg0.ACLR
RESET_N => WCNT[10]~reg0.ACLR
RESET_N => WCNT[11]~reg0.ACLR
RESET_N => WCNT[12]~reg0.ACLR
RESET_N => WCNT[13]~reg0.ACLR
RESET_N => WCNT[14]~reg0.ACLR
RESET_N => WCNT[15]~reg0.ACLR
RESET_N => W_WORD_GO~reg0.PRESET
RESET_N => R_GO.PRESET
RESET_N => W_POINTER_GO.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => I2C_SCL_O.IN1
RESET_N => SDAO.IN1
RESET_N => I2C_LO0P~reg0.ENA
TR_IN => ~NO_FANOUT~
CLK_50 => CLK_50.IN2
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDA <> I2C_WRITE_PTR:wpt.SDAI
I2C_SDA <> I2C_READ_DATA:rd.SDAI
I2C_SDA <> I2C_SDA
INT_n => ~NO_FANOUT~
ID1[0] <= ID1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[1] <= ID1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[2] <= ID1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[3] <= ID1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[4] <= ID1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[5] <= ID1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[6] <= ID1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[7] <= ID1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID2[0] <= <GND>
ID2[1] <= <GND>
ID2[2] <= <GND>
ID2[3] <= <GND>
ID2[4] <= <GND>
ID2[5] <= <GND>
ID2[6] <= <GND>
ID2[7] <= <GND>
CLK_400K <= CLK_400K.DB_MAX_OUTPUT_PORT_TYPE
I2C_LO0P <= I2C_LO0P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[0] <= WCNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[1] <= WCNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[2] <= WCNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[3] <= WCNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[4] <= WCNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[5] <= WCNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[6] <= WCNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[7] <= WCNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[8] <= WCNT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[9] <= WCNT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[10] <= WCNT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[11] <= WCNT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[12] <= WCNT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[13] <= WCNT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[14] <= WCNT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[15] <= WCNT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[0] <= SLAVE_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[1] <= SLAVE_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[2] <= SLAVE_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[3] <= SLAVE_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[4] <= SLAVE_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[5] <= SLAVE_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[6] <= SLAVE_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[7] <= SLAVE_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[0] <= WORD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[1] <= WORD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[2] <= WORD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[3] <= WORD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[4] <= WORD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[5] <= WORD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[6] <= WORD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[7] <= WORD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[8] <= <GND>
WORD_DATA[9] <= <GND>
WORD_DATA[10] <= <GND>
WORD_DATA[11] <= <GND>
WORD_DATA[12] <= <GND>
WORD_DATA[13] <= <GND>
WORD_DATA[14] <= <GND>
WORD_DATA[15] <= <GND>
POINTER[0] <= POINTER[0].DB_MAX_OUTPUT_PORT_TYPE
POINTER[1] <= POINTER[1].DB_MAX_OUTPUT_PORT_TYPE
POINTER[2] <= POINTER[2].DB_MAX_OUTPUT_PORT_TYPE
POINTER[3] <= POINTER[3].DB_MAX_OUTPUT_PORT_TYPE
POINTER[4] <= POINTER[4].DB_MAX_OUTPUT_PORT_TYPE
POINTER[5] <= POINTER[5].DB_MAX_OUTPUT_PORT_TYPE
POINTER[6] <= POINTER[6].DB_MAX_OUTPUT_PORT_TYPE
POINTER[7] <= POINTER[7].DB_MAX_OUTPUT_PORT_TYPE
POINTER[8] <= POINTER[8].DB_MAX_OUTPUT_PORT_TYPE
POINTER[9] <= POINTER[9].DB_MAX_OUTPUT_PORT_TYPE
POINTER[10] <= POINTER[10].DB_MAX_OUTPUT_PORT_TYPE
POINTER[11] <= POINTER[11].DB_MAX_OUTPUT_PORT_TYPE
POINTER[12] <= POINTER[12].DB_MAX_OUTPUT_PORT_TYPE
POINTER[13] <= POINTER[13].DB_MAX_OUTPUT_PORT_TYPE
POINTER[14] <= POINTER[14].DB_MAX_OUTPUT_PORT_TYPE
POINTER[15] <= POINTER[15].DB_MAX_OUTPUT_PORT_TYPE
W_WORD_END <= I2C_WRITE_WDATA:wrd.END_OK
W_WORD_GO <= W_WORD_GO.DB_MAX_OUTPUT_PORT_TYPE
WORD_ST[0] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[1] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[2] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[3] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[4] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[5] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[6] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[7] <= I2C_WRITE_WDATA:wrd.ST
WORD_CNT[0] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[1] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[2] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[3] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[4] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[5] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[6] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[7] <= I2C_WRITE_WDATA:wrd.CNT
WORD_BYTE[0] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[1] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[2] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[3] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[4] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[5] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[6] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[7] <= I2C_WRITE_WDATA:wrd.BYTE
R_DATA[0] <= I2C_READ_DATA:rd.DATA16
R_DATA[1] <= I2C_READ_DATA:rd.DATA16
R_DATA[2] <= I2C_READ_DATA:rd.DATA16
R_DATA[3] <= I2C_READ_DATA:rd.DATA16
R_DATA[4] <= I2C_READ_DATA:rd.DATA16
R_DATA[5] <= I2C_READ_DATA:rd.DATA16
R_DATA[6] <= I2C_READ_DATA:rd.DATA16
R_DATA[7] <= I2C_READ_DATA:rd.DATA16
R_DATA[8] <= I2C_READ_DATA:rd.DATA16
R_DATA[9] <= I2C_READ_DATA:rd.DATA16
R_DATA[10] <= I2C_READ_DATA:rd.DATA16
R_DATA[11] <= I2C_READ_DATA:rd.DATA16
R_DATA[12] <= I2C_READ_DATA:rd.DATA16
R_DATA[13] <= I2C_READ_DATA:rd.DATA16
R_DATA[14] <= I2C_READ_DATA:rd.DATA16
R_DATA[15] <= I2C_READ_DATA:rd.DATA16
SDAI_W <= I2C_WRITE_WDATA:wrd.SDAI_W
TR <= <GND>
I2C_SCL_O <= I2C_SCL_O.DB_MAX_OUTPUT_PORT_TYPE
MIPI_CAMERA_RELAESE <= MIPI_CAMERA_RELAESE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_sc8:ag.result[0]
result[1] <= lpm_constant_sc8:ag.result[1]
result[2] <= lpm_constant_sc8:ag.result[2]
result[3] <= lpm_constant_sc8:ag.result[3]
result[4] <= lpm_constant_sc8:ag.result[4]
result[5] <= lpm_constant_sc8:ag.result[5]
result[6] <= lpm_constant_sc8:ag.result[6]
result[7] <= lpm_constant_sc8:ag.result[7]
result[8] <= lpm_constant_sc8:ag.result[8]
result[9] <= lpm_constant_sc8:ag.result[9]
result[10] <= lpm_constant_sc8:ag.result[10]
result[11] <= lpm_constant_sc8:ag.result[11]
result[12] <= lpm_constant_sc8:ag.result[12]
result[13] <= lpm_constant_sc8:ag.result[13]


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write[7]
result[8] <= sld_mod_ram_rom:mgl_prim1.data_write[8]
result[9] <= sld_mod_ram_rom:mgl_prim1.data_write[9]
result[10] <= sld_mod_ram_rom:mgl_prim1.data_write[10]
result[11] <= sld_mod_ram_rom:mgl_prim1.data_write[11]
result[12] <= sld_mod_ram_rom:mgl_prim1.data_write[12]
result[13] <= sld_mod_ram_rom:mgl_prim1.data_write[13]


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= constant_update_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= constant_update_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= constant_update_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= constant_update_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= constant_update_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= constant_update_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
data_read[9] => ~NO_FANOUT~
data_read[10] => ~NO_FANOUT~
data_read[11] => ~NO_FANOUT~
data_read[12] => ~NO_FANOUT~
data_read[13] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_0b8:ag.result[0]
result[1] <= lpm_constant_0b8:ag.result[1]
result[2] <= lpm_constant_0b8:ag.result[2]
result[3] <= lpm_constant_0b8:ag.result[3]
result[4] <= lpm_constant_0b8:ag.result[4]
result[5] <= lpm_constant_0b8:ag.result[5]
result[6] <= lpm_constant_0b8:ag.result[6]
result[7] <= lpm_constant_0b8:ag.result[7]
result[8] <= lpm_constant_0b8:ag.result[8]
result[9] <= lpm_constant_0b8:ag.result[9]
result[10] <= lpm_constant_0b8:ag.result[10]
result[11] <= lpm_constant_0b8:ag.result[11]
result[12] <= lpm_constant_0b8:ag.result[12]
result[13] <= lpm_constant_0b8:ag.result[13]


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write[7]
result[8] <= sld_mod_ram_rom:mgl_prim1.data_write[8]
result[9] <= sld_mod_ram_rom:mgl_prim1.data_write[9]
result[10] <= sld_mod_ram_rom:mgl_prim1.data_write[10]
result[11] <= sld_mod_ram_rom:mgl_prim1.data_write[11]
result[12] <= sld_mod_ram_rom:mgl_prim1.data_write[12]
result[13] <= sld_mod_ram_rom:mgl_prim1.data_write[13]


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= constant_update_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= constant_update_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= constant_update_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= constant_update_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= constant_update_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= constant_update_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
data_read[9] => ~NO_FANOUT~
data_read[10] => ~NO_FANOUT~
data_read[11] => ~NO_FANOUT~
data_read[12] => ~NO_FANOUT~
data_read[13] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result
result[9] <= lpm_constant:LPM_CONSTANT_component.result
result[10] <= lpm_constant:LPM_CONSTANT_component.result
result[11] <= lpm_constant:LPM_CONSTANT_component.result
result[12] <= lpm_constant:LPM_CONSTANT_component.result
result[13] <= lpm_constant:LPM_CONSTANT_component.result


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_oa8:ag.result[0]
result[1] <= lpm_constant_oa8:ag.result[1]
result[2] <= lpm_constant_oa8:ag.result[2]
result[3] <= lpm_constant_oa8:ag.result[3]
result[4] <= lpm_constant_oa8:ag.result[4]
result[5] <= lpm_constant_oa8:ag.result[5]
result[6] <= lpm_constant_oa8:ag.result[6]
result[7] <= lpm_constant_oa8:ag.result[7]
result[8] <= lpm_constant_oa8:ag.result[8]
result[9] <= lpm_constant_oa8:ag.result[9]
result[10] <= lpm_constant_oa8:ag.result[10]
result[11] <= lpm_constant_oa8:ag.result[11]
result[12] <= lpm_constant_oa8:ag.result[12]
result[13] <= lpm_constant_oa8:ag.result[13]


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write[7]
result[8] <= sld_mod_ram_rom:mgl_prim1.data_write[8]
result[9] <= sld_mod_ram_rom:mgl_prim1.data_write[9]
result[10] <= sld_mod_ram_rom:mgl_prim1.data_write[10]
result[11] <= sld_mod_ram_rom:mgl_prim1.data_write[11]
result[12] <= sld_mod_ram_rom:mgl_prim1.data_write[12]
result[13] <= sld_mod_ram_rom:mgl_prim1.data_write[13]


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= constant_update_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= constant_update_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= constant_update_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= constant_update_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= constant_update_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= constant_update_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
data_read[9] => ~NO_FANOUT~
data_read[10] => ~NO_FANOUT~
data_read[11] => ~NO_FANOUT~
data_read[12] => ~NO_FANOUT~
data_read[13] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => BYTE[0]~reg0.ENA
RESET_N => END_OK~reg0.ENA
RESET_N => CNT[7]~reg0.ENA
RESET_N => CNT[6]~reg0.ENA
RESET_N => CNT[5]~reg0.ENA
RESET_N => CNT[4]~reg0.ENA
RESET_N => CNT[3]~reg0.ENA
RESET_N => CNT[2]~reg0.ENA
RESET_N => CNT[1]~reg0.ENA
RESET_N => CNT[0]~reg0.ENA
RESET_N => SDAO~reg0.ENA
RESET_N => SCLO~reg0.ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => ACK_OK~reg0.ENA
RESET_N => BYTE[7]~reg0.ENA
RESET_N => BYTE[6]~reg0.ENA
RESET_N => BYTE[5]~reg0.ENA
RESET_N => BYTE[4]~reg0.ENA
RESET_N => BYTE[3]~reg0.ENA
RESET_N => BYTE[2]~reg0.ENA
RESET_N => BYTE[1]~reg0.ENA
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
LIGHT_INT => ~NO_FANOUT~
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN5
SLAVE_ADDRESS[2] => Selector24.IN5
SLAVE_ADDRESS[3] => Selector23.IN5
SLAVE_ADDRESS[4] => Selector22.IN5
SLAVE_ADDRESS[5] => Selector21.IN5
SLAVE_ADDRESS[6] => Selector20.IN5
SLAVE_ADDRESS[7] => Selector19.IN5
WDATA[0] => A.DATAB
WDATA[1] => A.DATAB
WDATA[2] => A.DATAB
WDATA[3] => A.DATAB
WDATA[4] => A.DATAB
WDATA[5] => A.DATAB
WDATA[6] => A.DATAB
WDATA[7] => A.DATAB
WDATA[8] => A.DATAB
WDATA[9] => A.DATAB
WDATA[10] => A.DATAB
WDATA[11] => A.DATAB
WDATA[12] => A.DATAB
WDATA[13] => A.DATAB
WDATA[14] => A.DATAB
WDATA[15] => A.DATAB
SDAI => SDAI_W.DATAIN
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDAI_W <= SDAI.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal0.IN15
BYTE_NUM[1] => Equal0.IN14
BYTE_NUM[2] => Equal0.IN13
BYTE_NUM[3] => Equal0.IN12
BYTE_NUM[4] => Equal0.IN11
BYTE_NUM[5] => Equal0.IN10
BYTE_NUM[6] => Equal0.IN9
BYTE_NUM[7] => Equal0.IN8


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector33.IN5
SLAVE_ADDRESS[1] => Selector32.IN5
SLAVE_ADDRESS[2] => Selector31.IN5
SLAVE_ADDRESS[3] => Selector30.IN5
SLAVE_ADDRESS[4] => Selector29.IN5
SLAVE_ADDRESS[5] => Selector28.IN5
SLAVE_ADDRESS[6] => Selector27.IN5
SLAVE_ADDRESS[7] => Selector26.IN5
SDAI => SCLO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_END[0] => Equal0.IN15
BYTE_END[1] => Equal0.IN14
BYTE_END[2] => Equal0.IN13
BYTE_END[3] => Equal0.IN12
BYTE_END[4] => Equal0.IN11
BYTE_END[5] => Equal0.IN10
BYTE_END[6] => Equal0.IN9
BYTE_END[7] => Equal0.IN8


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DATA16[0]~reg0.ENA
RESET_N => END_OK~reg0.ENA
RESET_N => CNT[7]~reg0.ENA
RESET_N => CNT[6]~reg0.ENA
RESET_N => CNT[5]~reg0.ENA
RESET_N => CNT[4]~reg0.ENA
RESET_N => CNT[3]~reg0.ENA
RESET_N => CNT[2]~reg0.ENA
RESET_N => CNT[1]~reg0.ENA
RESET_N => CNT[0]~reg0.ENA
RESET_N => SDAO~reg0.ENA
RESET_N => SCLO~reg0.ENA
RESET_N => A[8]~reg0.ENA
RESET_N => A[7]~reg0.ENA
RESET_N => A[6]~reg0.ENA
RESET_N => A[5]~reg0.ENA
RESET_N => A[4]~reg0.ENA
RESET_N => A[3]~reg0.ENA
RESET_N => A[2]~reg0.ENA
RESET_N => A[1]~reg0.ENA
RESET_N => A[0]~reg0.ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => ACK_OK~reg0.ENA
RESET_N => BYTE[7]~reg0.ENA
RESET_N => BYTE[6]~reg0.ENA
RESET_N => BYTE[5]~reg0.ENA
RESET_N => BYTE[4]~reg0.ENA
RESET_N => BYTE[3]~reg0.ENA
RESET_N => BYTE[2]~reg0.ENA
RESET_N => BYTE[1]~reg0.ENA
RESET_N => BYTE[0]~reg0.ENA
RESET_N => DATA16[15]~reg0.ENA
RESET_N => DATA16[14]~reg0.ENA
RESET_N => DATA16[13]~reg0.ENA
RESET_N => DATA16[12]~reg0.ENA
RESET_N => DATA16[11]~reg0.ENA
RESET_N => DATA16[10]~reg0.ENA
RESET_N => DATA16[9]~reg0.ENA
RESET_N => DATA16[8]~reg0.ENA
RESET_N => DATA16[7]~reg0.ENA
RESET_N => DATA16[6]~reg0.ENA
RESET_N => DATA16[5]~reg0.ENA
RESET_N => DATA16[4]~reg0.ENA
RESET_N => DATA16[3]~reg0.ENA
RESET_N => DATA16[2]~reg0.ENA
RESET_N => DATA16[1]~reg0.ENA
PT_CK => DATA16[0]~reg0.CLK
PT_CK => DATA16[1]~reg0.CLK
PT_CK => DATA16[2]~reg0.CLK
PT_CK => DATA16[3]~reg0.CLK
PT_CK => DATA16[4]~reg0.CLK
PT_CK => DATA16[5]~reg0.CLK
PT_CK => DATA16[6]~reg0.CLK
PT_CK => DATA16[7]~reg0.CLK
PT_CK => DATA16[8]~reg0.CLK
PT_CK => DATA16[9]~reg0.CLK
PT_CK => DATA16[10]~reg0.CLK
PT_CK => DATA16[11]~reg0.CLK
PT_CK => DATA16[12]~reg0.CLK
PT_CK => DATA16[13]~reg0.CLK
PT_CK => DATA16[14]~reg0.CLK
PT_CK => DATA16[15]~reg0.CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0]~reg0.CLK
PT_CK => A[1]~reg0.CLK
PT_CK => A[2]~reg0.CLK
PT_CK => A[3]~reg0.CLK
PT_CK => A[4]~reg0.CLK
PT_CK => A[5]~reg0.CLK
PT_CK => A[6]~reg0.CLK
PT_CK => A[7]~reg0.CLK
PT_CK => A[8]~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN3
SLAVE_ADDRESS[2] => Selector24.IN3
SLAVE_ADDRESS[3] => Selector23.IN3
SLAVE_ADDRESS[4] => Selector22.IN3
SLAVE_ADDRESS[5] => Selector21.IN3
SLAVE_ADDRESS[6] => Selector20.IN3
SLAVE_ADDRESS[7] => Selector19.IN3
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
SDAI => DATA16.DATAB
SDAI => SDAO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => SCLO.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[0] <= DATA16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[1] <= DATA16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[2] <= DATA16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[3] <= DATA16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[4] <= DATA16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[5] <= DATA16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[6] <= DATA16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[7] <= DATA16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[8] <= DATA16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[9] <= DATA16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[10] <= DATA16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[11] <= DATA16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[12] <= DATA16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[13] <= DATA16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[14] <= DATA16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[15] <= DATA16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_BYTE[0] => Equal2.IN15
END_BYTE[0] => LessThan0.IN16
END_BYTE[1] => Equal2.IN14
END_BYTE[1] => LessThan0.IN15
END_BYTE[2] => Equal2.IN13
END_BYTE[2] => LessThan0.IN14
END_BYTE[3] => Equal2.IN12
END_BYTE[3] => LessThan0.IN13
END_BYTE[4] => Equal2.IN11
END_BYTE[4] => LessThan0.IN12
END_BYTE[5] => Equal2.IN10
END_BYTE[5] => LessThan0.IN11
END_BYTE[6] => Equal2.IN9
END_BYTE[6] => LessThan0.IN10
END_BYTE[7] => Equal2.IN8
END_BYTE[7] => LessThan0.IN9


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
RESET_N => WORD_DATA[0].OUTPUTSELECT
RESET_N => WORD_DATA[1].OUTPUTSELECT
RESET_N => WORD_DATA[2].OUTPUTSELECT
RESET_N => WORD_DATA[3].OUTPUTSELECT
RESET_N => WORD_DATA[4].OUTPUTSELECT
RESET_N => WORD_DATA[5].OUTPUTSELECT
RESET_N => WORD_DATA[6].OUTPUTSELECT
RESET_N => WORD_DATA[7].OUTPUTSELECT
RESET_N => WORD_DATA[8].OUTPUTSELECT
RESET_N => WORD_DATA[9].OUTPUTSELECT
RESET_N => WORD_DATA[10].OUTPUTSELECT
RESET_N => WORD_DATA[11].OUTPUTSELECT
RESET_N => WORD_DATA[12].OUTPUTSELECT
RESET_N => WORD_DATA[13].OUTPUTSELECT
RESET_N => WORD_DATA[14].OUTPUTSELECT
RESET_N => WORD_DATA[15].OUTPUTSELECT
RESET_N => POINTER[0].OUTPUTSELECT
RESET_N => POINTER[1].OUTPUTSELECT
RESET_N => POINTER[2].OUTPUTSELECT
RESET_N => POINTER[3].OUTPUTSELECT
RESET_N => POINTER[4].OUTPUTSELECT
RESET_N => POINTER[5].OUTPUTSELECT
RESET_N => POINTER[6].OUTPUTSELECT
RESET_N => POINTER[7].OUTPUTSELECT
RESET_N => POINTER[8].OUTPUTSELECT
RESET_N => POINTER[9].OUTPUTSELECT
RESET_N => POINTER[10].OUTPUTSELECT
RESET_N => POINTER[11].OUTPUTSELECT
RESET_N => POINTER[12].OUTPUTSELECT
RESET_N => POINTER[13].OUTPUTSELECT
RESET_N => POINTER[14].OUTPUTSELECT
RESET_N => POINTER[15].OUTPUTSELECT
RESET_N => SLAVE_ADDR[0].OUTPUTSELECT
RESET_N => SLAVE_ADDR[1].OUTPUTSELECT
RESET_N => SLAVE_ADDR[2].OUTPUTSELECT
RESET_N => SLAVE_ADDR[3].OUTPUTSELECT
RESET_N => SLAVE_ADDR[4].OUTPUTSELECT
RESET_N => SLAVE_ADDR[5].OUTPUTSELECT
RESET_N => SLAVE_ADDR[6].OUTPUTSELECT
RESET_N => SLAVE_ADDR[7].OUTPUTSELECT
RESET_N => MIPI_BRIDGE_CONFIG_RELEASE~reg0.ACLR
RESET_N => DELY[0].ACLR
RESET_N => DELY[1].ACLR
RESET_N => DELY[2].ACLR
RESET_N => DELY[3].ACLR
RESET_N => DELY[4].ACLR
RESET_N => DELY[5].ACLR
RESET_N => DELY[6].ACLR
RESET_N => DELY[7].ACLR
RESET_N => DELY[8].ACLR
RESET_N => DELY[9].ACLR
RESET_N => DELY[10].ACLR
RESET_N => DELY[11].ACLR
RESET_N => DELY[12].ACLR
RESET_N => DELY[13].ACLR
RESET_N => DELY[14].ACLR
RESET_N => DELY[15].ACLR
RESET_N => DELY[16].ACLR
RESET_N => DELY[17].ACLR
RESET_N => DELY[18].ACLR
RESET_N => DELY[19].ACLR
RESET_N => DELY[20].ACLR
RESET_N => DELY[21].ACLR
RESET_N => DELY[22].ACLR
RESET_N => DELY[23].ACLR
RESET_N => DELY[24].ACLR
RESET_N => DELY[25].ACLR
RESET_N => DELY[26].ACLR
RESET_N => DELY[27].ACLR
RESET_N => DELY[28].ACLR
RESET_N => DELY[29].ACLR
RESET_N => DELY[30].ACLR
RESET_N => DELY[31].ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => WCNT[0]~reg0.ACLR
RESET_N => WCNT[1]~reg0.ACLR
RESET_N => WCNT[2]~reg0.ACLR
RESET_N => WCNT[3]~reg0.ACLR
RESET_N => WCNT[4]~reg0.ACLR
RESET_N => WCNT[5]~reg0.ACLR
RESET_N => WCNT[6]~reg0.ACLR
RESET_N => WCNT[7]~reg0.ACLR
RESET_N => W_WORD_GO~reg0.PRESET
RESET_N => R_GO~reg0.PRESET
RESET_N => W_POINTER_GO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => I2C_SCL.IN1
RESET_N => I2C_SDA.IN1
RESET_N => I2C_LO0P~reg0.ENA
RESET_N => ID[15]~reg0.ENA
RESET_N => ID[14]~reg0.ENA
RESET_N => ID[13]~reg0.ENA
RESET_N => ID[12]~reg0.ENA
RESET_N => ID[11]~reg0.ENA
RESET_N => ID[10]~reg0.ENA
RESET_N => ID[9]~reg0.ENA
RESET_N => ID[8]~reg0.ENA
RESET_N => ID[7]~reg0.ENA
RESET_N => ID[6]~reg0.ENA
RESET_N => ID[5]~reg0.ENA
RESET_N => ID[4]~reg0.ENA
RESET_N => ID[3]~reg0.ENA
RESET_N => ID[2]~reg0.ENA
RESET_N => ID[1]~reg0.ENA
RESET_N => ID[0]~reg0.ENA
TR_IN => ~NO_FANOUT~
CLK_50 => CLK_50.IN2
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDA <> I2C_WRITE_PTR:wpt.SDAI
I2C_SDA <> I2C_READ_DATA:rd.SDAI
I2C_SDA <> I2C_SDA
INT_n => ~NO_FANOUT~
ID[0] <= ID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[1] <= ID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[2] <= ID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[3] <= ID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[4] <= ID[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[5] <= ID[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[6] <= ID[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[7] <= ID[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[8] <= ID[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[9] <= ID[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[10] <= ID[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[11] <= ID[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[12] <= ID[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[13] <= ID[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[14] <= ID[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[15] <= ID[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_400K <= CLK_400K.DB_MAX_OUTPUT_PORT_TYPE
I2C_LO0P <= I2C_LO0P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[0] <= WCNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[1] <= WCNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[2] <= WCNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[3] <= WCNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[4] <= WCNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[5] <= WCNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[6] <= WCNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[7] <= WCNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[0] <= SLAVE_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[1] <= SLAVE_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[2] <= SLAVE_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[3] <= SLAVE_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[4] <= SLAVE_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[5] <= SLAVE_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[6] <= SLAVE_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[7] <= SLAVE_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[0] <= WORD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[1] <= WORD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[2] <= WORD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[3] <= WORD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[4] <= WORD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[5] <= WORD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[6] <= WORD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[7] <= WORD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[8] <= WORD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[9] <= WORD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[10] <= WORD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[11] <= WORD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[12] <= WORD_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[13] <= WORD_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[14] <= WORD_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[15] <= WORD_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
POINTER[0] <= POINTER[0].DB_MAX_OUTPUT_PORT_TYPE
POINTER[1] <= POINTER[1].DB_MAX_OUTPUT_PORT_TYPE
POINTER[2] <= POINTER[2].DB_MAX_OUTPUT_PORT_TYPE
POINTER[3] <= POINTER[3].DB_MAX_OUTPUT_PORT_TYPE
POINTER[4] <= POINTER[4].DB_MAX_OUTPUT_PORT_TYPE
POINTER[5] <= POINTER[5].DB_MAX_OUTPUT_PORT_TYPE
POINTER[6] <= POINTER[6].DB_MAX_OUTPUT_PORT_TYPE
POINTER[7] <= POINTER[7].DB_MAX_OUTPUT_PORT_TYPE
POINTER[8] <= POINTER[8].DB_MAX_OUTPUT_PORT_TYPE
POINTER[9] <= POINTER[9].DB_MAX_OUTPUT_PORT_TYPE
POINTER[10] <= POINTER[10].DB_MAX_OUTPUT_PORT_TYPE
POINTER[11] <= POINTER[11].DB_MAX_OUTPUT_PORT_TYPE
POINTER[12] <= POINTER[12].DB_MAX_OUTPUT_PORT_TYPE
POINTER[13] <= POINTER[13].DB_MAX_OUTPUT_PORT_TYPE
POINTER[14] <= POINTER[14].DB_MAX_OUTPUT_PORT_TYPE
POINTER[15] <= POINTER[15].DB_MAX_OUTPUT_PORT_TYPE
W_WORD_END <= I2C_WRITE_WDATA:wrd.END_OK
W_WORD_GO <= W_WORD_GO.DB_MAX_OUTPUT_PORT_TYPE
W_POINTER_END <= I2C_WRITE_PTR:wpt.END_OK
W_POINTER_GO <= W_POINTER_GO.DB_MAX_OUTPUT_PORT_TYPE
R_END <= I2C_READ_DATA:rd.END_OK
R_GO <= R_GO.DB_MAX_OUTPUT_PORT_TYPE
WORD_ST[0] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[1] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[2] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[3] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[4] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[5] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[6] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[7] <= I2C_WRITE_WDATA:wrd.ST
WORD_CNT[0] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[1] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[2] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[3] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[4] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[5] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[6] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[7] <= I2C_WRITE_WDATA:wrd.CNT
WORD_BYTE[0] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[1] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[2] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[3] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[4] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[5] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[6] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[7] <= I2C_WRITE_WDATA:wrd.BYTE
R_DATA[0] <= I2C_READ_DATA:rd.DATA16
R_DATA[1] <= I2C_READ_DATA:rd.DATA16
R_DATA[2] <= I2C_READ_DATA:rd.DATA16
R_DATA[3] <= I2C_READ_DATA:rd.DATA16
R_DATA[4] <= I2C_READ_DATA:rd.DATA16
R_DATA[5] <= I2C_READ_DATA:rd.DATA16
R_DATA[6] <= I2C_READ_DATA:rd.DATA16
R_DATA[7] <= I2C_READ_DATA:rd.DATA16
R_DATA[8] <= I2C_READ_DATA:rd.DATA16
R_DATA[9] <= I2C_READ_DATA:rd.DATA16
R_DATA[10] <= I2C_READ_DATA:rd.DATA16
R_DATA[11] <= I2C_READ_DATA:rd.DATA16
R_DATA[12] <= I2C_READ_DATA:rd.DATA16
R_DATA[13] <= I2C_READ_DATA:rd.DATA16
R_DATA[14] <= I2C_READ_DATA:rd.DATA16
R_DATA[15] <= I2C_READ_DATA:rd.DATA16
SDAI_W <= I2C_WRITE_WDATA:wrd.SDAI_W
TR <= <GND>
I2C_SCL_O <= I2C_SCL_O.DB_MAX_OUTPUT_PORT_TYPE
MIPI_BRIDGE_CONFIG_RELEASE <= MIPI_BRIDGE_CONFIG_RELEASE~reg0.DB_MAX_OUTPUT_PORT_TYPE
PLLControlRegister0[0] <= <VCC>
PLLControlRegister0[1] <= <VCC>
PLLControlRegister0[2] <= <VCC>
PLLControlRegister0[3] <= <GND>
PLLControlRegister0[4] <= <GND>
PLLControlRegister0[5] <= <VCC>
PLLControlRegister0[6] <= <GND>
PLLControlRegister0[7] <= <GND>
PLLControlRegister0[8] <= <GND>
PLLControlRegister0[9] <= <GND>
PLLControlRegister0[10] <= <GND>
PLLControlRegister0[11] <= <GND>
PLLControlRegister0[12] <= <VCC>
PLLControlRegister0[13] <= <GND>
PLLControlRegister0[14] <= <GND>
PLLControlRegister0[15] <= <GND>
PLLControlRegister1[0] <= <VCC>
PLLControlRegister1[1] <= <VCC>
PLLControlRegister1[2] <= <GND>
PLLControlRegister1[3] <= <GND>
PLLControlRegister1[4] <= <GND>
PLLControlRegister1[5] <= <GND>
PLLControlRegister1[6] <= <GND>
PLLControlRegister1[7] <= <GND>
PLLControlRegister1[8] <= <GND>
PLLControlRegister1[9] <= <VCC>
PLLControlRegister1[10] <= <VCC>
PLLControlRegister1[11] <= <GND>
PLLControlRegister1[12] <= <GND>
PLLControlRegister1[13] <= <GND>
PLLControlRegister1[14] <= <GND>
PLLControlRegister1[15] <= <GND>
PLLControlRegister2[0] <= <VCC>
PLLControlRegister2[1] <= <VCC>
PLLControlRegister2[2] <= <GND>
PLLControlRegister2[3] <= <GND>
PLLControlRegister2[4] <= <VCC>
PLLControlRegister2[5] <= <GND>
PLLControlRegister2[6] <= <GND>
PLLControlRegister2[7] <= <GND>
PLLControlRegister2[8] <= <GND>
PLLControlRegister2[9] <= <VCC>
PLLControlRegister2[10] <= <VCC>
PLLControlRegister2[11] <= <GND>
PLLControlRegister2[12] <= <GND>
PLLControlRegister2[13] <= <GND>
PLLControlRegister2[14] <= <GND>
PLLControlRegister2[15] <= <GND>
PLLControlRegister3[0] <= <VCC>
PLLControlRegister3[1] <= <GND>
PLLControlRegister3[2] <= <GND>
PLLControlRegister3[3] <= <VCC>
PLLControlRegister3[4] <= <GND>
PLLControlRegister3[5] <= <VCC>
PLLControlRegister3[6] <= <GND>
PLLControlRegister3[7] <= <GND>
PLLControlRegister3[8] <= <GND>
PLLControlRegister3[9] <= <GND>
PLLControlRegister3[10] <= <GND>
PLLControlRegister3[11] <= <GND>
PLLControlRegister3[12] <= <GND>
PLLControlRegister3[13] <= <GND>
PLLControlRegister3[14] <= <GND>
PLLControlRegister3[15] <= <GND>
MCLKControlRegister[0] <= <VCC>
MCLKControlRegister[1] <= <GND>
MCLKControlRegister[2] <= <GND>
MCLKControlRegister[3] <= <GND>
MCLKControlRegister[4] <= <GND>
MCLKControlRegister[5] <= <GND>
MCLKControlRegister[6] <= <GND>
MCLKControlRegister[7] <= <GND>
MCLKControlRegister[8] <= <VCC>
MCLKControlRegister[9] <= <GND>
MCLKControlRegister[10] <= <GND>
MCLKControlRegister[11] <= <GND>
MCLKControlRegister[12] <= <GND>
MCLKControlRegister[13] <= <GND>
MCLKControlRegister[14] <= <GND>
MCLKControlRegister[15] <= <GND>


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => BYTE[0]~reg0.ENA
RESET_N => END_OK~reg0.ENA
RESET_N => CNT[7]~reg0.ENA
RESET_N => CNT[6]~reg0.ENA
RESET_N => CNT[5]~reg0.ENA
RESET_N => CNT[4]~reg0.ENA
RESET_N => CNT[3]~reg0.ENA
RESET_N => CNT[2]~reg0.ENA
RESET_N => CNT[1]~reg0.ENA
RESET_N => CNT[0]~reg0.ENA
RESET_N => SDAO~reg0.ENA
RESET_N => SCLO~reg0.ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => ACK_OK~reg0.ENA
RESET_N => BYTE[7]~reg0.ENA
RESET_N => BYTE[6]~reg0.ENA
RESET_N => BYTE[5]~reg0.ENA
RESET_N => BYTE[4]~reg0.ENA
RESET_N => BYTE[3]~reg0.ENA
RESET_N => BYTE[2]~reg0.ENA
RESET_N => BYTE[1]~reg0.ENA
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
LIGHT_INT => ~NO_FANOUT~
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN5
SLAVE_ADDRESS[2] => Selector24.IN5
SLAVE_ADDRESS[3] => Selector23.IN5
SLAVE_ADDRESS[4] => Selector22.IN5
SLAVE_ADDRESS[5] => Selector21.IN5
SLAVE_ADDRESS[6] => Selector20.IN5
SLAVE_ADDRESS[7] => Selector19.IN5
WDATA[0] => A.DATAB
WDATA[1] => A.DATAB
WDATA[2] => A.DATAB
WDATA[3] => A.DATAB
WDATA[4] => A.DATAB
WDATA[5] => A.DATAB
WDATA[6] => A.DATAB
WDATA[7] => A.DATAB
WDATA[8] => A.DATAB
WDATA[9] => A.DATAB
WDATA[10] => A.DATAB
WDATA[11] => A.DATAB
WDATA[12] => A.DATAB
WDATA[13] => A.DATAB
WDATA[14] => A.DATAB
WDATA[15] => A.DATAB
SDAI => SDAI_W.DATAIN
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDAI_W <= SDAI.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal0.IN15
BYTE_NUM[1] => Equal0.IN14
BYTE_NUM[2] => Equal0.IN13
BYTE_NUM[3] => Equal0.IN12
BYTE_NUM[4] => Equal0.IN11
BYTE_NUM[5] => Equal0.IN10
BYTE_NUM[6] => Equal0.IN9
BYTE_NUM[7] => Equal0.IN8


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector33.IN5
SLAVE_ADDRESS[1] => Selector32.IN5
SLAVE_ADDRESS[2] => Selector31.IN5
SLAVE_ADDRESS[3] => Selector30.IN5
SLAVE_ADDRESS[4] => Selector29.IN5
SLAVE_ADDRESS[5] => Selector28.IN5
SLAVE_ADDRESS[6] => Selector27.IN5
SLAVE_ADDRESS[7] => Selector26.IN5
SDAI => SCLO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_END[0] => Equal0.IN15
BYTE_END[1] => Equal0.IN14
BYTE_END[2] => Equal0.IN13
BYTE_END[3] => Equal0.IN12
BYTE_END[4] => Equal0.IN11
BYTE_END[5] => Equal0.IN10
BYTE_END[6] => Equal0.IN9
BYTE_END[7] => Equal0.IN8


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DATA16[0]~reg0.ENA
RESET_N => END_OK~reg0.ENA
RESET_N => CNT[7]~reg0.ENA
RESET_N => CNT[6]~reg0.ENA
RESET_N => CNT[5]~reg0.ENA
RESET_N => CNT[4]~reg0.ENA
RESET_N => CNT[3]~reg0.ENA
RESET_N => CNT[2]~reg0.ENA
RESET_N => CNT[1]~reg0.ENA
RESET_N => CNT[0]~reg0.ENA
RESET_N => SDAO~reg0.ENA
RESET_N => SCLO~reg0.ENA
RESET_N => A[8]~reg0.ENA
RESET_N => A[7]~reg0.ENA
RESET_N => A[6]~reg0.ENA
RESET_N => A[5]~reg0.ENA
RESET_N => A[4]~reg0.ENA
RESET_N => A[3]~reg0.ENA
RESET_N => A[2]~reg0.ENA
RESET_N => A[1]~reg0.ENA
RESET_N => A[0]~reg0.ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => ACK_OK~reg0.ENA
RESET_N => BYTE[7]~reg0.ENA
RESET_N => BYTE[6]~reg0.ENA
RESET_N => BYTE[5]~reg0.ENA
RESET_N => BYTE[4]~reg0.ENA
RESET_N => BYTE[3]~reg0.ENA
RESET_N => BYTE[2]~reg0.ENA
RESET_N => BYTE[1]~reg0.ENA
RESET_N => BYTE[0]~reg0.ENA
RESET_N => DATA16[15]~reg0.ENA
RESET_N => DATA16[14]~reg0.ENA
RESET_N => DATA16[13]~reg0.ENA
RESET_N => DATA16[12]~reg0.ENA
RESET_N => DATA16[11]~reg0.ENA
RESET_N => DATA16[10]~reg0.ENA
RESET_N => DATA16[9]~reg0.ENA
RESET_N => DATA16[8]~reg0.ENA
RESET_N => DATA16[7]~reg0.ENA
RESET_N => DATA16[6]~reg0.ENA
RESET_N => DATA16[5]~reg0.ENA
RESET_N => DATA16[4]~reg0.ENA
RESET_N => DATA16[3]~reg0.ENA
RESET_N => DATA16[2]~reg0.ENA
RESET_N => DATA16[1]~reg0.ENA
PT_CK => DATA16[0]~reg0.CLK
PT_CK => DATA16[1]~reg0.CLK
PT_CK => DATA16[2]~reg0.CLK
PT_CK => DATA16[3]~reg0.CLK
PT_CK => DATA16[4]~reg0.CLK
PT_CK => DATA16[5]~reg0.CLK
PT_CK => DATA16[6]~reg0.CLK
PT_CK => DATA16[7]~reg0.CLK
PT_CK => DATA16[8]~reg0.CLK
PT_CK => DATA16[9]~reg0.CLK
PT_CK => DATA16[10]~reg0.CLK
PT_CK => DATA16[11]~reg0.CLK
PT_CK => DATA16[12]~reg0.CLK
PT_CK => DATA16[13]~reg0.CLK
PT_CK => DATA16[14]~reg0.CLK
PT_CK => DATA16[15]~reg0.CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0]~reg0.CLK
PT_CK => A[1]~reg0.CLK
PT_CK => A[2]~reg0.CLK
PT_CK => A[3]~reg0.CLK
PT_CK => A[4]~reg0.CLK
PT_CK => A[5]~reg0.CLK
PT_CK => A[6]~reg0.CLK
PT_CK => A[7]~reg0.CLK
PT_CK => A[8]~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN3
SLAVE_ADDRESS[2] => Selector24.IN3
SLAVE_ADDRESS[3] => Selector23.IN3
SLAVE_ADDRESS[4] => Selector22.IN3
SLAVE_ADDRESS[5] => Selector21.IN3
SLAVE_ADDRESS[6] => Selector20.IN3
SLAVE_ADDRESS[7] => Selector19.IN3
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
SDAI => DATA16.DATAB
SDAI => SDAO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => SCLO.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[0] <= DATA16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[1] <= DATA16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[2] <= DATA16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[3] <= DATA16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[4] <= DATA16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[5] <= DATA16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[6] <= DATA16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[7] <= DATA16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[8] <= DATA16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[9] <= DATA16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[10] <= DATA16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[11] <= DATA16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[12] <= DATA16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[13] <= DATA16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[14] <= DATA16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[15] <= DATA16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_BYTE[0] => Equal2.IN15
END_BYTE[0] => LessThan0.IN16
END_BYTE[1] => Equal2.IN14
END_BYTE[1] => LessThan0.IN15
END_BYTE[2] => Equal2.IN13
END_BYTE[2] => LessThan0.IN14
END_BYTE[3] => Equal2.IN12
END_BYTE[3] => LessThan0.IN13
END_BYTE[4] => Equal2.IN11
END_BYTE[4] => LessThan0.IN12
END_BYTE[5] => Equal2.IN10
END_BYTE[5] => LessThan0.IN11
END_BYTE[6] => Equal2.IN9
END_BYTE[6] => LessThan0.IN10
END_BYTE[7] => Equal2.IN8
END_BYTE[7] => LessThan0.IN9


|Camera|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|AUTO_FOCUS_ON:u9
CLK_50 => PULSE[0].CLK
CLK_50 => PULSE[1].CLK
CLK_50 => PULSE[2].CLK
CLK_50 => PULSE[3].CLK
CLK_50 => PULSE[4].CLK
CLK_50 => PULSE[5].CLK
CLK_50 => PULSE[6].CLK
CLK_50 => PULSE[7].CLK
CLK_50 => PULSE[8].CLK
CLK_50 => PULSE[9].CLK
CLK_50 => PULSE[10].CLK
CLK_50 => PULSE[11].CLK
CLK_50 => PULSE[12].CLK
CLK_50 => PULSE[13].CLK
CLK_50 => PULSE[14].CLK
CLK_50 => PULSE[15].CLK
CLK_50 => PULSE[16].CLK
CLK_50 => PULSE[17].CLK
CLK_50 => PULSE[18].CLK
CLK_50 => PULSE[19].CLK
CLK_50 => PULSE[20].CLK
CLK_50 => PULSE[21].CLK
CLK_50 => PULSE[22].CLK
CLK_50 => PULSE[23].CLK
CLK_50 => PULSE[24].CLK
CLK_50 => PULSE[25].CLK
CLK_50 => PULSE[26].CLK
CLK_50 => PULSE[27].CLK
CLK_50 => PULSE[28].CLK
CLK_50 => PULSE[29].CLK
CLK_50 => PULSE[30].CLK
CLK_50 => PULSE[31].CLK
I2C_RELEASE => PULSE[0].ACLR
I2C_RELEASE => PULSE[1].ACLR
I2C_RELEASE => PULSE[2].ACLR
I2C_RELEASE => PULSE[3].ACLR
I2C_RELEASE => PULSE[4].ACLR
I2C_RELEASE => PULSE[5].ACLR
I2C_RELEASE => PULSE[6].ACLR
I2C_RELEASE => PULSE[7].ACLR
I2C_RELEASE => PULSE[8].ACLR
I2C_RELEASE => PULSE[9].ACLR
I2C_RELEASE => PULSE[10].ACLR
I2C_RELEASE => PULSE[11].ACLR
I2C_RELEASE => PULSE[12].ACLR
I2C_RELEASE => PULSE[13].ACLR
I2C_RELEASE => PULSE[14].ACLR
I2C_RELEASE => PULSE[15].ACLR
I2C_RELEASE => PULSE[16].ACLR
I2C_RELEASE => PULSE[17].ACLR
I2C_RELEASE => PULSE[18].ACLR
I2C_RELEASE => PULSE[19].ACLR
I2C_RELEASE => PULSE[20].ACLR
I2C_RELEASE => PULSE[21].ACLR
I2C_RELEASE => PULSE[22].ACLR
I2C_RELEASE => PULSE[23].ACLR
I2C_RELEASE => PULSE[24].ACLR
I2C_RELEASE => PULSE[25].ACLR
I2C_RELEASE => PULSE[26].ACLR
I2C_RELEASE => PULSE[27].ACLR
I2C_RELEASE => PULSE[28].ACLR
I2C_RELEASE => PULSE[29].ACLR
I2C_RELEASE => PULSE[30].ACLR
I2C_RELEASE => PULSE[31].ACLR
AUTO_FOC <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|Camera|FOCUS_ADJ:adl
CLK_50 => CLK_50.IN1
RESET_N => ~NO_FANOUT~
RESET_SUB_N => RESET_SUB_N.IN2
AUTO_FOC => AUTO_FOC.IN1
SW_Y => ~NO_FANOUT~
SW_H_FREQ => ~NO_FANOUT~
SW_FUC_ALL_CEN => SW_FUC_ALL_CEN.IN1
SW_FUC_LINE => concat.IN1
VIDEO_HS => VIDEO_HS.IN1
VIDEO_VS => VIDEO_VS.IN3
VIDEO_CLK => VIDEO_CLK.IN3
VIDEO_DE => VIDEO_DE.IN1
iR[0] => concat.DATAA
iR[0] => rR[0].DATAIN
iR[1] => concat.DATAA
iR[1] => rR[1].DATAIN
iR[2] => concat.DATAA
iR[2] => rR[2].DATAIN
iR[3] => concat.DATAA
iR[3] => rR[3].DATAIN
iR[4] => concat.DATAA
iR[4] => rR[4].DATAIN
iR[5] => concat.DATAA
iR[5] => rR[5].DATAIN
iR[6] => concat.DATAA
iR[6] => rR[6].DATAIN
iR[7] => concat.DATAA
iR[7] => rR[7].DATAIN
iG[0] => concat.DATAA
iG[0] => rG[0].DATAIN
iG[1] => concat.DATAA
iG[1] => rG[1].DATAIN
iG[2] => concat.DATAA
iG[2] => rG[2].DATAIN
iG[3] => concat.DATAA
iG[3] => rG[3].DATAIN
iG[4] => concat.DATAA
iG[4] => rG[4].DATAIN
iG[5] => concat.DATAA
iG[5] => rG[5].DATAIN
iG[6] => concat.DATAA
iG[6] => rG[6].DATAIN
iG[7] => concat.DATAA
iG[7] => rG[7].DATAIN
iB[0] => concat.DATAA
iB[0] => rB[0].DATAIN
iB[1] => concat.DATAA
iB[1] => rB[1].DATAIN
iB[2] => concat.DATAA
iB[2] => rB[2].DATAIN
iB[3] => concat.DATAA
iB[3] => rB[3].DATAIN
iB[4] => concat.DATAA
iB[4] => rB[4].DATAIN
iB[5] => concat.DATAA
iB[5] => rB[5].DATAIN
iB[6] => concat.DATAA
iB[6] => rB[6].DATAIN
iB[7] => concat.DATAA
iB[7] => rB[7].DATAIN
oR[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oR[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oR[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oR[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oR[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oR[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oR[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oR[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oG[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oG[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oG[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oG[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oG[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oG[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oG[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oG[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oB[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oB[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oB[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oB[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oB[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oB[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oB[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
oB[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
READY <= READY.DB_MAX_OUTPUT_PORT_TYPE
SCL <= VCM_I2C:i2c2.I2C_SCL
SDA <> VCM_I2C:i2c2.I2C_SDA
STATUS[0] <= STATUS[0].DB_MAX_OUTPUT_PORT_TYPE
STATUS[1] <= VCM_I2C:i2c2.I2C_SCL
STATUS[2] <= VCM_CTRL_P:pp.STEP
STATUS[3] <= VCM_CTRL_P:pp.STEP
STATUS[4] <= VCM_CTRL_P:pp.STEP
STATUS[5] <= VCM_CTRL_P:pp.STEP
STATUS[6] <= VCM_CTRL_P:pp.STEP
STATUS[7] <= VCM_CTRL_P:pp.STEP
STATUS[8] <= VCM_CTRL_P:pp.STEP
STATUS[9] <= VCM_CTRL_P:pp.VCM_END


|Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE
PCLK => PCLK.IN2
VS => VS.IN1
HS => HS.IN1
M_VS <= MODIFY_SYNC:vs.MS
M_HS <= MODIFY_SYNC:hs.MS


|Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs
PCLK => NUM_L[0].CLK
PCLK => NUM_L[1].CLK
PCLK => NUM_L[2].CLK
PCLK => NUM_L[3].CLK
PCLK => NUM_L[4].CLK
PCLK => NUM_L[5].CLK
PCLK => NUM_L[6].CLK
PCLK => NUM_L[7].CLK
PCLK => NUM_L[8].CLK
PCLK => NUM_L[9].CLK
PCLK => NUM_L[10].CLK
PCLK => NUM_L[11].CLK
PCLK => NUM_L[12].CLK
PCLK => NUM_L[13].CLK
PCLK => NUM_L[14].CLK
PCLK => NUM_L[15].CLK
PCLK => CNT[0].CLK
PCLK => CNT[1].CLK
PCLK => CNT[2].CLK
PCLK => CNT[3].CLK
PCLK => CNT[4].CLK
PCLK => CNT[5].CLK
PCLK => CNT[6].CLK
PCLK => CNT[7].CLK
PCLK => CNT[8].CLK
PCLK => CNT[9].CLK
PCLK => CNT[10].CLK
PCLK => CNT[11].CLK
PCLK => CNT[12].CLK
PCLK => CNT[13].CLK
PCLK => CNT[14].CLK
PCLK => CNT[15].CLK
PCLK => NUM_H[0].CLK
PCLK => NUM_H[1].CLK
PCLK => NUM_H[2].CLK
PCLK => NUM_H[3].CLK
PCLK => NUM_H[4].CLK
PCLK => NUM_H[5].CLK
PCLK => NUM_H[6].CLK
PCLK => NUM_H[7].CLK
PCLK => NUM_H[8].CLK
PCLK => NUM_H[9].CLK
PCLK => NUM_H[10].CLK
PCLK => NUM_H[11].CLK
PCLK => NUM_H[12].CLK
PCLK => NUM_H[13].CLK
PCLK => NUM_H[14].CLK
PCLK => NUM_H[15].CLK
PCLK => MS~reg0.CLK
PCLK => rS.CLK
S => MS.DATAB
S => always0.IN1
S => rS.DATAIN
S => MS.DATAA
S => always0.IN1
MS <= MS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs
PCLK => NUM_L[0].CLK
PCLK => NUM_L[1].CLK
PCLK => NUM_L[2].CLK
PCLK => NUM_L[3].CLK
PCLK => NUM_L[4].CLK
PCLK => NUM_L[5].CLK
PCLK => NUM_L[6].CLK
PCLK => NUM_L[7].CLK
PCLK => NUM_L[8].CLK
PCLK => NUM_L[9].CLK
PCLK => NUM_L[10].CLK
PCLK => NUM_L[11].CLK
PCLK => NUM_L[12].CLK
PCLK => NUM_L[13].CLK
PCLK => NUM_L[14].CLK
PCLK => NUM_L[15].CLK
PCLK => CNT[0].CLK
PCLK => CNT[1].CLK
PCLK => CNT[2].CLK
PCLK => CNT[3].CLK
PCLK => CNT[4].CLK
PCLK => CNT[5].CLK
PCLK => CNT[6].CLK
PCLK => CNT[7].CLK
PCLK => CNT[8].CLK
PCLK => CNT[9].CLK
PCLK => CNT[10].CLK
PCLK => CNT[11].CLK
PCLK => CNT[12].CLK
PCLK => CNT[13].CLK
PCLK => CNT[14].CLK
PCLK => CNT[15].CLK
PCLK => NUM_H[0].CLK
PCLK => NUM_H[1].CLK
PCLK => NUM_H[2].CLK
PCLK => NUM_H[3].CLK
PCLK => NUM_H[4].CLK
PCLK => NUM_H[5].CLK
PCLK => NUM_H[6].CLK
PCLK => NUM_H[7].CLK
PCLK => NUM_H[8].CLK
PCLK => NUM_H[9].CLK
PCLK => NUM_H[10].CLK
PCLK => NUM_H[11].CLK
PCLK => NUM_H[12].CLK
PCLK => NUM_H[13].CLK
PCLK => NUM_H[14].CLK
PCLK => NUM_H[15].CLK
PCLK => MS~reg0.CLK
PCLK => rS.CLK
S => MS.DATAB
S => always0.IN1
S => rS.DATAIN
S => MS.DATAA
S => always0.IN1
MS <= MS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|FOCUS_ADJ:adl|LCD_COUNTER:cv1
CLK => ACTIV_C~reg0.CLK
CLK => LINE~reg0.CLK
CLK => V_CEN[1].CLK
CLK => V_CEN[2].CLK
CLK => V_CEN[3].CLK
CLK => V_CEN[4].CLK
CLK => V_CEN[5].CLK
CLK => V_CEN[6].CLK
CLK => V_CEN[7].CLK
CLK => V_CEN[8].CLK
CLK => V_CEN[9].CLK
CLK => V_CEN[10].CLK
CLK => V_CEN[11].CLK
CLK => V_CEN[12].CLK
CLK => V_CEN[13].CLK
CLK => V_CEN[14].CLK
CLK => V_CEN[15].CLK
CLK => V_CNT[0]~reg0.CLK
CLK => V_CNT[1]~reg0.CLK
CLK => V_CNT[2]~reg0.CLK
CLK => V_CNT[3]~reg0.CLK
CLK => V_CNT[4]~reg0.CLK
CLK => V_CNT[5]~reg0.CLK
CLK => V_CNT[6]~reg0.CLK
CLK => V_CNT[7]~reg0.CLK
CLK => V_CNT[8]~reg0.CLK
CLK => V_CNT[9]~reg0.CLK
CLK => V_CNT[10]~reg0.CLK
CLK => V_CNT[11]~reg0.CLK
CLK => V_CNT[12]~reg0.CLK
CLK => V_CNT[13]~reg0.CLK
CLK => V_CNT[14]~reg0.CLK
CLK => V_CNT[15]~reg0.CLK
CLK => H_CEN[1].CLK
CLK => H_CEN[2].CLK
CLK => H_CEN[3].CLK
CLK => H_CEN[4].CLK
CLK => H_CEN[5].CLK
CLK => H_CEN[6].CLK
CLK => H_CEN[7].CLK
CLK => H_CEN[8].CLK
CLK => H_CEN[9].CLK
CLK => H_CEN[10].CLK
CLK => H_CEN[11].CLK
CLK => H_CEN[12].CLK
CLK => H_CEN[13].CLK
CLK => H_CEN[14].CLK
CLK => H_CEN[15].CLK
CLK => H_CNT[0]~reg0.CLK
CLK => H_CNT[1]~reg0.CLK
CLK => H_CNT[2]~reg0.CLK
CLK => H_CNT[3]~reg0.CLK
CLK => H_CNT[4]~reg0.CLK
CLK => H_CNT[5]~reg0.CLK
CLK => H_CNT[6]~reg0.CLK
CLK => H_CNT[7]~reg0.CLK
CLK => H_CNT[8]~reg0.CLK
CLK => H_CNT[9]~reg0.CLK
CLK => H_CNT[10]~reg0.CLK
CLK => H_CNT[11]~reg0.CLK
CLK => H_CNT[12]~reg0.CLK
CLK => H_CNT[13]~reg0.CLK
CLK => H_CNT[14]~reg0.CLK
CLK => H_CNT[15]~reg0.CLK
CLK => rVS.CLK
CLK => rHS.CLK
CLK => ACTIV_V~reg0.CLK
VS => ACTIV_V.IN0
VS => always0.IN1
VS => always0.IN1
VS => rVS.DATAIN
HS => ACTIV_V.IN1
HS => always0.IN1
HS => rHS.DATAIN
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
V_CNT[0] <= V_CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[1] <= V_CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[2] <= V_CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[3] <= V_CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[4] <= V_CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[5] <= V_CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[6] <= V_CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[7] <= V_CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[8] <= V_CNT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[9] <= V_CNT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[10] <= V_CNT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[11] <= V_CNT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[12] <= V_CNT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[13] <= V_CNT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[14] <= V_CNT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[15] <= V_CNT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[0] <= H_CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[1] <= H_CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[2] <= H_CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[3] <= H_CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[4] <= H_CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[5] <= H_CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[6] <= H_CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[7] <= H_CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[8] <= H_CNT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[9] <= H_CNT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[10] <= H_CNT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[11] <= H_CNT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[12] <= H_CNT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[13] <= H_CNT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[14] <= H_CNT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[15] <= H_CNT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LINE <= LINE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACTIV_C <= ACTIV_C~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACTIV_V <= ACTIV_V~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp
iR[0] => Mult0.IN14
iR[1] => Mult0.IN13
iR[2] => Mult0.IN12
iR[3] => Mult0.IN11
iR[4] => Mult0.IN10
iR[5] => Mult0.IN9
iR[6] => Mult0.IN8
iR[7] => Mult0.IN7
iG[0] => Mult1.IN15
iG[1] => Mult1.IN14
iG[2] => Mult1.IN13
iG[3] => Mult1.IN12
iG[4] => Mult1.IN11
iG[5] => Mult1.IN10
iG[6] => Mult1.IN9
iG[7] => Mult1.IN8
iB[0] => Mult2.IN12
iB[1] => Mult2.IN11
iB[2] => Mult2.IN10
iB[3] => Mult2.IN9
iB[4] => Mult2.IN8
iB[5] => Mult2.IN7
iB[6] => Mult2.IN6
iB[7] => Mult2.IN5
VS => VS.IN1
HS => ~NO_FANOUT~
ACTIV_C => TR.DATAB
ACTIV_V => TR.DATAA
VIDEO_CLK => STEP_UP[0].CLK
VIDEO_CLK => STEP_UP[1].CLK
VIDEO_CLK => STEP_UP[2].CLK
VIDEO_CLK => STEP_UP[3].CLK
VIDEO_CLK => STEP_UP[4].CLK
VIDEO_CLK => STEP_UP[5].CLK
VIDEO_CLK => STEP_UP[6].CLK
VIDEO_CLK => STEP_UP[7].CLK
VIDEO_CLK => STEP_UP[8].CLK
VIDEO_CLK => STEP_UP[9].CLK
VIDEO_CLK => peakSUM[0].CLK
VIDEO_CLK => peakSUM[1].CLK
VIDEO_CLK => peakSUM[2].CLK
VIDEO_CLK => peakSUM[3].CLK
VIDEO_CLK => peakSUM[4].CLK
VIDEO_CLK => peakSUM[5].CLK
VIDEO_CLK => peakSUM[6].CLK
VIDEO_CLK => peakSUM[7].CLK
VIDEO_CLK => peakSUM[8].CLK
VIDEO_CLK => peakSUM[9].CLK
VIDEO_CLK => peakSUM[10].CLK
VIDEO_CLK => peakSUM[11].CLK
VIDEO_CLK => peakSUM[12].CLK
VIDEO_CLK => peakSUM[13].CLK
VIDEO_CLK => peakSUM[14].CLK
VIDEO_CLK => peakSUM[15].CLK
VIDEO_CLK => peakSUM[16].CLK
VIDEO_CLK => peakSUM[17].CLK
VIDEO_CLK => peakSUM[18].CLK
VIDEO_CLK => peakSUM[19].CLK
VIDEO_CLK => peakSUM[20].CLK
VIDEO_CLK => peakSUM[21].CLK
VIDEO_CLK => peakSUM[22].CLK
VIDEO_CLK => peakSUM[23].CLK
VIDEO_CLK => peakSUM[24].CLK
VIDEO_CLK => peakSUM[25].CLK
VIDEO_CLK => peakSUM[26].CLK
VIDEO_CLK => peakSUM[27].CLK
VIDEO_CLK => peakSUM[28].CLK
VIDEO_CLK => peakSUM[29].CLK
VIDEO_CLK => peakSUM[30].CLK
VIDEO_CLK => peakSUM[31].CLK
VIDEO_CLK => rSUM[0].CLK
VIDEO_CLK => rSUM[1].CLK
VIDEO_CLK => rSUM[2].CLK
VIDEO_CLK => rSUM[3].CLK
VIDEO_CLK => rSUM[4].CLK
VIDEO_CLK => rSUM[5].CLK
VIDEO_CLK => rSUM[6].CLK
VIDEO_CLK => rSUM[7].CLK
VIDEO_CLK => rSUM[8].CLK
VIDEO_CLK => rSUM[9].CLK
VIDEO_CLK => rSUM[10].CLK
VIDEO_CLK => rSUM[11].CLK
VIDEO_CLK => rSUM[12].CLK
VIDEO_CLK => rSUM[13].CLK
VIDEO_CLK => rSUM[14].CLK
VIDEO_CLK => rSUM[15].CLK
VIDEO_CLK => rSUM[16].CLK
VIDEO_CLK => rSUM[17].CLK
VIDEO_CLK => rSUM[18].CLK
VIDEO_CLK => rSUM[19].CLK
VIDEO_CLK => rSUM[20].CLK
VIDEO_CLK => rSUM[21].CLK
VIDEO_CLK => rSUM[22].CLK
VIDEO_CLK => rSUM[23].CLK
VIDEO_CLK => rSUM[24].CLK
VIDEO_CLK => rSUM[25].CLK
VIDEO_CLK => rSUM[26].CLK
VIDEO_CLK => rSUM[27].CLK
VIDEO_CLK => rSUM[28].CLK
VIDEO_CLK => rSUM[29].CLK
VIDEO_CLK => rSUM[30].CLK
VIDEO_CLK => rSUM[31].CLK
VIDEO_CLK => SUM[0].CLK
VIDEO_CLK => SUM[1].CLK
VIDEO_CLK => SUM[2].CLK
VIDEO_CLK => SUM[3].CLK
VIDEO_CLK => SUM[4].CLK
VIDEO_CLK => SUM[5].CLK
VIDEO_CLK => SUM[6].CLK
VIDEO_CLK => SUM[7].CLK
VIDEO_CLK => SUM[8].CLK
VIDEO_CLK => SUM[9].CLK
VIDEO_CLK => SUM[10].CLK
VIDEO_CLK => SUM[11].CLK
VIDEO_CLK => SUM[12].CLK
VIDEO_CLK => SUM[13].CLK
VIDEO_CLK => SUM[14].CLK
VIDEO_CLK => SUM[15].CLK
VIDEO_CLK => SUM[16].CLK
VIDEO_CLK => SUM[17].CLK
VIDEO_CLK => SUM[18].CLK
VIDEO_CLK => SUM[19].CLK
VIDEO_CLK => SUM[20].CLK
VIDEO_CLK => SUM[21].CLK
VIDEO_CLK => SUM[22].CLK
VIDEO_CLK => SUM[23].CLK
VIDEO_CLK => SUM[24].CLK
VIDEO_CLK => SUM[25].CLK
VIDEO_CLK => SUM[26].CLK
VIDEO_CLK => SUM[27].CLK
VIDEO_CLK => SUM[28].CLK
VIDEO_CLK => SUM[29].CLK
VIDEO_CLK => SUM[30].CLK
VIDEO_CLK => SUM[31].CLK
VIDEO_CLK => rGO_F.CLK
VIDEO_CLK => SS[0]~reg0.CLK
VIDEO_CLK => SS[1]~reg0.CLK
VIDEO_CLK => SS[2]~reg0.CLK
VIDEO_CLK => SS[3]~reg0.CLK
VIDEO_CLK => SS[4]~reg0.CLK
VIDEO_CLK => SS[5]~reg0.CLK
VIDEO_CLK => SS[6]~reg0.CLK
VIDEO_CLK => SS[7]~reg0.CLK
VIDEO_CLK => S[0]~reg0.CLK
VIDEO_CLK => S[1]~reg0.CLK
VIDEO_CLK => S[2]~reg0.CLK
VIDEO_CLK => S[3]~reg0.CLK
VIDEO_CLK => S[4]~reg0.CLK
VIDEO_CLK => S[5]~reg0.CLK
VIDEO_CLK => S[6]~reg0.CLK
VIDEO_CLK => S[7]~reg0.CLK
VIDEO_CLK => rVS.CLK
VIDEO_CLK => rY1[0].CLK
VIDEO_CLK => rY1[1].CLK
VIDEO_CLK => rY1[2].CLK
VIDEO_CLK => rY1[3].CLK
VIDEO_CLK => rY1[4].CLK
VIDEO_CLK => rY1[5].CLK
VIDEO_CLK => rY1[6].CLK
VIDEO_CLK => rY1[7].CLK
VIDEO_CLK => rY2[0].CLK
VIDEO_CLK => rY2[1].CLK
VIDEO_CLK => rY2[2].CLK
VIDEO_CLK => rY2[3].CLK
VIDEO_CLK => rY2[4].CLK
VIDEO_CLK => rY2[5].CLK
VIDEO_CLK => rY2[6].CLK
VIDEO_CLK => rY2[7].CLK
AUTO_FOC => AUTO_FOC.IN1
SW_FUC_ALL_CEN => TR.OUTPUTSELECT
VCM_END <= F_VCM:f.VCM_END
Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SS[0] <= SS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[1] <= SS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[2] <= SS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[3] <= SS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[4] <= SS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[5] <= SS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[6] <= SS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[7] <= SS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= S[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[0] <= F_VCM:f.STEP
STEP[1] <= F_VCM:f.STEP
STEP[2] <= F_VCM:f.STEP
STEP[3] <= F_VCM:f.STEP
STEP[4] <= F_VCM:f.STEP
STEP[5] <= F_VCM:f.STEP
STEP[6] <= F_VCM:f.STEP
STEP[7] <= F_VCM:f.STEP
STEP[8] <= F_VCM:f.STEP
STEP[9] <= F_VCM:f.STEP
VCM_DATA[0] <= <VCC>
VCM_DATA[1] <= <VCC>
VCM_DATA[2] <= <VCC>
VCM_DATA[3] <= <VCC>
VCM_DATA[4] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[5] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[6] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[7] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[8] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[9] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[10] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[11] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[12] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[13] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[14] <= <GND>
VCM_DATA[15] <= <GND>


|Camera|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
RESET_n => STEP_i[1].ACLR
RESET_n => STEP_i[2].ACLR
RESET_n => STEP_i[3].ACLR
RESET_n => STEP_i[4].ACLR
RESET_n => STEP_i[5].ACLR
RESET_n => STEP_i[6].ACLR
RESET_n => STEP_i[7].ACLR
RESET_n => STEP_i[8].ACLR
RESET_n => STEP_i[9].ACLR
RESET_n => STEP_i[10].ACLR
RESET_n => V_C~reg0.ACLR
CLK => GO_F~reg0.CLK
CLK => VCM_END~reg0.CLK
CLK => STEP_f[0].CLK
CLK => STEP_f[1].CLK
CLK => STEP_f[2].CLK
CLK => STEP_f[3].CLK
CLK => STEP_f[4].CLK
CLK => STEP_f[5].CLK
CLK => STEP_f[6].CLK
CLK => STEP_f[7].CLK
CLK => STEP_f[8].CLK
CLK => STEP_f[9].CLK
CLK => STEP_f[10].CLK
CLK => STEP_i[1].CLK
CLK => STEP_i[2].CLK
CLK => STEP_i[3].CLK
CLK => STEP_i[4].CLK
CLK => STEP_i[5].CLK
CLK => STEP_i[6].CLK
CLK => STEP_i[7].CLK
CLK => STEP_i[8].CLK
CLK => STEP_i[9].CLK
CLK => STEP_i[10].CLK
CLK => V_C~reg0.CLK
STEP[0] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[1] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[2] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[3] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[4] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[5] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[6] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[7] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[8] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[9] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[10] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP_UP[0] => Add1.IN20
STEP_UP[0] => Add2.IN20
STEP_UP[1] => Add1.IN19
STEP_UP[1] => Add2.IN19
STEP_UP[2] => Add1.IN18
STEP_UP[2] => Add2.IN18
STEP_UP[3] => Add1.IN17
STEP_UP[3] => Add2.IN17
STEP_UP[4] => Add1.IN16
STEP_UP[4] => Add2.IN16
STEP_UP[5] => Add1.IN15
STEP_UP[5] => Add2.IN15
STEP_UP[6] => Add1.IN14
STEP_UP[6] => Add2.IN14
STEP_UP[7] => Add1.IN13
STEP_UP[7] => Add2.IN13
STEP_UP[8] => Add1.IN12
STEP_UP[8] => Add2.IN12
STEP_UP[9] => Add1.IN11
STEP_UP[9] => Add2.IN11
V_C <= V_C~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_END <= VCM_END~reg0.DB_MAX_OUTPUT_PORT_TYPE
GO_F <= GO_F~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|FOCUS_ADJ:adl|I2C_DELAY:i2c
RESET_N => READY~reg0.ACLR
RESET_N => DELAY[0].ACLR
RESET_N => DELAY[1].ACLR
RESET_N => DELAY[2].ACLR
RESET_N => DELAY[3].ACLR
RESET_N => DELAY[4].ACLR
RESET_N => DELAY[5].ACLR
RESET_N => DELAY[6].ACLR
RESET_N => DELAY[7].ACLR
RESET_N => DELAY[8].ACLR
RESET_N => DELAY[9].ACLR
RESET_N => DELAY[10].ACLR
RESET_N => DELAY[11].ACLR
RESET_N => DELAY[12].ACLR
RESET_N => DELAY[13].ACLR
RESET_N => DELAY[14].ACLR
RESET_N => DELAY[15].ACLR
RESET_N => DELAY[16].ACLR
RESET_N => DELAY[17].ACLR
RESET_N => DELAY[18].ACLR
RESET_N => DELAY[19].ACLR
RESET_N => DELAY[20].ACLR
RESET_N => DELAY[21].ACLR
RESET_N => DELAY[22].ACLR
RESET_N => DELAY[23].ACLR
RESET_N => DELAY[24].ACLR
RESET_N => DELAY[25].ACLR
RESET_N => DELAY[26].ACLR
RESET_N => DELAY[27].ACLR
RESET_N => DELAY[28].ACLR
RESET_N => DELAY[29].ACLR
RESET_N => DELAY[30].ACLR
RESET_N => DELAY[31].ACLR
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE
READY1 <= <GND>


|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2
RESET_N => WORD_DATA[0].OUTPUTSELECT
RESET_N => WORD_DATA[1].OUTPUTSELECT
RESET_N => WORD_DATA[2].OUTPUTSELECT
RESET_N => WORD_DATA[3].OUTPUTSELECT
RESET_N => WORD_DATA[4].OUTPUTSELECT
RESET_N => WORD_DATA[5].OUTPUTSELECT
RESET_N => WORD_DATA[6].OUTPUTSELECT
RESET_N => WORD_DATA[7].OUTPUTSELECT
RESET_N => POINTER[0].OUTPUTSELECT
RESET_N => POINTER[1].OUTPUTSELECT
RESET_N => POINTER[2].OUTPUTSELECT
RESET_N => POINTER[3].OUTPUTSELECT
RESET_N => POINTER[4].OUTPUTSELECT
RESET_N => POINTER[5].OUTPUTSELECT
RESET_N => POINTER[6].OUTPUTSELECT
RESET_N => POINTER[7].OUTPUTSELECT
RESET_N => SLAVE_ADDR[0].OUTPUTSELECT
RESET_N => SLAVE_ADDR[1].OUTPUTSELECT
RESET_N => SLAVE_ADDR[2].OUTPUTSELECT
RESET_N => SLAVE_ADDR[3].OUTPUTSELECT
RESET_N => SLAVE_ADDR[4].OUTPUTSELECT
RESET_N => SLAVE_ADDR[5].OUTPUTSELECT
RESET_N => SLAVE_ADDR[6].OUTPUTSELECT
RESET_N => SLAVE_ADDR[7].OUTPUTSELECT
RESET_N => I2C_LO0P~reg0.ACLR
RESET_N => DELY[0].ACLR
RESET_N => DELY[1].ACLR
RESET_N => DELY[2].ACLR
RESET_N => DELY[3].ACLR
RESET_N => DELY[4].ACLR
RESET_N => DELY[5].ACLR
RESET_N => DELY[6].ACLR
RESET_N => DELY[7].ACLR
RESET_N => DELY[8].ACLR
RESET_N => DELY[9].ACLR
RESET_N => DELY[10].ACLR
RESET_N => DELY[11].ACLR
RESET_N => DELY[12].ACLR
RESET_N => DELY[13].ACLR
RESET_N => DELY[14].ACLR
RESET_N => DELY[15].ACLR
RESET_N => DELY[16].ACLR
RESET_N => DELY[17].ACLR
RESET_N => DELY[18].ACLR
RESET_N => DELY[19].ACLR
RESET_N => DELY[20].ACLR
RESET_N => DELY[21].ACLR
RESET_N => DELY[22].ACLR
RESET_N => DELY[23].ACLR
RESET_N => DELY[24].ACLR
RESET_N => DELY[25].ACLR
RESET_N => DELY[26].ACLR
RESET_N => DELY[27].ACLR
RESET_N => DELY[28].ACLR
RESET_N => DELY[29].ACLR
RESET_N => DELY[30].ACLR
RESET_N => DELY[31].ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => WCNT[0]~reg0.ACLR
RESET_N => WCNT[1]~reg0.ACLR
RESET_N => WCNT[2]~reg0.ACLR
RESET_N => WCNT[3]~reg0.ACLR
RESET_N => WCNT[4]~reg0.ACLR
RESET_N => WCNT[5]~reg0.ACLR
RESET_N => WCNT[6]~reg0.ACLR
RESET_N => WCNT[7]~reg0.ACLR
RESET_N => W_WORD_GO~reg0.PRESET
RESET_N => R_GO.PRESET
RESET_N => W_POINTER_GO.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => I2C_SCL.IN1
RESET_N => I2C_SDA.IN1
RESET_N => R_VCM_DATA[15]~reg0.ENA
RESET_N => R_VCM_DATA[14]~reg0.ENA
RESET_N => R_VCM_DATA[13]~reg0.ENA
RESET_N => R_VCM_DATA[12]~reg0.ENA
RESET_N => R_VCM_DATA[11]~reg0.ENA
RESET_N => R_VCM_DATA[10]~reg0.ENA
RESET_N => R_VCM_DATA[9]~reg0.ENA
RESET_N => R_VCM_DATA[8]~reg0.ENA
RESET_N => R_VCM_DATA[7]~reg0.ENA
RESET_N => R_VCM_DATA[6]~reg0.ENA
RESET_N => R_VCM_DATA[5]~reg0.ENA
RESET_N => R_VCM_DATA[4]~reg0.ENA
RESET_N => R_VCM_DATA[3]~reg0.ENA
RESET_N => R_VCM_DATA[2]~reg0.ENA
RESET_N => R_VCM_DATA[1]~reg0.ENA
RESET_N => R_VCM_DATA[0]~reg0.ENA
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => ST.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => WCNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => CNT.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => DELY.OUTPUTSELECT
TR_IN => I2C_LO0P.OUTPUTSELECT
RESET_SUB_N => ~NO_FANOUT~
CLK_50 => CLK_50.IN2
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDA <> I2C_WRITE_PTR:wpt.SDAI
I2C_SDA <> I2C_READ_DATA:rd.SDAI
I2C_SDA <> I2C_SDA
INT_n => ~NO_FANOUT~
R_VCM_DATA[0] <= R_VCM_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[1] <= R_VCM_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[2] <= R_VCM_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[3] <= R_VCM_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[4] <= R_VCM_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[5] <= R_VCM_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[6] <= R_VCM_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[7] <= R_VCM_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[8] <= R_VCM_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[9] <= R_VCM_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[10] <= R_VCM_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[11] <= R_VCM_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[12] <= R_VCM_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[13] <= R_VCM_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[14] <= R_VCM_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[15] <= R_VCM_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[0] => WORD_DATA.DATAB
VCM_DATA[0] => WORD_DATA.DATAB
VCM_DATA[1] => WORD_DATA.DATAB
VCM_DATA[1] => WORD_DATA.DATAB
VCM_DATA[2] => WORD_DATA.DATAB
VCM_DATA[2] => WORD_DATA.DATAB
VCM_DATA[3] => WORD_DATA.DATAB
VCM_DATA[3] => WORD_DATA.DATAB
VCM_DATA[4] => WORD_DATA.DATAB
VCM_DATA[4] => Equal3.IN19
VCM_DATA[4] => WORD_DATA.DATAB
VCM_DATA[5] => WORD_DATA.DATAB
VCM_DATA[5] => Equal3.IN18
VCM_DATA[5] => WORD_DATA.DATAB
VCM_DATA[6] => WORD_DATA.DATAB
VCM_DATA[6] => Equal3.IN17
VCM_DATA[6] => WORD_DATA.DATAB
VCM_DATA[7] => WORD_DATA.DATAB
VCM_DATA[7] => Equal3.IN16
VCM_DATA[7] => WORD_DATA.DATAB
VCM_DATA[8] => POINTER.DATAB
VCM_DATA[8] => Equal3.IN15
VCM_DATA[8] => POINTER.DATAB
VCM_DATA[9] => POINTER.DATAB
VCM_DATA[9] => Equal3.IN14
VCM_DATA[9] => POINTER.DATAB
VCM_DATA[10] => POINTER.DATAB
VCM_DATA[10] => Equal3.IN13
VCM_DATA[10] => POINTER.DATAB
VCM_DATA[11] => POINTER.DATAB
VCM_DATA[11] => Equal3.IN12
VCM_DATA[11] => POINTER.DATAB
VCM_DATA[12] => POINTER.DATAB
VCM_DATA[12] => Equal3.IN11
VCM_DATA[12] => POINTER.DATAB
VCM_DATA[13] => POINTER.DATAB
VCM_DATA[13] => Equal3.IN10
VCM_DATA[13] => POINTER.DATAB
VCM_DATA[14] => POINTER.DATAB
VCM_DATA[14] => POINTER.DATAB
VCM_DATA[15] => POINTER.DATAB
VCM_DATA[15] => POINTER.DATAB
CLK_400K <= CLK_400K.DB_MAX_OUTPUT_PORT_TYPE
I2C_LO0P <= I2C_LO0P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[0] <= WCNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[1] <= WCNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[2] <= WCNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[3] <= WCNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[4] <= WCNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[5] <= WCNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[6] <= WCNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[7] <= WCNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[0] <= SLAVE_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[1] <= SLAVE_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[2] <= SLAVE_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[3] <= SLAVE_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[4] <= SLAVE_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[5] <= SLAVE_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[6] <= SLAVE_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[7] <= SLAVE_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[0] <= WORD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[1] <= WORD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[2] <= WORD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[3] <= WORD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[4] <= WORD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[5] <= WORD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[6] <= WORD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[7] <= WORD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
POINTER[0] <= POINTER[0].DB_MAX_OUTPUT_PORT_TYPE
POINTER[1] <= POINTER[1].DB_MAX_OUTPUT_PORT_TYPE
POINTER[2] <= POINTER[2].DB_MAX_OUTPUT_PORT_TYPE
POINTER[3] <= POINTER[3].DB_MAX_OUTPUT_PORT_TYPE
POINTER[4] <= POINTER[4].DB_MAX_OUTPUT_PORT_TYPE
POINTER[5] <= POINTER[5].DB_MAX_OUTPUT_PORT_TYPE
POINTER[6] <= POINTER[6].DB_MAX_OUTPUT_PORT_TYPE
POINTER[7] <= POINTER[7].DB_MAX_OUTPUT_PORT_TYPE
W_WORD_END <= I2C_WRITE_WDATA:wrd.END_OK
W_WORD_GO <= W_WORD_GO.DB_MAX_OUTPUT_PORT_TYPE
WORD_ST[0] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[1] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[2] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[3] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[4] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[5] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[6] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[7] <= I2C_WRITE_WDATA:wrd.ST
WORD_CNT[0] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[1] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[2] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[3] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[4] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[5] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[6] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[7] <= I2C_WRITE_WDATA:wrd.CNT
WORD_BYTE[0] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[1] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[2] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[3] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[4] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[5] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[6] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[7] <= I2C_WRITE_WDATA:wrd.BYTE
R_DATA[0] <= I2C_READ_DATA:rd.DATA16
R_DATA[1] <= I2C_READ_DATA:rd.DATA16
R_DATA[2] <= I2C_READ_DATA:rd.DATA16
R_DATA[3] <= I2C_READ_DATA:rd.DATA16
R_DATA[4] <= I2C_READ_DATA:rd.DATA16
R_DATA[5] <= I2C_READ_DATA:rd.DATA16
R_DATA[6] <= I2C_READ_DATA:rd.DATA16
R_DATA[7] <= I2C_READ_DATA:rd.DATA16
R_DATA[8] <= I2C_READ_DATA:rd.DATA16
R_DATA[9] <= I2C_READ_DATA:rd.DATA16
R_DATA[10] <= I2C_READ_DATA:rd.DATA16
R_DATA[11] <= I2C_READ_DATA:rd.DATA16
R_DATA[12] <= I2C_READ_DATA:rd.DATA16
R_DATA[13] <= I2C_READ_DATA:rd.DATA16
R_DATA[14] <= I2C_READ_DATA:rd.DATA16
R_DATA[15] <= I2C_READ_DATA:rd.DATA16
SDAI_W <= I2C_WRITE_WDATA:wrd.SDAI_W
TR <= <GND>
I2C_SCL_O <= I2C_SCL_O.DB_MAX_OUTPUT_PORT_TYPE
TEST_MODE => always0.IN1
TEST_MODE => ST.DATAB


|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => BYTE[0]~reg0.ENA
RESET_N => END_OK~reg0.ENA
RESET_N => CNT[7]~reg0.ENA
RESET_N => CNT[6]~reg0.ENA
RESET_N => CNT[5]~reg0.ENA
RESET_N => CNT[4]~reg0.ENA
RESET_N => CNT[3]~reg0.ENA
RESET_N => CNT[2]~reg0.ENA
RESET_N => CNT[1]~reg0.ENA
RESET_N => CNT[0]~reg0.ENA
RESET_N => SDAO~reg0.ENA
RESET_N => SCLO~reg0.ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => ACK_OK~reg0.ENA
RESET_N => BYTE[7]~reg0.ENA
RESET_N => BYTE[6]~reg0.ENA
RESET_N => BYTE[5]~reg0.ENA
RESET_N => BYTE[4]~reg0.ENA
RESET_N => BYTE[3]~reg0.ENA
RESET_N => BYTE[2]~reg0.ENA
RESET_N => BYTE[1]~reg0.ENA
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
LIGHT_INT => ~NO_FANOUT~
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN5
SLAVE_ADDRESS[2] => Selector24.IN5
SLAVE_ADDRESS[3] => Selector23.IN5
SLAVE_ADDRESS[4] => Selector22.IN5
SLAVE_ADDRESS[5] => Selector21.IN5
SLAVE_ADDRESS[6] => Selector20.IN5
SLAVE_ADDRESS[7] => Selector19.IN5
WDATA[0] => A.DATAB
WDATA[1] => A.DATAB
WDATA[2] => A.DATAB
WDATA[3] => A.DATAB
WDATA[4] => A.DATAB
WDATA[5] => A.DATAB
WDATA[6] => A.DATAB
WDATA[7] => A.DATAB
WDATA[8] => A.DATAB
WDATA[9] => A.DATAB
WDATA[10] => A.DATAB
WDATA[11] => A.DATAB
WDATA[12] => A.DATAB
WDATA[13] => A.DATAB
WDATA[14] => A.DATAB
WDATA[15] => A.DATAB
SDAI => SDAI_W.DATAIN
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDAI_W <= SDAI.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal0.IN15
BYTE_NUM[1] => Equal0.IN14
BYTE_NUM[2] => Equal0.IN13
BYTE_NUM[3] => Equal0.IN12
BYTE_NUM[4] => Equal0.IN11
BYTE_NUM[5] => Equal0.IN10
BYTE_NUM[6] => Equal0.IN9
BYTE_NUM[7] => Equal0.IN8


|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector33.IN5
SLAVE_ADDRESS[1] => Selector32.IN5
SLAVE_ADDRESS[2] => Selector31.IN5
SLAVE_ADDRESS[3] => Selector30.IN5
SLAVE_ADDRESS[4] => Selector29.IN5
SLAVE_ADDRESS[5] => Selector28.IN5
SLAVE_ADDRESS[6] => Selector27.IN5
SLAVE_ADDRESS[7] => Selector26.IN5
SDAI => SCLO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_END[0] => Equal0.IN15
BYTE_END[1] => Equal0.IN14
BYTE_END[2] => Equal0.IN13
BYTE_END[3] => Equal0.IN12
BYTE_END[4] => Equal0.IN11
BYTE_END[5] => Equal0.IN10
BYTE_END[6] => Equal0.IN9
BYTE_END[7] => Equal0.IN8


|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DATA16[0]~reg0.ENA
RESET_N => END_OK~reg0.ENA
RESET_N => CNT[7]~reg0.ENA
RESET_N => CNT[6]~reg0.ENA
RESET_N => CNT[5]~reg0.ENA
RESET_N => CNT[4]~reg0.ENA
RESET_N => CNT[3]~reg0.ENA
RESET_N => CNT[2]~reg0.ENA
RESET_N => CNT[1]~reg0.ENA
RESET_N => CNT[0]~reg0.ENA
RESET_N => SDAO~reg0.ENA
RESET_N => SCLO~reg0.ENA
RESET_N => A[8]~reg0.ENA
RESET_N => A[7]~reg0.ENA
RESET_N => A[6]~reg0.ENA
RESET_N => A[5]~reg0.ENA
RESET_N => A[4]~reg0.ENA
RESET_N => A[3]~reg0.ENA
RESET_N => A[2]~reg0.ENA
RESET_N => A[1]~reg0.ENA
RESET_N => A[0]~reg0.ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => ACK_OK~reg0.ENA
RESET_N => BYTE[7]~reg0.ENA
RESET_N => BYTE[6]~reg0.ENA
RESET_N => BYTE[5]~reg0.ENA
RESET_N => BYTE[4]~reg0.ENA
RESET_N => BYTE[3]~reg0.ENA
RESET_N => BYTE[2]~reg0.ENA
RESET_N => BYTE[1]~reg0.ENA
RESET_N => BYTE[0]~reg0.ENA
RESET_N => DATA16[15]~reg0.ENA
RESET_N => DATA16[14]~reg0.ENA
RESET_N => DATA16[13]~reg0.ENA
RESET_N => DATA16[12]~reg0.ENA
RESET_N => DATA16[11]~reg0.ENA
RESET_N => DATA16[10]~reg0.ENA
RESET_N => DATA16[9]~reg0.ENA
RESET_N => DATA16[8]~reg0.ENA
RESET_N => DATA16[7]~reg0.ENA
RESET_N => DATA16[6]~reg0.ENA
RESET_N => DATA16[5]~reg0.ENA
RESET_N => DATA16[4]~reg0.ENA
RESET_N => DATA16[3]~reg0.ENA
RESET_N => DATA16[2]~reg0.ENA
RESET_N => DATA16[1]~reg0.ENA
PT_CK => DATA16[0]~reg0.CLK
PT_CK => DATA16[1]~reg0.CLK
PT_CK => DATA16[2]~reg0.CLK
PT_CK => DATA16[3]~reg0.CLK
PT_CK => DATA16[4]~reg0.CLK
PT_CK => DATA16[5]~reg0.CLK
PT_CK => DATA16[6]~reg0.CLK
PT_CK => DATA16[7]~reg0.CLK
PT_CK => DATA16[8]~reg0.CLK
PT_CK => DATA16[9]~reg0.CLK
PT_CK => DATA16[10]~reg0.CLK
PT_CK => DATA16[11]~reg0.CLK
PT_CK => DATA16[12]~reg0.CLK
PT_CK => DATA16[13]~reg0.CLK
PT_CK => DATA16[14]~reg0.CLK
PT_CK => DATA16[15]~reg0.CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0]~reg0.CLK
PT_CK => A[1]~reg0.CLK
PT_CK => A[2]~reg0.CLK
PT_CK => A[3]~reg0.CLK
PT_CK => A[4]~reg0.CLK
PT_CK => A[5]~reg0.CLK
PT_CK => A[6]~reg0.CLK
PT_CK => A[7]~reg0.CLK
PT_CK => A[8]~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN3
SLAVE_ADDRESS[2] => Selector24.IN3
SLAVE_ADDRESS[3] => Selector23.IN3
SLAVE_ADDRESS[4] => Selector22.IN3
SLAVE_ADDRESS[5] => Selector21.IN3
SLAVE_ADDRESS[6] => Selector20.IN3
SLAVE_ADDRESS[7] => Selector19.IN3
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
SDAI => DATA16.DATAB
SDAI => SDAO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => SCLO.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[0] <= DATA16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[1] <= DATA16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[2] <= DATA16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[3] <= DATA16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[4] <= DATA16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[5] <= DATA16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[6] <= DATA16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[7] <= DATA16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[8] <= DATA16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[9] <= DATA16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[10] <= DATA16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[11] <= DATA16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[12] <= DATA16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[13] <= DATA16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[14] <= DATA16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[15] <= DATA16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_BYTE[0] => Equal2.IN15
END_BYTE[0] => LessThan0.IN16
END_BYTE[1] => Equal2.IN14
END_BYTE[1] => LessThan0.IN15
END_BYTE[2] => Equal2.IN13
END_BYTE[2] => LessThan0.IN14
END_BYTE[3] => Equal2.IN12
END_BYTE[3] => LessThan0.IN13
END_BYTE[4] => Equal2.IN11
END_BYTE[4] => LessThan0.IN12
END_BYTE[5] => Equal2.IN10
END_BYTE[5] => LessThan0.IN11
END_BYTE[6] => Equal2.IN9
END_BYTE[6] => LessThan0.IN10
END_BYTE[7] => Equal2.IN8
END_BYTE[7] => LessThan0.IN9


|Camera|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|NotreFiltre:nf
R[0] => LessThan0.IN16
R[1] => LessThan0.IN15
R[2] => LessThan0.IN14
R[3] => LessThan0.IN13
R[4] => LessThan0.IN12
R[5] => LessThan0.IN11
R[6] => LessThan0.IN10
R[7] => LessThan0.IN9
G[0] => LessThan1.IN16
G[1] => LessThan1.IN15
G[2] => LessThan1.IN14
G[3] => LessThan1.IN13
G[4] => LessThan1.IN12
G[5] => LessThan1.IN11
G[6] => LessThan1.IN10
G[7] => LessThan1.IN9
B[0] => LessThan2.IN16
B[1] => LessThan2.IN15
B[2] => LessThan2.IN14
B[3] => LessThan2.IN13
B[4] => LessThan2.IN12
B[5] => LessThan2.IN11
B[6] => LessThan2.IN10
B[7] => LessThan2.IN9
H[0] => Equal0.IN12
H[0] => prev_H[0].DATAIN
H[1] => Equal0.IN11
H[1] => prev_H[1].DATAIN
H[2] => Equal0.IN10
H[2] => prev_H[2].DATAIN
H[3] => Equal0.IN9
H[3] => prev_H[3].DATAIN
H[4] => Equal0.IN8
H[4] => prev_H[4].DATAIN
H[5] => Equal0.IN7
H[5] => prev_H[5].DATAIN
H[6] => Equal0.IN6
H[6] => prev_H[6].DATAIN
H[7] => Equal0.IN5
H[7] => prev_H[7].DATAIN
H[8] => Equal0.IN4
H[8] => prev_H[8].DATAIN
H[9] => Equal0.IN3
H[9] => prev_H[9].DATAIN
H[10] => Equal0.IN2
H[10] => prev_H[10].DATAIN
H[11] => Equal0.IN1
H[11] => prev_H[11].DATAIN
H[12] => Equal0.IN0
H[12] => prev_H[12].DATAIN
V[0] => ~NO_FANOUT~
V[1] => ~NO_FANOUT~
V[2] => ~NO_FANOUT~
V[3] => ~NO_FANOUT~
V[4] => ~NO_FANOUT~
V[5] => ~NO_FANOUT~
V[6] => ~NO_FANOUT~
V[7] => ~NO_FANOUT~
V[8] => ~NO_FANOUT~
V[9] => ~NO_FANOUT~
V[10] => ~NO_FANOUT~
V[11] => ~NO_FANOUT~
V[12] => ~NO_FANOUT~
blank => LCDR.OUTPUTSELECT
blank => LCDR.OUTPUTSELECT
blank => LCDR.OUTPUTSELECT
blank => LCDR.OUTPUTSELECT
blank => LCDR.OUTPUTSELECT
blank => LCDR.OUTPUTSELECT
blank => LCDR.OUTPUTSELECT
blank => LCDR.OUTPUTSELECT
blank => filtre.OUTPUTSELECT
clock => prev_H[0].CLK
clock => prev_H[1].CLK
clock => prev_H[2].CLK
clock => prev_H[3].CLK
clock => prev_H[4].CLK
clock => prev_H[5].CLK
clock => prev_H[6].CLK
clock => prev_H[7].CLK
clock => prev_H[8].CLK
clock => prev_H[9].CLK
clock => prev_H[10].CLK
clock => prev_H[11].CLK
clock => prev_H[12].CLK
clock => filtre~reg0.CLK
clock => LCDR[0]~reg0.CLK
clock => LCDR[1]~reg0.CLK
clock => LCDR[2]~reg0.CLK
clock => LCDR[3]~reg0.CLK
clock => LCDR[4]~reg0.CLK
clock => LCDR[5]~reg0.CLK
clock => LCDR[6]~reg0.CLK
clock => LCDR[7]~reg0.CLK
LCDR[0] <= LCDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[1] <= LCDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[2] <= LCDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[3] <= LCDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[4] <= LCDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[5] <= LCDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[6] <= LCDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[7] <= LCDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filtre <= filtre~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|CrossPainter:cp
winner[0] => winnerInterne[0].DATAIN
winner[1] => winnerInterne[1].DATAIN
winner[2] => winnerInterne[2].DATAIN
winner[3] => winnerInterne[3].DATAIN
winner[4] => winnerInterne[4].DATAIN
R[0] => LCDR.DATAA
R[1] => LCDR.DATAA
R[2] => LCDR.DATAA
R[3] => LCDR.DATAA
R[4] => LCDR.DATAA
R[5] => LCDR.DATAA
R[6] => LCDR.DATAA
R[7] => LCDR.DATAA
X[0] => xCross[0].DATAIN
X[1] => xCross[1].DATAIN
X[2] => xCross[2].DATAIN
X[3] => xCross[3].DATAIN
X[4] => xCross[4].DATAIN
X[5] => xCross[5].DATAIN
X[6] => xCross[6].DATAIN
X[7] => xCross[7].DATAIN
X[8] => xCross[8].DATAIN
X[9] => xCross[9].DATAIN
X[10] => xCross[10].DATAIN
X[11] => xCross[11].DATAIN
X[12] => xCross[12].DATAIN
Y[0] => yCross[0].DATAIN
Y[1] => yCross[1].DATAIN
Y[2] => yCross[2].DATAIN
Y[3] => yCross[3].DATAIN
Y[4] => yCross[4].DATAIN
Y[5] => yCross[5].DATAIN
Y[6] => yCross[6].DATAIN
Y[7] => yCross[7].DATAIN
Y[8] => yCross[8].DATAIN
Y[9] => yCross[9].DATAIN
Y[10] => yCross[10].DATAIN
Y[11] => yCross[11].DATAIN
Y[12] => yCross[12].DATAIN
valide => winnerInterne[0].ENA
valide => winnerInterne[1].ENA
valide => winnerInterne[2].ENA
valide => winnerInterne[3].ENA
valide => winnerInterne[4].ENA
valide => yCross[0].ENA
valide => yCross[1].ENA
valide => yCross[2].ENA
valide => yCross[3].ENA
valide => yCross[4].ENA
valide => yCross[5].ENA
valide => yCross[6].ENA
valide => yCross[7].ENA
valide => yCross[8].ENA
valide => yCross[9].ENA
valide => yCross[10].ENA
valide => yCross[11].ENA
valide => yCross[12].ENA
valide => xCross[0].ENA
valide => xCross[1].ENA
valide => xCross[2].ENA
valide => xCross[3].ENA
valide => xCross[4].ENA
valide => xCross[5].ENA
valide => xCross[6].ENA
valide => xCross[7].ENA
valide => xCross[8].ENA
valide => xCross[9].ENA
valide => xCross[10].ENA
valide => xCross[11].ENA
valide => xCross[12].ENA
H[0] => Equal0.IN12
H[0] => LessThan0.IN13
H[0] => LessThan1.IN26
H[0] => Equal4.IN12
H[0] => Equal5.IN25
H[1] => Equal0.IN11
H[1] => LessThan0.IN12
H[1] => LessThan1.IN25
H[1] => Equal4.IN11
H[1] => Equal5.IN24
H[2] => Equal0.IN10
H[2] => LessThan0.IN11
H[2] => LessThan1.IN24
H[2] => Equal4.IN10
H[2] => Equal5.IN23
H[3] => Equal0.IN9
H[3] => LessThan0.IN10
H[3] => LessThan1.IN23
H[3] => Equal4.IN9
H[3] => Equal5.IN22
H[4] => Equal0.IN8
H[4] => LessThan0.IN9
H[4] => LessThan1.IN22
H[4] => Equal4.IN8
H[4] => Equal5.IN21
H[5] => Equal0.IN7
H[5] => LessThan0.IN8
H[5] => LessThan1.IN21
H[5] => Equal4.IN7
H[5] => Equal5.IN20
H[6] => Equal0.IN6
H[6] => LessThan0.IN7
H[6] => LessThan1.IN20
H[6] => Equal4.IN6
H[6] => Equal5.IN19
H[7] => Equal0.IN5
H[7] => LessThan0.IN6
H[7] => LessThan1.IN19
H[7] => Equal4.IN5
H[7] => Equal5.IN18
H[8] => Equal0.IN4
H[8] => LessThan0.IN5
H[8] => LessThan1.IN18
H[8] => Equal4.IN4
H[8] => Equal5.IN17
H[9] => Equal0.IN3
H[9] => LessThan0.IN4
H[9] => LessThan1.IN17
H[9] => Equal4.IN3
H[9] => Equal5.IN16
H[10] => Equal0.IN2
H[10] => LessThan0.IN3
H[10] => LessThan1.IN16
H[10] => Equal4.IN2
H[10] => Equal5.IN15
H[11] => Equal0.IN1
H[11] => LessThan0.IN2
H[11] => LessThan1.IN15
H[11] => Equal4.IN1
H[11] => Equal5.IN14
H[12] => Equal0.IN0
H[12] => LessThan0.IN1
H[12] => LessThan1.IN14
H[12] => Equal4.IN0
H[12] => Equal5.IN13
V[0] => Equal1.IN12
V[0] => Equal2.IN12
V[0] => Equal3.IN25
V[0] => LessThan2.IN13
V[0] => LessThan3.IN26
V[1] => Equal1.IN11
V[1] => Equal2.IN11
V[1] => Equal3.IN24
V[1] => LessThan2.IN12
V[1] => LessThan3.IN25
V[2] => Equal1.IN10
V[2] => Equal2.IN10
V[2] => Equal3.IN23
V[2] => LessThan2.IN11
V[2] => LessThan3.IN24
V[3] => Equal1.IN9
V[3] => Equal2.IN9
V[3] => Equal3.IN22
V[3] => LessThan2.IN10
V[3] => LessThan3.IN23
V[4] => Equal1.IN8
V[4] => Equal2.IN8
V[4] => Equal3.IN21
V[4] => LessThan2.IN9
V[4] => LessThan3.IN22
V[5] => Equal1.IN7
V[5] => Equal2.IN7
V[5] => Equal3.IN20
V[5] => LessThan2.IN8
V[5] => LessThan3.IN21
V[6] => Equal1.IN6
V[6] => Equal2.IN6
V[6] => Equal3.IN19
V[6] => LessThan2.IN7
V[6] => LessThan3.IN20
V[7] => Equal1.IN5
V[7] => Equal2.IN5
V[7] => Equal3.IN18
V[7] => LessThan2.IN6
V[7] => LessThan3.IN19
V[8] => Equal1.IN4
V[8] => Equal2.IN4
V[8] => Equal3.IN17
V[8] => LessThan2.IN5
V[8] => LessThan3.IN18
V[9] => Equal1.IN3
V[9] => Equal2.IN3
V[9] => Equal3.IN16
V[9] => LessThan2.IN4
V[9] => LessThan3.IN17
V[10] => Equal1.IN2
V[10] => Equal2.IN2
V[10] => Equal3.IN15
V[10] => LessThan2.IN3
V[10] => LessThan3.IN16
V[11] => Equal1.IN1
V[11] => Equal2.IN1
V[11] => Equal3.IN14
V[11] => LessThan2.IN2
V[11] => LessThan3.IN15
V[12] => Equal1.IN0
V[12] => Equal2.IN0
V[12] => Equal3.IN13
V[12] => LessThan2.IN1
V[12] => LessThan3.IN14
clock => LCDB[0]~reg0.CLK
clock => LCDB[1]~reg0.CLK
clock => LCDB[2]~reg0.CLK
clock => LCDB[3]~reg0.CLK
clock => LCDB[4]~reg0.CLK
clock => LCDB[5]~reg0.CLK
clock => LCDB[6]~reg0.CLK
clock => LCDB[7]~reg0.CLK
clock => LCDG[0]~reg0.CLK
clock => LCDG[1]~reg0.CLK
clock => LCDG[2]~reg0.CLK
clock => LCDG[3]~reg0.CLK
clock => LCDG[4]~reg0.CLK
clock => LCDG[5]~reg0.CLK
clock => LCDG[6]~reg0.CLK
clock => LCDG[7]~reg0.CLK
clock => LCDR[0]~reg0.CLK
clock => LCDR[1]~reg0.CLK
clock => LCDR[2]~reg0.CLK
clock => LCDR[3]~reg0.CLK
clock => LCDR[4]~reg0.CLK
clock => LCDR[5]~reg0.CLK
clock => LCDR[6]~reg0.CLK
clock => LCDR[7]~reg0.CLK
clock => winnerInterne[0].CLK
clock => winnerInterne[1].CLK
clock => winnerInterne[2].CLK
clock => winnerInterne[3].CLK
clock => winnerInterne[4].CLK
clock => yCross[0].CLK
clock => yCross[1].CLK
clock => yCross[2].CLK
clock => yCross[3].CLK
clock => yCross[4].CLK
clock => yCross[5].CLK
clock => yCross[6].CLK
clock => yCross[7].CLK
clock => yCross[8].CLK
clock => yCross[9].CLK
clock => yCross[10].CLK
clock => yCross[11].CLK
clock => yCross[12].CLK
clock => xCross[0].CLK
clock => xCross[1].CLK
clock => xCross[2].CLK
clock => xCross[3].CLK
clock => xCross[4].CLK
clock => xCross[5].CLK
clock => xCross[6].CLK
clock => xCross[7].CLK
clock => xCross[8].CLK
clock => xCross[9].CLK
clock => xCross[10].CLK
clock => xCross[11].CLK
clock => xCross[12].CLK
clock => lar[0].CLK
clock => lar[1].CLK
clock => lar[2].CLK
clock => lar[3].CLK
clock => lar[4].CLK
clock => lar[5].CLK
clock => lar[6].CLK
clock => lar[7].CLK
clock => lar[8].CLK
clock => lar[9].CLK
clock => lar[10].CLK
clock => lar[11].CLK
clock => lar[12].CLK
clock => long[0].CLK
clock => long[1].CLK
clock => long[2].CLK
clock => long[3].CLK
clock => long[4].CLK
clock => long[5].CLK
clock => long[6].CLK
clock => long[7].CLK
clock => long[8].CLK
clock => long[9].CLK
clock => long[10].CLK
clock => long[11].CLK
clock => long[12].CLK
clk_1HZ => ~NO_FANOUT~
blank => LCDR[7]~reg0.ENA
blank => LCDR[6]~reg0.ENA
blank => LCDR[5]~reg0.ENA
blank => LCDR[4]~reg0.ENA
blank => LCDR[3]~reg0.ENA
blank => LCDR[2]~reg0.ENA
blank => LCDR[1]~reg0.ENA
blank => LCDR[0]~reg0.ENA
blank => LCDG[7]~reg0.ENA
blank => LCDG[6]~reg0.ENA
blank => LCDG[5]~reg0.ENA
blank => LCDG[4]~reg0.ENA
blank => LCDG[3]~reg0.ENA
blank => LCDG[2]~reg0.ENA
blank => LCDG[1]~reg0.ENA
blank => LCDG[0]~reg0.ENA
blank => LCDB[7]~reg0.ENA
blank => LCDB[6]~reg0.ENA
blank => LCDB[5]~reg0.ENA
blank => LCDB[4]~reg0.ENA
blank => LCDB[3]~reg0.ENA
blank => LCDB[2]~reg0.ENA
blank => LCDB[1]~reg0.ENA
blank => LCDB[0]~reg0.ENA
LCDR[0] <= LCDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[1] <= LCDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[2] <= LCDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[3] <= LCDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[4] <= LCDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[5] <= LCDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[6] <= LCDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDR[7] <= LCDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDG[0] <= LCDG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDG[1] <= LCDG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDG[2] <= LCDG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDG[3] <= LCDG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDG[4] <= LCDG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDG[5] <= LCDG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDG[6] <= LCDG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDG[7] <= LCDG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDB[0] <= LCDB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDB[1] <= LCDB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDB[2] <= LCDB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDB[3] <= LCDB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDB[4] <= LCDB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDB[5] <= LCDB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDB[6] <= LCDB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDB[7] <= LCDB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xc[0] <= xCross[0].DB_MAX_OUTPUT_PORT_TYPE
xc[1] <= xCross[1].DB_MAX_OUTPUT_PORT_TYPE
xc[2] <= xCross[2].DB_MAX_OUTPUT_PORT_TYPE
xc[3] <= xCross[3].DB_MAX_OUTPUT_PORT_TYPE
xc[4] <= xCross[4].DB_MAX_OUTPUT_PORT_TYPE
xc[5] <= xCross[5].DB_MAX_OUTPUT_PORT_TYPE
xc[6] <= xCross[6].DB_MAX_OUTPUT_PORT_TYPE
xc[7] <= xCross[7].DB_MAX_OUTPUT_PORT_TYPE
xc[8] <= xCross[8].DB_MAX_OUTPUT_PORT_TYPE
xc[9] <= xCross[9].DB_MAX_OUTPUT_PORT_TYPE
xc[10] <= xCross[10].DB_MAX_OUTPUT_PORT_TYPE
xc[11] <= xCross[11].DB_MAX_OUTPUT_PORT_TYPE
xc[12] <= xCross[12].DB_MAX_OUTPUT_PORT_TYPE
yc[0] <= yCross[0].DB_MAX_OUTPUT_PORT_TYPE
yc[1] <= yCross[1].DB_MAX_OUTPUT_PORT_TYPE
yc[2] <= yCross[2].DB_MAX_OUTPUT_PORT_TYPE
yc[3] <= yCross[3].DB_MAX_OUTPUT_PORT_TYPE
yc[4] <= yCross[4].DB_MAX_OUTPUT_PORT_TYPE
yc[5] <= yCross[5].DB_MAX_OUTPUT_PORT_TYPE
yc[6] <= yCross[6].DB_MAX_OUTPUT_PORT_TYPE
yc[7] <= yCross[7].DB_MAX_OUTPUT_PORT_TYPE
yc[8] <= yCross[8].DB_MAX_OUTPUT_PORT_TYPE
yc[9] <= yCross[9].DB_MAX_OUTPUT_PORT_TYPE
yc[10] <= yCross[10].DB_MAX_OUTPUT_PORT_TYPE
yc[11] <= yCross[11].DB_MAX_OUTPUT_PORT_TYPE
yc[12] <= yCross[12].DB_MAX_OUTPUT_PORT_TYPE


|Camera|buzzHandler:bh
X[0] => LessThan0.IN26
X[0] => LessThan1.IN26
X[0] => LessThan2.IN26
X[0] => LessThan3.IN26
X[0] => LessThan4.IN26
X[0] => LessThan5.IN26
X[0] => LessThan6.IN26
X[0] => LessThan7.IN26
X[0] => LessThan8.IN26
X[0] => LessThan9.IN26
X[0] => LessThan10.IN26
X[0] => LessThan11.IN26
X[0] => LessThan12.IN26
X[0] => LessThan13.IN26
X[1] => LessThan0.IN25
X[1] => LessThan1.IN25
X[1] => LessThan2.IN25
X[1] => LessThan3.IN25
X[1] => LessThan4.IN25
X[1] => LessThan5.IN25
X[1] => LessThan6.IN25
X[1] => LessThan7.IN25
X[1] => LessThan8.IN25
X[1] => LessThan9.IN25
X[1] => LessThan10.IN25
X[1] => LessThan11.IN25
X[1] => LessThan12.IN25
X[1] => LessThan13.IN25
X[2] => LessThan0.IN24
X[2] => LessThan1.IN24
X[2] => LessThan2.IN24
X[2] => LessThan3.IN24
X[2] => LessThan4.IN24
X[2] => LessThan5.IN24
X[2] => LessThan6.IN24
X[2] => LessThan7.IN24
X[2] => LessThan8.IN24
X[2] => LessThan9.IN24
X[2] => LessThan10.IN24
X[2] => LessThan11.IN24
X[2] => LessThan12.IN24
X[2] => LessThan13.IN24
X[3] => LessThan0.IN23
X[3] => LessThan1.IN23
X[3] => LessThan2.IN23
X[3] => LessThan3.IN23
X[3] => LessThan4.IN23
X[3] => LessThan5.IN23
X[3] => LessThan6.IN23
X[3] => LessThan7.IN23
X[3] => LessThan8.IN23
X[3] => LessThan9.IN23
X[3] => LessThan10.IN23
X[3] => LessThan11.IN23
X[3] => LessThan12.IN23
X[3] => LessThan13.IN23
X[4] => LessThan0.IN22
X[4] => LessThan1.IN22
X[4] => LessThan2.IN22
X[4] => LessThan3.IN22
X[4] => LessThan4.IN22
X[4] => LessThan5.IN22
X[4] => LessThan6.IN22
X[4] => LessThan7.IN22
X[4] => LessThan8.IN22
X[4] => LessThan9.IN22
X[4] => LessThan10.IN22
X[4] => LessThan11.IN22
X[4] => LessThan12.IN22
X[4] => LessThan13.IN22
X[5] => LessThan0.IN21
X[5] => LessThan1.IN21
X[5] => LessThan2.IN21
X[5] => LessThan3.IN21
X[5] => LessThan4.IN21
X[5] => LessThan5.IN21
X[5] => LessThan6.IN21
X[5] => LessThan7.IN21
X[5] => LessThan8.IN21
X[5] => LessThan9.IN21
X[5] => LessThan10.IN21
X[5] => LessThan11.IN21
X[5] => LessThan12.IN21
X[5] => LessThan13.IN21
X[6] => LessThan0.IN20
X[6] => LessThan1.IN20
X[6] => LessThan2.IN20
X[6] => LessThan3.IN20
X[6] => LessThan4.IN20
X[6] => LessThan5.IN20
X[6] => LessThan6.IN20
X[6] => LessThan7.IN20
X[6] => LessThan8.IN20
X[6] => LessThan9.IN20
X[6] => LessThan10.IN20
X[6] => LessThan11.IN20
X[6] => LessThan12.IN20
X[6] => LessThan13.IN20
X[7] => LessThan0.IN19
X[7] => LessThan1.IN19
X[7] => LessThan2.IN19
X[7] => LessThan3.IN19
X[7] => LessThan4.IN19
X[7] => LessThan5.IN19
X[7] => LessThan6.IN19
X[7] => LessThan7.IN19
X[7] => LessThan8.IN19
X[7] => LessThan9.IN19
X[7] => LessThan10.IN19
X[7] => LessThan11.IN19
X[7] => LessThan12.IN19
X[7] => LessThan13.IN19
X[8] => LessThan0.IN18
X[8] => LessThan1.IN18
X[8] => LessThan2.IN18
X[8] => LessThan3.IN18
X[8] => LessThan4.IN18
X[8] => LessThan5.IN18
X[8] => LessThan6.IN18
X[8] => LessThan7.IN18
X[8] => LessThan8.IN18
X[8] => LessThan9.IN18
X[8] => LessThan10.IN18
X[8] => LessThan11.IN18
X[8] => LessThan12.IN18
X[8] => LessThan13.IN18
X[9] => LessThan0.IN17
X[9] => LessThan1.IN17
X[9] => LessThan2.IN17
X[9] => LessThan3.IN17
X[9] => LessThan4.IN17
X[9] => LessThan5.IN17
X[9] => LessThan6.IN17
X[9] => LessThan7.IN17
X[9] => LessThan8.IN17
X[9] => LessThan9.IN17
X[9] => LessThan10.IN17
X[9] => LessThan11.IN17
X[9] => LessThan12.IN17
X[9] => LessThan13.IN17
X[10] => LessThan0.IN16
X[10] => LessThan1.IN16
X[10] => LessThan2.IN16
X[10] => LessThan3.IN16
X[10] => LessThan4.IN16
X[10] => LessThan5.IN16
X[10] => LessThan6.IN16
X[10] => LessThan7.IN16
X[10] => LessThan8.IN16
X[10] => LessThan9.IN16
X[10] => LessThan10.IN16
X[10] => LessThan11.IN16
X[10] => LessThan12.IN16
X[10] => LessThan13.IN16
X[11] => LessThan0.IN15
X[11] => LessThan1.IN15
X[11] => LessThan2.IN15
X[11] => LessThan3.IN15
X[11] => LessThan4.IN15
X[11] => LessThan5.IN15
X[11] => LessThan6.IN15
X[11] => LessThan7.IN15
X[11] => LessThan8.IN15
X[11] => LessThan9.IN15
X[11] => LessThan10.IN15
X[11] => LessThan11.IN15
X[11] => LessThan12.IN15
X[11] => LessThan13.IN15
X[12] => LessThan0.IN14
X[12] => LessThan1.IN14
X[12] => LessThan2.IN14
X[12] => LessThan3.IN14
X[12] => LessThan4.IN14
X[12] => LessThan5.IN14
X[12] => LessThan6.IN14
X[12] => LessThan7.IN14
X[12] => LessThan8.IN14
X[12] => LessThan9.IN14
X[12] => LessThan10.IN14
X[12] => LessThan11.IN14
X[12] => LessThan12.IN14
X[12] => LessThan13.IN14
clock => F3~reg0.CLK
clock => F2~reg0.CLK
clock => F1~reg0.CLK
F1 <= F1~reg0.DB_MAX_OUTPUT_PORT_TYPE
F2 <= F2~reg0.DB_MAX_OUTPUT_PORT_TYPE
F3 <= F3~reg0.DB_MAX_OUTPUT_PORT_TYPE
gnd <= <GND>


|Camera|CrossAverager:ca
R[0] => LCDR[0].DATAIN
R[1] => LCDR[1].DATAIN
R[2] => LCDR[2].DATAIN
R[3] => LCDR[3].DATAIN
R[4] => LCDR[4].DATAIN
R[5] => LCDR[5].DATAIN
R[6] => LCDR[6].DATAIN
R[7] => LCDR[7].DATAIN
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => nbPixRouges.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => x_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
filtre => y_int.OUTPUTSELECT
H[0] => Add0.IN46
H[0] => Equal0.IN12
H[0] => Add2.IN30
H[0] => prev_H[0].DATAIN
H[1] => Add0.IN45
H[1] => Equal0.IN11
H[1] => Add2.IN29
H[1] => prev_H[1].DATAIN
H[2] => Add0.IN44
H[2] => Equal0.IN10
H[2] => Add2.IN28
H[2] => prev_H[2].DATAIN
H[3] => Add0.IN43
H[3] => Equal0.IN9
H[3] => Add2.IN27
H[3] => prev_H[3].DATAIN
H[4] => Add0.IN42
H[4] => Equal0.IN8
H[4] => Add2.IN26
H[4] => prev_H[4].DATAIN
H[5] => Add0.IN41
H[5] => Equal0.IN7
H[5] => Add2.IN25
H[5] => prev_H[5].DATAIN
H[6] => Add0.IN40
H[6] => Equal0.IN6
H[6] => Add2.IN24
H[6] => prev_H[6].DATAIN
H[7] => Add0.IN39
H[7] => Equal0.IN5
H[7] => Add2.IN23
H[7] => prev_H[7].DATAIN
H[8] => Add0.IN38
H[8] => Equal0.IN4
H[8] => Add2.IN22
H[8] => prev_H[8].DATAIN
H[9] => Add0.IN37
H[9] => Equal0.IN3
H[9] => Add2.IN21
H[9] => prev_H[9].DATAIN
H[10] => Add0.IN36
H[10] => Equal0.IN2
H[10] => Add2.IN20
H[10] => prev_H[10].DATAIN
H[11] => Add0.IN35
H[11] => Equal0.IN1
H[11] => Add2.IN19
H[11] => prev_H[11].DATAIN
H[12] => Add0.IN34
H[12] => Equal0.IN0
H[12] => Add2.IN18
H[12] => prev_H[12].DATAIN
V[0] => Mult0.IN22
V[0] => Add3.IN30
V[1] => Mult0.IN21
V[1] => Add3.IN29
V[2] => Mult0.IN20
V[2] => Add3.IN28
V[3] => Mult0.IN19
V[3] => Add3.IN27
V[4] => Mult0.IN18
V[4] => Add3.IN26
V[5] => Mult0.IN17
V[5] => Add3.IN25
V[6] => Mult0.IN16
V[6] => Add3.IN24
V[7] => Mult0.IN15
V[7] => Add3.IN23
V[8] => Mult0.IN14
V[8] => Add3.IN22
V[9] => Mult0.IN13
V[9] => Add3.IN21
V[10] => Mult0.IN12
V[10] => Add3.IN20
V[11] => Mult0.IN11
V[11] => Add3.IN19
V[12] => Mult0.IN10
V[12] => Add3.IN18
clock => prev_H[0].CLK
clock => prev_H[1].CLK
clock => prev_H[2].CLK
clock => prev_H[3].CLK
clock => prev_H[4].CLK
clock => prev_H[5].CLK
clock => prev_H[6].CLK
clock => prev_H[7].CLK
clock => prev_H[8].CLK
clock => prev_H[9].CLK
clock => prev_H[10].CLK
clock => prev_H[11].CLK
clock => prev_H[12].CLK
clock => nbPixRouges[0].CLK
clock => nbPixRouges[1].CLK
clock => nbPixRouges[2].CLK
clock => nbPixRouges[3].CLK
clock => nbPixRouges[4].CLK
clock => nbPixRouges[5].CLK
clock => nbPixRouges[6].CLK
clock => nbPixRouges[7].CLK
clock => nbPixRouges[8].CLK
clock => nbPixRouges[9].CLK
clock => nbPixRouges[10].CLK
clock => nbPixRouges[11].CLK
clock => nbPixRouges[12].CLK
clock => nbPixRouges[13].CLK
clock => nbPixRouges[14].CLK
clock => nbPixRouges[15].CLK
clock => nbPixRouges[16].CLK
clock => nbPixRouges[17].CLK
clock => nbPixRouges[18].CLK
clock => nbPixRouges[19].CLK
clock => nbPixRouges[20].CLK
clock => nbPixRouges[21].CLK
clock => nbPixRouges[22].CLK
clock => nbPixRouges[23].CLK
clock => nbPixRouges[24].CLK
clock => nbPixRouges[25].CLK
clock => nbPixRouges[26].CLK
clock => nbPixRouges[27].CLK
clock => nbPixRouges[28].CLK
clock => nbPixRouges[29].CLK
clock => y_int[0].CLK
clock => y_int[1].CLK
clock => y_int[2].CLK
clock => y_int[3].CLK
clock => y_int[4].CLK
clock => y_int[5].CLK
clock => y_int[6].CLK
clock => y_int[7].CLK
clock => y_int[8].CLK
clock => y_int[9].CLK
clock => y_int[10].CLK
clock => y_int[11].CLK
clock => y_int[12].CLK
clock => y_int[13].CLK
clock => y_int[14].CLK
clock => y_int[15].CLK
clock => y_int[16].CLK
clock => y_int[17].CLK
clock => y_int[18].CLK
clock => y_int[19].CLK
clock => y_int[20].CLK
clock => y_int[21].CLK
clock => y_int[22].CLK
clock => y_int[23].CLK
clock => y_int[24].CLK
clock => y_int[25].CLK
clock => y_int[26].CLK
clock => y_int[27].CLK
clock => y_int[28].CLK
clock => y_int[29].CLK
clock => x_int[0].CLK
clock => x_int[1].CLK
clock => x_int[2].CLK
clock => x_int[3].CLK
clock => x_int[4].CLK
clock => x_int[5].CLK
clock => x_int[6].CLK
clock => x_int[7].CLK
clock => x_int[8].CLK
clock => x_int[9].CLK
clock => x_int[10].CLK
clock => x_int[11].CLK
clock => x_int[12].CLK
clock => x_int[13].CLK
clock => x_int[14].CLK
clock => x_int[15].CLK
clock => x_int[16].CLK
clock => x_int[17].CLK
clock => x_int[18].CLK
clock => x_int[19].CLK
clock => x_int[20].CLK
clock => x_int[21].CLK
clock => x_int[22].CLK
clock => x_int[23].CLK
clock => x_int[24].CLK
clock => x_int[25].CLK
clock => x_int[26].CLK
clock => x_int[27].CLK
clock => x_int[28].CLK
clock => x_int[29].CLK
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => nbPixRouges.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => x_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
blank => y_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => x_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => y_int.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
vsync => nbPixRouges.OUTPUTSELECT
LCDR[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
LCDR[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
LCDR[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
LCDR[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
LCDR[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
LCDR[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
LCDR[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
LCDR[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
X[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
valide <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
debug[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= debug[1].DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= debug[2].DB_MAX_OUTPUT_PORT_TYPE
debug[3] <= debug[3].DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= debug[4].DB_MAX_OUTPUT_PORT_TYPE
debug[5] <= debug[5].DB_MAX_OUTPUT_PORT_TYPE
debug[6] <= debug[6].DB_MAX_OUTPUT_PORT_TYPE
debug[7] <= debug[7].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Clock_Divider:cd
clk => tmp.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
reset => tmp.ACLR
reset => count[0].PRESET
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
clock_out <= tmp.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Compteur_All:cpta
clk => compteur:cpt.clk
clk => number_display:nbd_0.clock
clk => number_display:nbd_1.clock
clk => number_display:nbd_2.clock
clk => number_display:nbd_3.clock
clk => number_display:nbd_4.clock
clk => number_display:nbd_5.clock
reset => compteur:cpt.reset
digit0[0] <= number_display:nbd_0.number_out[0]
digit0[1] <= number_display:nbd_0.number_out[1]
digit0[2] <= number_display:nbd_0.number_out[2]
digit0[3] <= number_display:nbd_0.number_out[3]
digit0[4] <= number_display:nbd_0.number_out[4]
digit0[5] <= number_display:nbd_0.number_out[5]
digit0[6] <= number_display:nbd_0.number_out[6]
digit0[7] <= number_display:nbd_0.number_out[7]
digit1[0] <= number_display:nbd_1.number_out[0]
digit1[1] <= number_display:nbd_1.number_out[1]
digit1[2] <= number_display:nbd_1.number_out[2]
digit1[3] <= number_display:nbd_1.number_out[3]
digit1[4] <= number_display:nbd_1.number_out[4]
digit1[5] <= number_display:nbd_1.number_out[5]
digit1[6] <= number_display:nbd_1.number_out[6]
digit1[7] <= number_display:nbd_1.number_out[7]
digit2[0] <= number_display:nbd_2.number_out[0]
digit2[1] <= number_display:nbd_2.number_out[1]
digit2[2] <= number_display:nbd_2.number_out[2]
digit2[3] <= number_display:nbd_2.number_out[3]
digit2[4] <= number_display:nbd_2.number_out[4]
digit2[5] <= number_display:nbd_2.number_out[5]
digit2[6] <= number_display:nbd_2.number_out[6]
digit2[7] <= number_display:nbd_2.number_out[7]
digit3[0] <= number_display:nbd_3.number_out[0]
digit3[1] <= number_display:nbd_3.number_out[1]
digit3[2] <= number_display:nbd_3.number_out[2]
digit3[3] <= number_display:nbd_3.number_out[3]
digit3[4] <= number_display:nbd_3.number_out[4]
digit3[5] <= number_display:nbd_3.number_out[5]
digit3[6] <= number_display:nbd_3.number_out[6]
digit3[7] <= number_display:nbd_3.number_out[7]
digit4[0] <= number_display:nbd_4.number_out[0]
digit4[1] <= number_display:nbd_4.number_out[1]
digit4[2] <= number_display:nbd_4.number_out[2]
digit4[3] <= number_display:nbd_4.number_out[3]
digit4[4] <= number_display:nbd_4.number_out[4]
digit4[5] <= number_display:nbd_4.number_out[5]
digit4[6] <= number_display:nbd_4.number_out[6]
digit4[7] <= number_display:nbd_4.number_out[7]
digit5[0] <= number_display:nbd_5.number_out[0]
digit5[1] <= number_display:nbd_5.number_out[1]
digit5[2] <= number_display:nbd_5.number_out[2]
digit5[3] <= number_display:nbd_5.number_out[3]
digit5[4] <= number_display:nbd_5.number_out[4]
digit5[5] <= number_display:nbd_5.number_out[5]
digit5[6] <= number_display:nbd_5.number_out[6]
digit5[7] <= number_display:nbd_5.number_out[7]


|Camera|Compteur_All:cpta|Compteur:cpt
clk => count_h[0].CLK
clk => count_h[1].CLK
clk => count_h[2].CLK
clk => count_h[3].CLK
clk => count_h[4].CLK
clk => count_h[5].CLK
clk => count_m[0].CLK
clk => count_m[1].CLK
clk => count_m[2].CLK
clk => count_m[3].CLK
clk => count_m[4].CLK
clk => count_m[5].CLK
clk => count_s[0].CLK
clk => count_s[1].CLK
clk => count_s[2].CLK
clk => count_s[3].CLK
clk => count_s[4].CLK
clk => count_s[5].CLK
reset => count_h[0].ACLR
reset => count_h[1].ACLR
reset => count_h[2].ACLR
reset => count_h[3].ACLR
reset => count_h[4].ACLR
reset => count_h[5].ACLR
reset => count_m[0].ACLR
reset => count_m[1].ACLR
reset => count_m[2].ACLR
reset => count_m[3].ACLR
reset => count_m[4].ACLR
reset => count_m[5].ACLR
reset => count_s[0].ACLR
reset => count_s[1].ACLR
reset => count_s[2].ACLR
reset => count_s[3].ACLR
reset => count_s[4].ACLR
reset => count_s[5].ACLR
secondes[0] <= count_s[0].DB_MAX_OUTPUT_PORT_TYPE
secondes[1] <= count_s[1].DB_MAX_OUTPUT_PORT_TYPE
secondes[2] <= count_s[2].DB_MAX_OUTPUT_PORT_TYPE
secondes[3] <= count_s[3].DB_MAX_OUTPUT_PORT_TYPE
secondes[4] <= count_s[4].DB_MAX_OUTPUT_PORT_TYPE
secondes[5] <= count_s[5].DB_MAX_OUTPUT_PORT_TYPE
minutes[0] <= count_m[0].DB_MAX_OUTPUT_PORT_TYPE
minutes[1] <= count_m[1].DB_MAX_OUTPUT_PORT_TYPE
minutes[2] <= count_m[2].DB_MAX_OUTPUT_PORT_TYPE
minutes[3] <= count_m[3].DB_MAX_OUTPUT_PORT_TYPE
minutes[4] <= count_m[4].DB_MAX_OUTPUT_PORT_TYPE
minutes[5] <= count_m[5].DB_MAX_OUTPUT_PORT_TYPE
heures[0] <= count_h[0].DB_MAX_OUTPUT_PORT_TYPE
heures[1] <= count_h[1].DB_MAX_OUTPUT_PORT_TYPE
heures[2] <= count_h[2].DB_MAX_OUTPUT_PORT_TYPE
heures[3] <= count_h[3].DB_MAX_OUTPUT_PORT_TYPE
heures[4] <= count_h[4].DB_MAX_OUTPUT_PORT_TYPE
heures[5] <= count_h[5].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Compteur_All:cpta|Number_Split:nbs_s
number_in[0] => Mod0.IN11
number_in[0] => Div0.IN9
number_in[1] => Mod0.IN10
number_in[1] => Div0.IN8
number_in[2] => Mod0.IN9
number_in[2] => Div0.IN7
number_in[3] => Mod0.IN8
number_in[3] => Div0.IN6
number_in[4] => Mod0.IN7
number_in[4] => Div0.IN5
number_in[5] => Mod0.IN6
number_in[5] => Div0.IN4
dizaine[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
dizaine[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
dizaine[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
dizaine[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
unite[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
unite[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
unite[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
unite[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Compteur_All:cpta|Number_Split:nbs_m
number_in[0] => Mod0.IN11
number_in[0] => Div0.IN9
number_in[1] => Mod0.IN10
number_in[1] => Div0.IN8
number_in[2] => Mod0.IN9
number_in[2] => Div0.IN7
number_in[3] => Mod0.IN8
number_in[3] => Div0.IN6
number_in[4] => Mod0.IN7
number_in[4] => Div0.IN5
number_in[5] => Mod0.IN6
number_in[5] => Div0.IN4
dizaine[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
dizaine[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
dizaine[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
dizaine[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
unite[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
unite[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
unite[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
unite[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Compteur_All:cpta|Number_Split:nbs_h
number_in[0] => Mod0.IN11
number_in[0] => Div0.IN9
number_in[1] => Mod0.IN10
number_in[1] => Div0.IN8
number_in[2] => Mod0.IN9
number_in[2] => Div0.IN7
number_in[3] => Mod0.IN8
number_in[3] => Div0.IN6
number_in[4] => Mod0.IN7
number_in[4] => Div0.IN5
number_in[5] => Mod0.IN6
number_in[5] => Div0.IN4
dizaine[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
dizaine[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
dizaine[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
dizaine[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
unite[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
unite[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
unite[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
unite[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Compteur_All:cpta|Number_Display:nbd_0
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|Compteur_All:cpta|Number_Display:nbd_1
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|Compteur_All:cpta|Number_Display:nbd_2
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|Compteur_All:cpta|Number_Display:nbd_3
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|Compteur_All:cpta|Number_Display:nbd_4
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|Compteur_All:cpta|Number_Display:nbd_5
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|XY_Viewer_All:xyva
x[0] => xy_selector:sel.x[0]
x[1] => xy_selector:sel.x[1]
x[2] => xy_selector:sel.x[2]
x[3] => xy_selector:sel.x[3]
x[4] => xy_selector:sel.x[4]
x[5] => xy_selector:sel.x[5]
x[6] => xy_selector:sel.x[6]
x[7] => xy_selector:sel.x[7]
x[8] => xy_selector:sel.x[8]
x[9] => xy_selector:sel.x[9]
x[10] => xy_selector:sel.x[10]
x[11] => xy_selector:sel.x[11]
x[12] => xy_selector:sel.x[12]
y[0] => xy_selector:sel.y[0]
y[1] => xy_selector:sel.y[1]
y[2] => xy_selector:sel.y[2]
y[3] => xy_selector:sel.y[3]
y[4] => xy_selector:sel.y[4]
y[5] => xy_selector:sel.y[5]
y[6] => xy_selector:sel.y[6]
y[7] => xy_selector:sel.y[7]
y[8] => xy_selector:sel.y[8]
y[9] => xy_selector:sel.y[9]
y[10] => xy_selector:sel.y[10]
y[11] => xy_selector:sel.y[11]
y[12] => xy_selector:sel.y[12]
btn => xy_selector:sel.btn
clk => xy_selector:sel.clk
clk => number_display:nbd0.clock
clk => number_display:nbd1.clock
clk => number_display:nbd2.clock
clk => number_display:nbd3.clock
clk => number_display:nbd4.clock
clk => number_display:nbd5.clock
digit0[0] <= number_display:nbd0.number_out[0]
digit0[1] <= number_display:nbd0.number_out[1]
digit0[2] <= number_display:nbd0.number_out[2]
digit0[3] <= number_display:nbd0.number_out[3]
digit0[4] <= number_display:nbd0.number_out[4]
digit0[5] <= number_display:nbd0.number_out[5]
digit0[6] <= number_display:nbd0.number_out[6]
digit0[7] <= number_display:nbd0.number_out[7]
digit1[0] <= number_display:nbd1.number_out[0]
digit1[1] <= number_display:nbd1.number_out[1]
digit1[2] <= number_display:nbd1.number_out[2]
digit1[3] <= number_display:nbd1.number_out[3]
digit1[4] <= number_display:nbd1.number_out[4]
digit1[5] <= number_display:nbd1.number_out[5]
digit1[6] <= number_display:nbd1.number_out[6]
digit1[7] <= number_display:nbd1.number_out[7]
digit2[0] <= number_display:nbd2.number_out[0]
digit2[1] <= number_display:nbd2.number_out[1]
digit2[2] <= number_display:nbd2.number_out[2]
digit2[3] <= number_display:nbd2.number_out[3]
digit2[4] <= number_display:nbd2.number_out[4]
digit2[5] <= number_display:nbd2.number_out[5]
digit2[6] <= number_display:nbd2.number_out[6]
digit2[7] <= number_display:nbd2.number_out[7]
digit3[0] <= number_display:nbd3.number_out[0]
digit3[1] <= number_display:nbd3.number_out[1]
digit3[2] <= number_display:nbd3.number_out[2]
digit3[3] <= number_display:nbd3.number_out[3]
digit3[4] <= number_display:nbd3.number_out[4]
digit3[5] <= number_display:nbd3.number_out[5]
digit3[6] <= number_display:nbd3.number_out[6]
digit3[7] <= number_display:nbd3.number_out[7]
digit4[0] <= number_display:nbd4.number_out[0]
digit4[1] <= number_display:nbd4.number_out[1]
digit4[2] <= number_display:nbd4.number_out[2]
digit4[3] <= number_display:nbd4.number_out[3]
digit4[4] <= number_display:nbd4.number_out[4]
digit4[5] <= number_display:nbd4.number_out[5]
digit4[6] <= number_display:nbd4.number_out[6]
digit4[7] <= number_display:nbd4.number_out[7]
digit5[0] <= number_display:nbd5.number_out[0]
digit5[1] <= number_display:nbd5.number_out[1]
digit5[2] <= number_display:nbd5.number_out[2]
digit5[3] <= number_display:nbd5.number_out[3]
digit5[4] <= number_display:nbd5.number_out[4]
digit5[5] <= number_display:nbd5.number_out[5]
digit5[6] <= number_display:nbd5.number_out[6]
digit5[7] <= number_display:nbd5.number_out[7]


|Camera|XY_Viewer_All:xyva|XY_Selector:sel
x[0] => selected.DATAB
x[1] => selected.DATAB
x[2] => selected.DATAB
x[3] => selected.DATAB
x[4] => selected.DATAB
x[5] => selected.DATAB
x[6] => selected.DATAB
x[7] => selected.DATAB
x[8] => selected.DATAB
x[9] => selected.DATAB
x[10] => selected.DATAB
x[11] => selected.DATAB
x[12] => selected.DATAB
y[0] => selected.DATAA
y[1] => selected.DATAA
y[2] => selected.DATAA
y[3] => selected.DATAA
y[4] => selected.DATAA
y[5] => selected.DATAA
y[6] => selected.DATAA
y[7] => selected.DATAA
y[8] => selected.DATAA
y[9] => selected.DATAA
y[10] => selected.DATAA
y[11] => selected.DATAA
y[12] => selected.DATAA
btn => process_0.IN1
btn => process_0.IN1
clk => selected[0]~reg0.CLK
clk => selected[1]~reg0.CLK
clk => selected[2]~reg0.CLK
clk => selected[3]~reg0.CLK
clk => selected[4]~reg0.CLK
clk => selected[5]~reg0.CLK
clk => selected[6]~reg0.CLK
clk => selected[7]~reg0.CLK
clk => selected[8]~reg0.CLK
clk => selected[9]~reg0.CLK
clk => selected[10]~reg0.CLK
clk => selected[11]~reg0.CLK
clk => selected[12]~reg0.CLK
clk => pushed.CLK
clk => toggle.CLK
nb_sel <= toggle.DB_MAX_OUTPUT_PORT_TYPE
selected[0] <= selected[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[1] <= selected[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[2] <= selected[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[3] <= selected[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[4] <= selected[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[5] <= selected[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[6] <= selected[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[7] <= selected[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[8] <= selected[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[9] <= selected[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[10] <= selected[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[11] <= selected[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected[12] <= selected[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|XY_Viewer_All:xyva|XY_Viewer:vw
nb_sel => digit5[0].DATAIN
number_in[0] => Mod0.IN25
number_in[0] => Mod1.IN25
number_in[0] => Mod2.IN25
number_in[0] => Mod3.IN26
number_in[1] => Mod0.IN24
number_in[1] => Mod1.IN24
number_in[1] => Mod2.IN24
number_in[1] => Mod3.IN25
number_in[2] => Mod0.IN23
number_in[2] => Mod1.IN23
number_in[2] => Mod2.IN23
number_in[2] => Mod3.IN24
number_in[3] => Mod0.IN22
number_in[3] => Mod1.IN22
number_in[3] => Mod2.IN22
number_in[3] => Mod3.IN23
number_in[4] => Mod0.IN21
number_in[4] => Mod1.IN21
number_in[4] => Mod2.IN21
number_in[4] => Mod3.IN22
number_in[5] => Mod0.IN20
number_in[5] => Mod1.IN20
number_in[5] => Mod2.IN20
number_in[5] => Mod3.IN21
number_in[6] => Mod0.IN19
number_in[6] => Mod1.IN19
number_in[6] => Mod2.IN19
number_in[6] => Mod3.IN20
number_in[7] => Mod0.IN18
number_in[7] => Mod1.IN18
number_in[7] => Mod2.IN18
number_in[7] => Mod3.IN19
number_in[8] => Mod0.IN17
number_in[8] => Mod1.IN17
number_in[8] => Mod2.IN17
number_in[8] => Mod3.IN18
number_in[9] => Mod0.IN16
number_in[9] => Mod1.IN16
number_in[9] => Mod2.IN16
number_in[9] => Mod3.IN17
number_in[10] => Mod0.IN15
number_in[10] => Mod1.IN15
number_in[10] => Mod2.IN15
number_in[10] => Mod3.IN16
number_in[11] => Mod0.IN14
number_in[11] => Mod1.IN14
number_in[11] => Mod2.IN14
number_in[11] => Mod3.IN15
number_in[12] => Mod0.IN13
number_in[12] => Mod1.IN13
number_in[12] => Mod2.IN13
number_in[12] => Mod3.IN14
digit0[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digit0[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digit0[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digit0[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digit1[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digit1[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digit1[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digit1[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digit2[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
digit2[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
digit2[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
digit2[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
digit3[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
digit3[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
digit3[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
digit3[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
digit4[0] <= <GND>
digit4[1] <= <GND>
digit4[2] <= <GND>
digit4[3] <= <GND>
digit5[0] <= nb_sel.DB_MAX_OUTPUT_PORT_TYPE
digit5[1] <= <GND>
digit5[2] <= <GND>
digit5[3] <= <GND>


|Camera|XY_Viewer_All:xyva|Number_Display:nbd0
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|XY_Viewer_All:xyva|Number_Display:nbd1
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|XY_Viewer_All:xyva|Number_Display:nbd2
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|XY_Viewer_All:xyva|Number_Display:nbd3
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|XY_Viewer_All:xyva|Number_Display:nbd4
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|XY_Viewer_All:xyva|Number_Display:nbd5
clock => ~NO_FANOUT~
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
number_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
number_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
number_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
number_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
number_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
number_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
number_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
number_out[7] <= <GND>


|Camera|Reset_Delay_DRAM:u2
iCLK => oRST_4~reg0.CLK
iCLK => oRST_3~reg0.CLK
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_4~reg0.ACLR
iRST => oRST_3~reg0.ACLR
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_3 <= oRST_3~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_4 <= oRST_4~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7
RESET_N => RESET_N.IN3
CLK => CLK.IN5
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => rWR1_MAX_ADDR[0].DATAIN
WR1_MAX_ADDR[1] => rWR1_MAX_ADDR[1].DATAIN
WR1_MAX_ADDR[2] => rWR1_MAX_ADDR[2].DATAIN
WR1_MAX_ADDR[3] => rWR1_MAX_ADDR[3].DATAIN
WR1_MAX_ADDR[4] => rWR1_MAX_ADDR[4].DATAIN
WR1_MAX_ADDR[5] => rWR1_MAX_ADDR[5].DATAIN
WR1_MAX_ADDR[6] => rWR1_MAX_ADDR[6].DATAIN
WR1_MAX_ADDR[7] => rWR1_MAX_ADDR[7].DATAIN
WR1_MAX_ADDR[8] => rWR1_MAX_ADDR[8].DATAIN
WR1_MAX_ADDR[9] => rWR1_MAX_ADDR[9].DATAIN
WR1_MAX_ADDR[10] => rWR1_MAX_ADDR[10].DATAIN
WR1_MAX_ADDR[11] => rWR1_MAX_ADDR[11].DATAIN
WR1_MAX_ADDR[12] => rWR1_MAX_ADDR[12].DATAIN
WR1_MAX_ADDR[13] => rWR1_MAX_ADDR[13].DATAIN
WR1_MAX_ADDR[14] => rWR1_MAX_ADDR[14].DATAIN
WR1_MAX_ADDR[15] => rWR1_MAX_ADDR[15].DATAIN
WR1_MAX_ADDR[16] => rWR1_MAX_ADDR[16].DATAIN
WR1_MAX_ADDR[17] => rWR1_MAX_ADDR[17].DATAIN
WR1_MAX_ADDR[18] => rWR1_MAX_ADDR[18].DATAIN
WR1_MAX_ADDR[19] => rWR1_MAX_ADDR[19].DATAIN
WR1_MAX_ADDR[20] => rWR1_MAX_ADDR[20].DATAIN
WR1_MAX_ADDR[21] => rWR1_MAX_ADDR[21].DATAIN
WR1_MAX_ADDR[22] => rWR1_MAX_ADDR[22].DATAIN
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LENGTH[9] => rWR1_LENGTH[9].DATAIN
WR1_LENGTH[10] => rWR1_LENGTH[10].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => ~NO_FANOUT~
WR2_DATA[1] => ~NO_FANOUT~
WR2_DATA[2] => ~NO_FANOUT~
WR2_DATA[3] => ~NO_FANOUT~
WR2_DATA[4] => ~NO_FANOUT~
WR2_DATA[5] => ~NO_FANOUT~
WR2_DATA[6] => ~NO_FANOUT~
WR2_DATA[7] => ~NO_FANOUT~
WR2_DATA[8] => ~NO_FANOUT~
WR2_DATA[9] => ~NO_FANOUT~
WR2_DATA[10] => ~NO_FANOUT~
WR2_DATA[11] => ~NO_FANOUT~
WR2_DATA[12] => ~NO_FANOUT~
WR2_DATA[13] => ~NO_FANOUT~
WR2_DATA[14] => ~NO_FANOUT~
WR2_DATA[15] => ~NO_FANOUT~
WR2 => ~NO_FANOUT~
WR2_ADDR[0] => ~NO_FANOUT~
WR2_ADDR[1] => ~NO_FANOUT~
WR2_ADDR[2] => ~NO_FANOUT~
WR2_ADDR[3] => ~NO_FANOUT~
WR2_ADDR[4] => ~NO_FANOUT~
WR2_ADDR[5] => ~NO_FANOUT~
WR2_ADDR[6] => ~NO_FANOUT~
WR2_ADDR[7] => ~NO_FANOUT~
WR2_ADDR[8] => ~NO_FANOUT~
WR2_ADDR[9] => ~NO_FANOUT~
WR2_ADDR[10] => ~NO_FANOUT~
WR2_ADDR[11] => ~NO_FANOUT~
WR2_ADDR[12] => ~NO_FANOUT~
WR2_ADDR[13] => ~NO_FANOUT~
WR2_ADDR[14] => ~NO_FANOUT~
WR2_ADDR[15] => ~NO_FANOUT~
WR2_ADDR[16] => ~NO_FANOUT~
WR2_ADDR[17] => ~NO_FANOUT~
WR2_ADDR[18] => ~NO_FANOUT~
WR2_ADDR[19] => ~NO_FANOUT~
WR2_ADDR[20] => ~NO_FANOUT~
WR2_ADDR[21] => ~NO_FANOUT~
WR2_ADDR[22] => ~NO_FANOUT~
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => ~NO_FANOUT~
WR2_LENGTH[1] => ~NO_FANOUT~
WR2_LENGTH[2] => ~NO_FANOUT~
WR2_LENGTH[3] => ~NO_FANOUT~
WR2_LENGTH[4] => ~NO_FANOUT~
WR2_LENGTH[5] => ~NO_FANOUT~
WR2_LENGTH[6] => ~NO_FANOUT~
WR2_LENGTH[7] => ~NO_FANOUT~
WR2_LENGTH[8] => ~NO_FANOUT~
WR2_LENGTH[9] => ~NO_FANOUT~
WR2_LENGTH[10] => ~NO_FANOUT~
WR2_LOAD => ~NO_FANOUT~
WR2_CLK => ~NO_FANOUT~
RD1_DATA[0] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[1] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[2] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[3] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[4] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[5] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[6] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[7] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[8] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[9] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[10] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[11] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[12] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[13] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[14] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[15] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => rRD1_MAX_ADDR[0].DATAIN
RD1_MAX_ADDR[1] => rRD1_MAX_ADDR[1].DATAIN
RD1_MAX_ADDR[2] => rRD1_MAX_ADDR[2].DATAIN
RD1_MAX_ADDR[3] => rRD1_MAX_ADDR[3].DATAIN
RD1_MAX_ADDR[4] => rRD1_MAX_ADDR[4].DATAIN
RD1_MAX_ADDR[5] => rRD1_MAX_ADDR[5].DATAIN
RD1_MAX_ADDR[6] => rRD1_MAX_ADDR[6].DATAIN
RD1_MAX_ADDR[7] => rRD1_MAX_ADDR[7].DATAIN
RD1_MAX_ADDR[8] => rRD1_MAX_ADDR[8].DATAIN
RD1_MAX_ADDR[9] => rRD1_MAX_ADDR[9].DATAIN
RD1_MAX_ADDR[10] => rRD1_MAX_ADDR[10].DATAIN
RD1_MAX_ADDR[11] => rRD1_MAX_ADDR[11].DATAIN
RD1_MAX_ADDR[12] => rRD1_MAX_ADDR[12].DATAIN
RD1_MAX_ADDR[13] => rRD1_MAX_ADDR[13].DATAIN
RD1_MAX_ADDR[14] => rRD1_MAX_ADDR[14].DATAIN
RD1_MAX_ADDR[15] => rRD1_MAX_ADDR[15].DATAIN
RD1_MAX_ADDR[16] => rRD1_MAX_ADDR[16].DATAIN
RD1_MAX_ADDR[17] => rRD1_MAX_ADDR[17].DATAIN
RD1_MAX_ADDR[18] => rRD1_MAX_ADDR[18].DATAIN
RD1_MAX_ADDR[19] => rRD1_MAX_ADDR[19].DATAIN
RD1_MAX_ADDR[20] => rRD1_MAX_ADDR[20].DATAIN
RD1_MAX_ADDR[21] => rRD1_MAX_ADDR[21].DATAIN
RD1_MAX_ADDR[22] => rRD1_MAX_ADDR[22].DATAIN
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LENGTH[9] => rRD1_LENGTH[9].DATAIN
RD1_LENGTH[10] => rRD1_LENGTH[10].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= <GND>
RD2_DATA[1] <= <GND>
RD2_DATA[2] <= <GND>
RD2_DATA[3] <= <GND>
RD2_DATA[4] <= <GND>
RD2_DATA[5] <= <GND>
RD2_DATA[6] <= <GND>
RD2_DATA[7] <= <GND>
RD2_DATA[8] <= <GND>
RD2_DATA[9] <= <GND>
RD2_DATA[10] <= <GND>
RD2_DATA[11] <= <GND>
RD2_DATA[12] <= <GND>
RD2_DATA[13] <= <GND>
RD2_DATA[14] <= <GND>
RD2_DATA[15] <= <GND>
RD2 => ~NO_FANOUT~
RD2_ADDR[0] => ~NO_FANOUT~
RD2_ADDR[1] => ~NO_FANOUT~
RD2_ADDR[2] => ~NO_FANOUT~
RD2_ADDR[3] => ~NO_FANOUT~
RD2_ADDR[4] => ~NO_FANOUT~
RD2_ADDR[5] => ~NO_FANOUT~
RD2_ADDR[6] => ~NO_FANOUT~
RD2_ADDR[7] => ~NO_FANOUT~
RD2_ADDR[8] => ~NO_FANOUT~
RD2_ADDR[9] => ~NO_FANOUT~
RD2_ADDR[10] => ~NO_FANOUT~
RD2_ADDR[11] => ~NO_FANOUT~
RD2_ADDR[12] => ~NO_FANOUT~
RD2_ADDR[13] => ~NO_FANOUT~
RD2_ADDR[14] => ~NO_FANOUT~
RD2_ADDR[15] => ~NO_FANOUT~
RD2_ADDR[16] => ~NO_FANOUT~
RD2_ADDR[17] => ~NO_FANOUT~
RD2_ADDR[18] => ~NO_FANOUT~
RD2_ADDR[19] => ~NO_FANOUT~
RD2_ADDR[20] => ~NO_FANOUT~
RD2_ADDR[21] => ~NO_FANOUT~
RD2_ADDR[22] => ~NO_FANOUT~
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => ~NO_FANOUT~
RD2_LENGTH[1] => ~NO_FANOUT~
RD2_LENGTH[2] => ~NO_FANOUT~
RD2_LENGTH[3] => ~NO_FANOUT~
RD2_LENGTH[4] => ~NO_FANOUT~
RD2_LENGTH[5] => ~NO_FANOUT~
RD2_LENGTH[6] => ~NO_FANOUT~
RD2_LENGTH[7] => ~NO_FANOUT~
RD2_LENGTH[8] => ~NO_FANOUT~
RD2_LENGTH[9] => ~NO_FANOUT~
RD2_LENGTH[10] => ~NO_FANOUT~
RD2_LOAD => ~NO_FANOUT~
RD2_CLK => ~NO_FANOUT~
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[12] <= SA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|control_interface:u_control_interface
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|command:u_command
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|sdr_data_path:u_sdr_data_path
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_kkp1:auto_generated.data[0]
data[1] => dcfifo_kkp1:auto_generated.data[1]
data[2] => dcfifo_kkp1:auto_generated.data[2]
data[3] => dcfifo_kkp1:auto_generated.data[3]
data[4] => dcfifo_kkp1:auto_generated.data[4]
data[5] => dcfifo_kkp1:auto_generated.data[5]
data[6] => dcfifo_kkp1:auto_generated.data[6]
data[7] => dcfifo_kkp1:auto_generated.data[7]
data[8] => dcfifo_kkp1:auto_generated.data[8]
data[9] => dcfifo_kkp1:auto_generated.data[9]
data[10] => dcfifo_kkp1:auto_generated.data[10]
data[11] => dcfifo_kkp1:auto_generated.data[11]
data[12] => dcfifo_kkp1:auto_generated.data[12]
data[13] => dcfifo_kkp1:auto_generated.data[13]
data[14] => dcfifo_kkp1:auto_generated.data[14]
data[15] => dcfifo_kkp1:auto_generated.data[15]
q[0] <= dcfifo_kkp1:auto_generated.q[0]
q[1] <= dcfifo_kkp1:auto_generated.q[1]
q[2] <= dcfifo_kkp1:auto_generated.q[2]
q[3] <= dcfifo_kkp1:auto_generated.q[3]
q[4] <= dcfifo_kkp1:auto_generated.q[4]
q[5] <= dcfifo_kkp1:auto_generated.q[5]
q[6] <= dcfifo_kkp1:auto_generated.q[6]
q[7] <= dcfifo_kkp1:auto_generated.q[7]
q[8] <= dcfifo_kkp1:auto_generated.q[8]
q[9] <= dcfifo_kkp1:auto_generated.q[9]
q[10] <= dcfifo_kkp1:auto_generated.q[10]
q[11] <= dcfifo_kkp1:auto_generated.q[11]
q[12] <= dcfifo_kkp1:auto_generated.q[12]
q[13] <= dcfifo_kkp1:auto_generated.q[13]
q[14] <= dcfifo_kkp1:auto_generated.q[14]
q[15] <= dcfifo_kkp1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kkp1:auto_generated.rdclk
rdreq => dcfifo_kkp1:auto_generated.rdreq
wrclk => dcfifo_kkp1:auto_generated.wrclk
wrreq => dcfifo_kkp1:auto_generated.wrreq
aclr => dcfifo_kkp1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_kkp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_kkp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_kkp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_kkp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_kkp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_kkp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_kkp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_kkp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_kkp1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_kkp1:auto_generated.rdusedw[9]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated
aclr => a_graycounter_ov6:rdptr_g1p.aclr
aclr => a_graycounter_kdc:wrptr_g1p.aclr
aclr => altsyncram_f1b1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_f1b1:fifo_ram.data_a[0]
data[1] => altsyncram_f1b1:fifo_ram.data_a[1]
data[2] => altsyncram_f1b1:fifo_ram.data_a[2]
data[3] => altsyncram_f1b1:fifo_ram.data_a[3]
data[4] => altsyncram_f1b1:fifo_ram.data_a[4]
data[5] => altsyncram_f1b1:fifo_ram.data_a[5]
data[6] => altsyncram_f1b1:fifo_ram.data_a[6]
data[7] => altsyncram_f1b1:fifo_ram.data_a[7]
data[8] => altsyncram_f1b1:fifo_ram.data_a[8]
data[9] => altsyncram_f1b1:fifo_ram.data_a[9]
data[10] => altsyncram_f1b1:fifo_ram.data_a[10]
data[11] => altsyncram_f1b1:fifo_ram.data_a[11]
data[12] => altsyncram_f1b1:fifo_ram.data_a[12]
data[13] => altsyncram_f1b1:fifo_ram.data_a[13]
data[14] => altsyncram_f1b1:fifo_ram.data_a[14]
data[15] => altsyncram_f1b1:fifo_ram.data_a[15]
q[0] <= altsyncram_f1b1:fifo_ram.q_b[0]
q[1] <= altsyncram_f1b1:fifo_ram.q_b[1]
q[2] <= altsyncram_f1b1:fifo_ram.q_b[2]
q[3] <= altsyncram_f1b1:fifo_ram.q_b[3]
q[4] <= altsyncram_f1b1:fifo_ram.q_b[4]
q[5] <= altsyncram_f1b1:fifo_ram.q_b[5]
q[6] <= altsyncram_f1b1:fifo_ram.q_b[6]
q[7] <= altsyncram_f1b1:fifo_ram.q_b[7]
q[8] <= altsyncram_f1b1:fifo_ram.q_b[8]
q[9] <= altsyncram_f1b1:fifo_ram.q_b[9]
q[10] <= altsyncram_f1b1:fifo_ram.q_b[10]
q[11] <= altsyncram_f1b1:fifo_ram.q_b[11]
q[12] <= altsyncram_f1b1:fifo_ram.q_b[12]
q[13] <= altsyncram_f1b1:fifo_ram.q_b[13]
q[14] <= altsyncram_f1b1:fifo_ram.q_b[14]
q[15] <= altsyncram_f1b1:fifo_ram.q_b[15]
rdclk => a_graycounter_ov6:rdptr_g1p.clock
rdclk => altsyncram_f1b1:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_fpl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_kdc:wrptr_g1p.clock
wrclk => altsyncram_f1b1:fifo_ram.clock0
wrclk => alt_synch_pipe_gpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
clock => dffpipe_0f9:dffpipe13.clock
clrn => dffpipe_0f9:dffpipe13.clrn
d[0] => dffpipe_0f9:dffpipe13.d[0]
d[1] => dffpipe_0f9:dffpipe13.d[1]
d[2] => dffpipe_0f9:dffpipe13.d[2]
d[3] => dffpipe_0f9:dffpipe13.d[3]
d[4] => dffpipe_0f9:dffpipe13.d[4]
d[5] => dffpipe_0f9:dffpipe13.d[5]
d[6] => dffpipe_0f9:dffpipe13.d[6]
d[7] => dffpipe_0f9:dffpipe13.d[7]
d[8] => dffpipe_0f9:dffpipe13.d[8]
d[9] => dffpipe_0f9:dffpipe13.d[9]
d[10] => dffpipe_0f9:dffpipe13.d[10]
q[0] <= dffpipe_0f9:dffpipe13.q[0]
q[1] <= dffpipe_0f9:dffpipe13.q[1]
q[2] <= dffpipe_0f9:dffpipe13.q[2]
q[3] <= dffpipe_0f9:dffpipe13.q[3]
q[4] <= dffpipe_0f9:dffpipe13.q[4]
q[5] <= dffpipe_0f9:dffpipe13.q[5]
q[6] <= dffpipe_0f9:dffpipe13.q[6]
q[7] <= dffpipe_0f9:dffpipe13.q[7]
q[8] <= dffpipe_0f9:dffpipe13.q[8]
q[9] <= dffpipe_0f9:dffpipe13.q[9]
q[10] <= dffpipe_0f9:dffpipe13.q[10]


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe21a[10].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
clock => dffpipe_1f9:dffpipe22.clock
clrn => dffpipe_1f9:dffpipe22.clrn
d[0] => dffpipe_1f9:dffpipe22.d[0]
d[1] => dffpipe_1f9:dffpipe22.d[1]
d[2] => dffpipe_1f9:dffpipe22.d[2]
d[3] => dffpipe_1f9:dffpipe22.d[3]
d[4] => dffpipe_1f9:dffpipe22.d[4]
d[5] => dffpipe_1f9:dffpipe22.d[5]
d[6] => dffpipe_1f9:dffpipe22.d[6]
d[7] => dffpipe_1f9:dffpipe22.d[7]
d[8] => dffpipe_1f9:dffpipe22.d[8]
d[9] => dffpipe_1f9:dffpipe22.d[9]
d[10] => dffpipe_1f9:dffpipe22.d[10]
q[0] <= dffpipe_1f9:dffpipe22.q[0]
q[1] <= dffpipe_1f9:dffpipe22.q[1]
q[2] <= dffpipe_1f9:dffpipe22.q[2]
q[3] <= dffpipe_1f9:dffpipe22.q[3]
q[4] <= dffpipe_1f9:dffpipe22.q[4]
q[5] <= dffpipe_1f9:dffpipe22.q[5]
q[6] <= dffpipe_1f9:dffpipe22.q[6]
q[7] <= dffpipe_1f9:dffpipe22.q[7]
q[8] <= dffpipe_1f9:dffpipe22.q[8]
q[9] <= dffpipe_1f9:dffpipe22.q[9]
q[10] <= dffpipe_1f9:dffpipe22.q[10]


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
clock => dffe23a[10].CLK
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clock => dffe25a[10].CLK
clock => dffe25a[9].CLK
clock => dffe25a[8].CLK
clock => dffe25a[7].CLK
clock => dffe25a[6].CLK
clock => dffe25a[5].CLK
clock => dffe25a[4].CLK
clock => dffe25a[3].CLK
clock => dffe25a[2].CLK
clock => dffe25a[1].CLK
clock => dffe25a[0].CLK
clock => dffe26a[10].CLK
clock => dffe26a[9].CLK
clock => dffe26a[8].CLK
clock => dffe26a[7].CLK
clock => dffe26a[6].CLK
clock => dffe26a[5].CLK
clock => dffe26a[4].CLK
clock => dffe26a[3].CLK
clock => dffe26a[2].CLK
clock => dffe26a[1].CLK
clock => dffe26a[0].CLK
clock => dffe27a[10].CLK
clock => dffe27a[9].CLK
clock => dffe27a[8].CLK
clock => dffe27a[7].CLK
clock => dffe27a[6].CLK
clock => dffe27a[5].CLK
clock => dffe27a[4].CLK
clock => dffe27a[3].CLK
clock => dffe27a[2].CLK
clock => dffe27a[1].CLK
clock => dffe27a[0].CLK
clock => dffe28a[10].CLK
clock => dffe28a[9].CLK
clock => dffe28a[8].CLK
clock => dffe28a[7].CLK
clock => dffe28a[6].CLK
clock => dffe28a[5].CLK
clock => dffe28a[4].CLK
clock => dffe28a[3].CLK
clock => dffe28a[2].CLK
clock => dffe28a[1].CLK
clock => dffe28a[0].CLK
clock => dffe29a[10].CLK
clock => dffe29a[9].CLK
clock => dffe29a[8].CLK
clock => dffe29a[7].CLK
clock => dffe29a[6].CLK
clock => dffe29a[5].CLK
clock => dffe29a[4].CLK
clock => dffe29a[3].CLK
clock => dffe29a[2].CLK
clock => dffe29a[1].CLK
clock => dffe29a[0].CLK
clock => dffe30a[10].CLK
clock => dffe30a[9].CLK
clock => dffe30a[8].CLK
clock => dffe30a[7].CLK
clock => dffe30a[6].CLK
clock => dffe30a[5].CLK
clock => dffe30a[4].CLK
clock => dffe30a[3].CLK
clock => dffe30a[2].CLK
clock => dffe30a[1].CLK
clock => dffe30a[0].CLK
clrn => dffe23a[10].ACLR
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
clrn => dffe25a[10].ACLR
clrn => dffe25a[9].ACLR
clrn => dffe25a[8].ACLR
clrn => dffe25a[7].ACLR
clrn => dffe25a[6].ACLR
clrn => dffe25a[5].ACLR
clrn => dffe25a[4].ACLR
clrn => dffe25a[3].ACLR
clrn => dffe25a[2].ACLR
clrn => dffe25a[1].ACLR
clrn => dffe25a[0].ACLR
clrn => dffe26a[10].ACLR
clrn => dffe26a[9].ACLR
clrn => dffe26a[8].ACLR
clrn => dffe26a[7].ACLR
clrn => dffe26a[6].ACLR
clrn => dffe26a[5].ACLR
clrn => dffe26a[4].ACLR
clrn => dffe26a[3].ACLR
clrn => dffe26a[2].ACLR
clrn => dffe26a[1].ACLR
clrn => dffe26a[0].ACLR
clrn => dffe27a[10].ACLR
clrn => dffe27a[9].ACLR
clrn => dffe27a[8].ACLR
clrn => dffe27a[7].ACLR
clrn => dffe27a[6].ACLR
clrn => dffe27a[5].ACLR
clrn => dffe27a[4].ACLR
clrn => dffe27a[3].ACLR
clrn => dffe27a[2].ACLR
clrn => dffe27a[1].ACLR
clrn => dffe27a[0].ACLR
clrn => dffe28a[10].ACLR
clrn => dffe28a[9].ACLR
clrn => dffe28a[8].ACLR
clrn => dffe28a[7].ACLR
clrn => dffe28a[6].ACLR
clrn => dffe28a[5].ACLR
clrn => dffe28a[4].ACLR
clrn => dffe28a[3].ACLR
clrn => dffe28a[2].ACLR
clrn => dffe28a[1].ACLR
clrn => dffe28a[0].ACLR
clrn => dffe29a[10].ACLR
clrn => dffe29a[9].ACLR
clrn => dffe29a[8].ACLR
clrn => dffe29a[7].ACLR
clrn => dffe29a[6].ACLR
clrn => dffe29a[5].ACLR
clrn => dffe29a[4].ACLR
clrn => dffe29a[3].ACLR
clrn => dffe29a[2].ACLR
clrn => dffe29a[1].ACLR
clrn => dffe29a[0].ACLR
clrn => dffe30a[10].ACLR
clrn => dffe30a[9].ACLR
clrn => dffe30a[8].ACLR
clrn => dffe30a[7].ACLR
clrn => dffe30a[6].ACLR
clrn => dffe30a[5].ACLR
clrn => dffe30a[4].ACLR
clrn => dffe30a[3].ACLR
clrn => dffe30a[2].ACLR
clrn => dffe30a[1].ACLR
clrn => dffe30a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
d[10] => dffe23a[10].IN0
q[0] <= dffe30a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe30a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe30a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe30a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe30a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe30a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe30a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe30a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe30a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe30a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe30a[10].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_7lp1:auto_generated.data[0]
data[1] => dcfifo_7lp1:auto_generated.data[1]
data[2] => dcfifo_7lp1:auto_generated.data[2]
data[3] => dcfifo_7lp1:auto_generated.data[3]
data[4] => dcfifo_7lp1:auto_generated.data[4]
data[5] => dcfifo_7lp1:auto_generated.data[5]
data[6] => dcfifo_7lp1:auto_generated.data[6]
data[7] => dcfifo_7lp1:auto_generated.data[7]
data[8] => dcfifo_7lp1:auto_generated.data[8]
data[9] => dcfifo_7lp1:auto_generated.data[9]
data[10] => dcfifo_7lp1:auto_generated.data[10]
data[11] => dcfifo_7lp1:auto_generated.data[11]
data[12] => dcfifo_7lp1:auto_generated.data[12]
data[13] => dcfifo_7lp1:auto_generated.data[13]
data[14] => dcfifo_7lp1:auto_generated.data[14]
data[15] => dcfifo_7lp1:auto_generated.data[15]
q[0] <= dcfifo_7lp1:auto_generated.q[0]
q[1] <= dcfifo_7lp1:auto_generated.q[1]
q[2] <= dcfifo_7lp1:auto_generated.q[2]
q[3] <= dcfifo_7lp1:auto_generated.q[3]
q[4] <= dcfifo_7lp1:auto_generated.q[4]
q[5] <= dcfifo_7lp1:auto_generated.q[5]
q[6] <= dcfifo_7lp1:auto_generated.q[6]
q[7] <= dcfifo_7lp1:auto_generated.q[7]
q[8] <= dcfifo_7lp1:auto_generated.q[8]
q[9] <= dcfifo_7lp1:auto_generated.q[9]
q[10] <= dcfifo_7lp1:auto_generated.q[10]
q[11] <= dcfifo_7lp1:auto_generated.q[11]
q[12] <= dcfifo_7lp1:auto_generated.q[12]
q[13] <= dcfifo_7lp1:auto_generated.q[13]
q[14] <= dcfifo_7lp1:auto_generated.q[14]
q[15] <= dcfifo_7lp1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_7lp1:auto_generated.rdclk
rdreq => dcfifo_7lp1:auto_generated.rdreq
wrclk => dcfifo_7lp1:auto_generated.wrclk
wrreq => dcfifo_7lp1:auto_generated.wrreq
aclr => dcfifo_7lp1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_7lp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_7lp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_7lp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_7lp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_7lp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_7lp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_7lp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_7lp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_7lp1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_7lp1:auto_generated.wrusedw[9]


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
aclr => a_graycounter_ov6:rdptr_g1p.aclr
aclr => a_graycounter_kdc:wrptr_g1p.aclr
aclr => altsyncram_f1b1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_f1b1:fifo_ram.data_a[0]
data[1] => altsyncram_f1b1:fifo_ram.data_a[1]
data[2] => altsyncram_f1b1:fifo_ram.data_a[2]
data[3] => altsyncram_f1b1:fifo_ram.data_a[3]
data[4] => altsyncram_f1b1:fifo_ram.data_a[4]
data[5] => altsyncram_f1b1:fifo_ram.data_a[5]
data[6] => altsyncram_f1b1:fifo_ram.data_a[6]
data[7] => altsyncram_f1b1:fifo_ram.data_a[7]
data[8] => altsyncram_f1b1:fifo_ram.data_a[8]
data[9] => altsyncram_f1b1:fifo_ram.data_a[9]
data[10] => altsyncram_f1b1:fifo_ram.data_a[10]
data[11] => altsyncram_f1b1:fifo_ram.data_a[11]
data[12] => altsyncram_f1b1:fifo_ram.data_a[12]
data[13] => altsyncram_f1b1:fifo_ram.data_a[13]
data[14] => altsyncram_f1b1:fifo_ram.data_a[14]
data[15] => altsyncram_f1b1:fifo_ram.data_a[15]
q[0] <= altsyncram_f1b1:fifo_ram.q_b[0]
q[1] <= altsyncram_f1b1:fifo_ram.q_b[1]
q[2] <= altsyncram_f1b1:fifo_ram.q_b[2]
q[3] <= altsyncram_f1b1:fifo_ram.q_b[3]
q[4] <= altsyncram_f1b1:fifo_ram.q_b[4]
q[5] <= altsyncram_f1b1:fifo_ram.q_b[5]
q[6] <= altsyncram_f1b1:fifo_ram.q_b[6]
q[7] <= altsyncram_f1b1:fifo_ram.q_b[7]
q[8] <= altsyncram_f1b1:fifo_ram.q_b[8]
q[9] <= altsyncram_f1b1:fifo_ram.q_b[9]
q[10] <= altsyncram_f1b1:fifo_ram.q_b[10]
q[11] <= altsyncram_f1b1:fifo_ram.q_b[11]
q[12] <= altsyncram_f1b1:fifo_ram.q_b[12]
q[13] <= altsyncram_f1b1:fifo_ram.q_b[13]
q[14] <= altsyncram_f1b1:fifo_ram.q_b[14]
q[15] <= altsyncram_f1b1:fifo_ram.q_b[15]
rdclk => a_graycounter_ov6:rdptr_g1p.clock
rdclk => altsyncram_f1b1:fifo_ram.clock1
rdclk => alt_synch_pipe_hpl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_kdc:wrptr_g1p.clock
wrclk => altsyncram_f1b1:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_ipl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
clock => dffpipe_2f9:dffpipe5.clock
clrn => dffpipe_2f9:dffpipe5.clrn
d[0] => dffpipe_2f9:dffpipe5.d[0]
d[1] => dffpipe_2f9:dffpipe5.d[1]
d[2] => dffpipe_2f9:dffpipe5.d[2]
d[3] => dffpipe_2f9:dffpipe5.d[3]
d[4] => dffpipe_2f9:dffpipe5.d[4]
d[5] => dffpipe_2f9:dffpipe5.d[5]
d[6] => dffpipe_2f9:dffpipe5.d[6]
d[7] => dffpipe_2f9:dffpipe5.d[7]
d[8] => dffpipe_2f9:dffpipe5.d[8]
d[9] => dffpipe_2f9:dffpipe5.d[9]
d[10] => dffpipe_2f9:dffpipe5.d[10]
q[0] <= dffpipe_2f9:dffpipe5.q[0]
q[1] <= dffpipe_2f9:dffpipe5.q[1]
q[2] <= dffpipe_2f9:dffpipe5.q[2]
q[3] <= dffpipe_2f9:dffpipe5.q[3]
q[4] <= dffpipe_2f9:dffpipe5.q[4]
q[5] <= dffpipe_2f9:dffpipe5.q[5]
q[6] <= dffpipe_2f9:dffpipe5.q[6]
q[7] <= dffpipe_2f9:dffpipe5.q[7]
q[8] <= dffpipe_2f9:dffpipe5.q[8]
q[9] <= dffpipe_2f9:dffpipe5.q[9]
q[10] <= dffpipe_2f9:dffpipe5.q[10]


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
clock => dffpipe_3f9:dffpipe14.clock
clrn => dffpipe_3f9:dffpipe14.clrn
d[0] => dffpipe_3f9:dffpipe14.d[0]
d[1] => dffpipe_3f9:dffpipe14.d[1]
d[2] => dffpipe_3f9:dffpipe14.d[2]
d[3] => dffpipe_3f9:dffpipe14.d[3]
d[4] => dffpipe_3f9:dffpipe14.d[4]
d[5] => dffpipe_3f9:dffpipe14.d[5]
d[6] => dffpipe_3f9:dffpipe14.d[6]
d[7] => dffpipe_3f9:dffpipe14.d[7]
d[8] => dffpipe_3f9:dffpipe14.d[8]
d[9] => dffpipe_3f9:dffpipe14.d[9]
d[10] => dffpipe_3f9:dffpipe14.d[10]
q[0] <= dffpipe_3f9:dffpipe14.q[0]
q[1] <= dffpipe_3f9:dffpipe14.q[1]
q[2] <= dffpipe_3f9:dffpipe14.q[2]
q[3] <= dffpipe_3f9:dffpipe14.q[3]
q[4] <= dffpipe_3f9:dffpipe14.q[4]
q[5] <= dffpipe_3f9:dffpipe14.q[5]
q[6] <= dffpipe_3f9:dffpipe14.q[6]
q[7] <= dffpipe_3f9:dffpipe14.q[7]
q[8] <= dffpipe_3f9:dffpipe14.q[8]
q[9] <= dffpipe_3f9:dffpipe14.q[9]
q[10] <= dffpipe_3f9:dffpipe14.q[10]


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe22a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe22a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe22a[10].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_uu5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_tu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_uu5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_tu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_uu5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_tu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|Camera|RAW2RGB_J:u4
mCCD_DATA[0] => mCCD_DATA[0].IN1
mCCD_DATA[1] => mCCD_DATA[1].IN1
mCCD_DATA[2] => mCCD_DATA[2].IN1
mCCD_DATA[3] => mCCD_DATA[3].IN1
mCCD_DATA[4] => mCCD_DATA[4].IN1
mCCD_DATA[5] => mCCD_DATA[5].IN1
mCCD_DATA[6] => mCCD_DATA[6].IN1
mCCD_DATA[7] => mCCD_DATA[7].IN1
mCCD_DATA[8] => mCCD_DATA[8].IN1
mCCD_DATA[9] => mCCD_DATA[9].IN1
CCD_PIXCLK => ~NO_FANOUT~
RST => RST.IN1
VGA_CLK => VGA_CLK.IN3
READ_Request => READ_Request.IN1
VGA_VS => VGA_VS.IN2
VGA_HS => VGA_HS.IN1
oRed[0] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0
CCD_PIXCLK => CCD_PIXCLK.IN3
mCCD_FVAL => ~NO_FANOUT~
mCCD_LVAL => comb.IN1
mCCD_LVAL => comb.IN1
mCCD_LVAL => comb.IN1
mCCD_LVAL => WR[0].CLK
mCCD_LVAL => WR[1].CLK
mCCD_DATA[0] => mCCD_DATA[0].IN3
mCCD_DATA[1] => mCCD_DATA[1].IN3
mCCD_DATA[2] => mCCD_DATA[2].IN3
mCCD_DATA[3] => mCCD_DATA[3].IN3
mCCD_DATA[4] => mCCD_DATA[4].IN3
mCCD_DATA[5] => mCCD_DATA[5].IN3
mCCD_DATA[6] => mCCD_DATA[6].IN3
mCCD_DATA[7] => mCCD_DATA[7].IN3
mCCD_DATA[8] => mCCD_DATA[8].IN3
mCCD_DATA[9] => mCCD_DATA[9].IN3
X_Cont[0] => X_Cont[0].IN3
X_Cont[1] => X_Cont[1].IN3
X_Cont[2] => X_Cont[2].IN3
X_Cont[3] => X_Cont[3].IN3
X_Cont[4] => X_Cont[4].IN3
X_Cont[5] => X_Cont[5].IN3
X_Cont[6] => X_Cont[6].IN3
X_Cont[7] => X_Cont[7].IN3
X_Cont[8] => X_Cont[8].IN3
X_Cont[9] => X_Cont[9].IN3
X_Cont[10] => X_Cont[10].IN3
X_Cont[11] => X_Cont[11].IN3
X_Cont[12] => X_Cont[12].IN3
X_Cont[13] => X_Cont[13].IN3
X_Cont[14] => X_Cont[14].IN3
X_Cont[15] => X_Cont[15].IN3
VGA_CLK => VGA_CLK.IN3
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
VGA_VS => ~NO_FANOUT~
READ_Cont[0] => READ_Cont[0].IN3
READ_Cont[1] => READ_Cont[1].IN3
READ_Cont[2] => READ_Cont[2].IN3
READ_Cont[3] => READ_Cont[3].IN3
READ_Cont[4] => READ_Cont[4].IN3
READ_Cont[5] => READ_Cont[5].IN3
READ_Cont[6] => READ_Cont[6].IN3
READ_Cont[7] => READ_Cont[7].IN3
READ_Cont[8] => READ_Cont[8].IN3
READ_Cont[9] => READ_Cont[9].IN3
READ_Cont[10] => READ_Cont[10].IN3
READ_Cont[11] => READ_Cont[11].IN3
READ_Cont[12] => READ_Cont[12].IN3
V_Cont[0] => ~NO_FANOUT~
V_Cont[1] => ~NO_FANOUT~
V_Cont[2] => ~NO_FANOUT~
V_Cont[3] => ~NO_FANOUT~
V_Cont[4] => ~NO_FANOUT~
V_Cont[5] => ~NO_FANOUT~
V_Cont[6] => ~NO_FANOUT~
V_Cont[7] => ~NO_FANOUT~
V_Cont[8] => ~NO_FANOUT~
V_Cont[9] => ~NO_FANOUT~
V_Cont[10] => ~NO_FANOUT~
V_Cont[11] => ~NO_FANOUT~
V_Cont[12] => ~NO_FANOUT~
taps0x[0] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[1] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[2] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[3] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[4] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[5] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[6] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[7] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[8] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[9] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[0] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[1] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[2] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[3] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[4] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[5] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[6] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[7] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[8] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[9] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
wren_a => altsyncram_iup1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iup1:auto_generated.data_a[0]
data_a[1] => altsyncram_iup1:auto_generated.data_a[1]
data_a[2] => altsyncram_iup1:auto_generated.data_a[2]
data_a[3] => altsyncram_iup1:auto_generated.data_a[3]
data_a[4] => altsyncram_iup1:auto_generated.data_a[4]
data_a[5] => altsyncram_iup1:auto_generated.data_a[5]
data_a[6] => altsyncram_iup1:auto_generated.data_a[6]
data_a[7] => altsyncram_iup1:auto_generated.data_a[7]
data_a[8] => altsyncram_iup1:auto_generated.data_a[8]
data_a[9] => altsyncram_iup1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_iup1:auto_generated.address_a[0]
address_a[1] => altsyncram_iup1:auto_generated.address_a[1]
address_a[2] => altsyncram_iup1:auto_generated.address_a[2]
address_a[3] => altsyncram_iup1:auto_generated.address_a[3]
address_a[4] => altsyncram_iup1:auto_generated.address_a[4]
address_a[5] => altsyncram_iup1:auto_generated.address_a[5]
address_a[6] => altsyncram_iup1:auto_generated.address_a[6]
address_a[7] => altsyncram_iup1:auto_generated.address_a[7]
address_a[8] => altsyncram_iup1:auto_generated.address_a[8]
address_a[9] => altsyncram_iup1:auto_generated.address_a[9]
address_a[10] => altsyncram_iup1:auto_generated.address_a[10]
address_a[11] => altsyncram_iup1:auto_generated.address_a[11]
address_b[0] => altsyncram_iup1:auto_generated.address_b[0]
address_b[1] => altsyncram_iup1:auto_generated.address_b[1]
address_b[2] => altsyncram_iup1:auto_generated.address_b[2]
address_b[3] => altsyncram_iup1:auto_generated.address_b[3]
address_b[4] => altsyncram_iup1:auto_generated.address_b[4]
address_b[5] => altsyncram_iup1:auto_generated.address_b[5]
address_b[6] => altsyncram_iup1:auto_generated.address_b[6]
address_b[7] => altsyncram_iup1:auto_generated.address_b[7]
address_b[8] => altsyncram_iup1:auto_generated.address_b[8]
address_b[9] => altsyncram_iup1:auto_generated.address_b[9]
address_b[10] => altsyncram_iup1:auto_generated.address_b[10]
address_b[11] => altsyncram_iup1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iup1:auto_generated.clock0
clock1 => altsyncram_iup1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_iup1:auto_generated.q_b[0]
q_b[1] <= altsyncram_iup1:auto_generated.q_b[1]
q_b[2] <= altsyncram_iup1:auto_generated.q_b[2]
q_b[3] <= altsyncram_iup1:auto_generated.q_b[3]
q_b[4] <= altsyncram_iup1:auto_generated.q_b[4]
q_b[5] <= altsyncram_iup1:auto_generated.q_b[5]
q_b[6] <= altsyncram_iup1:auto_generated.q_b[6]
q_b[7] <= altsyncram_iup1:auto_generated.q_b[7]
q_b[8] <= altsyncram_iup1:auto_generated.q_b[8]
q_b[9] <= altsyncram_iup1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
wren_a => altsyncram_iup1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iup1:auto_generated.data_a[0]
data_a[1] => altsyncram_iup1:auto_generated.data_a[1]
data_a[2] => altsyncram_iup1:auto_generated.data_a[2]
data_a[3] => altsyncram_iup1:auto_generated.data_a[3]
data_a[4] => altsyncram_iup1:auto_generated.data_a[4]
data_a[5] => altsyncram_iup1:auto_generated.data_a[5]
data_a[6] => altsyncram_iup1:auto_generated.data_a[6]
data_a[7] => altsyncram_iup1:auto_generated.data_a[7]
data_a[8] => altsyncram_iup1:auto_generated.data_a[8]
data_a[9] => altsyncram_iup1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_iup1:auto_generated.address_a[0]
address_a[1] => altsyncram_iup1:auto_generated.address_a[1]
address_a[2] => altsyncram_iup1:auto_generated.address_a[2]
address_a[3] => altsyncram_iup1:auto_generated.address_a[3]
address_a[4] => altsyncram_iup1:auto_generated.address_a[4]
address_a[5] => altsyncram_iup1:auto_generated.address_a[5]
address_a[6] => altsyncram_iup1:auto_generated.address_a[6]
address_a[7] => altsyncram_iup1:auto_generated.address_a[7]
address_a[8] => altsyncram_iup1:auto_generated.address_a[8]
address_a[9] => altsyncram_iup1:auto_generated.address_a[9]
address_a[10] => altsyncram_iup1:auto_generated.address_a[10]
address_a[11] => altsyncram_iup1:auto_generated.address_a[11]
address_b[0] => altsyncram_iup1:auto_generated.address_b[0]
address_b[1] => altsyncram_iup1:auto_generated.address_b[1]
address_b[2] => altsyncram_iup1:auto_generated.address_b[2]
address_b[3] => altsyncram_iup1:auto_generated.address_b[3]
address_b[4] => altsyncram_iup1:auto_generated.address_b[4]
address_b[5] => altsyncram_iup1:auto_generated.address_b[5]
address_b[6] => altsyncram_iup1:auto_generated.address_b[6]
address_b[7] => altsyncram_iup1:auto_generated.address_b[7]
address_b[8] => altsyncram_iup1:auto_generated.address_b[8]
address_b[9] => altsyncram_iup1:auto_generated.address_b[9]
address_b[10] => altsyncram_iup1:auto_generated.address_b[10]
address_b[11] => altsyncram_iup1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iup1:auto_generated.clock0
clock1 => altsyncram_iup1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_iup1:auto_generated.q_b[0]
q_b[1] <= altsyncram_iup1:auto_generated.q_b[1]
q_b[2] <= altsyncram_iup1:auto_generated.q_b[2]
q_b[3] <= altsyncram_iup1:auto_generated.q_b[3]
q_b[4] <= altsyncram_iup1:auto_generated.q_b[4]
q_b[5] <= altsyncram_iup1:auto_generated.q_b[5]
q_b[6] <= altsyncram_iup1:auto_generated.q_b[6]
q_b[7] <= altsyncram_iup1:auto_generated.q_b[7]
q_b[8] <= altsyncram_iup1:auto_generated.q_b[8]
q_b[9] <= altsyncram_iup1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
wren_a => altsyncram_iup1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iup1:auto_generated.data_a[0]
data_a[1] => altsyncram_iup1:auto_generated.data_a[1]
data_a[2] => altsyncram_iup1:auto_generated.data_a[2]
data_a[3] => altsyncram_iup1:auto_generated.data_a[3]
data_a[4] => altsyncram_iup1:auto_generated.data_a[4]
data_a[5] => altsyncram_iup1:auto_generated.data_a[5]
data_a[6] => altsyncram_iup1:auto_generated.data_a[6]
data_a[7] => altsyncram_iup1:auto_generated.data_a[7]
data_a[8] => altsyncram_iup1:auto_generated.data_a[8]
data_a[9] => altsyncram_iup1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_iup1:auto_generated.address_a[0]
address_a[1] => altsyncram_iup1:auto_generated.address_a[1]
address_a[2] => altsyncram_iup1:auto_generated.address_a[2]
address_a[3] => altsyncram_iup1:auto_generated.address_a[3]
address_a[4] => altsyncram_iup1:auto_generated.address_a[4]
address_a[5] => altsyncram_iup1:auto_generated.address_a[5]
address_a[6] => altsyncram_iup1:auto_generated.address_a[6]
address_a[7] => altsyncram_iup1:auto_generated.address_a[7]
address_a[8] => altsyncram_iup1:auto_generated.address_a[8]
address_a[9] => altsyncram_iup1:auto_generated.address_a[9]
address_a[10] => altsyncram_iup1:auto_generated.address_a[10]
address_a[11] => altsyncram_iup1:auto_generated.address_a[11]
address_b[0] => altsyncram_iup1:auto_generated.address_b[0]
address_b[1] => altsyncram_iup1:auto_generated.address_b[1]
address_b[2] => altsyncram_iup1:auto_generated.address_b[2]
address_b[3] => altsyncram_iup1:auto_generated.address_b[3]
address_b[4] => altsyncram_iup1:auto_generated.address_b[4]
address_b[5] => altsyncram_iup1:auto_generated.address_b[5]
address_b[6] => altsyncram_iup1:auto_generated.address_b[6]
address_b[7] => altsyncram_iup1:auto_generated.address_b[7]
address_b[8] => altsyncram_iup1:auto_generated.address_b[8]
address_b[9] => altsyncram_iup1:auto_generated.address_b[9]
address_b[10] => altsyncram_iup1:auto_generated.address_b[10]
address_b[11] => altsyncram_iup1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iup1:auto_generated.clock0
clock1 => altsyncram_iup1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_iup1:auto_generated.q_b[0]
q_b[1] <= altsyncram_iup1:auto_generated.q_b[1]
q_b[2] <= altsyncram_iup1:auto_generated.q_b[2]
q_b[3] <= altsyncram_iup1:auto_generated.q_b[3]
q_b[4] <= altsyncram_iup1:auto_generated.q_b[4]
q_b[5] <= altsyncram_iup1:auto_generated.q_b[5]
q_b[6] <= altsyncram_iup1:auto_generated.q_b[6]
q_b[7] <= altsyncram_iup1:auto_generated.q_b[7]
q_b[8] <= altsyncram_iup1:auto_generated.q_b[8]
q_b[9] <= altsyncram_iup1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Camera|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|Camera|RAW2RGB_J:u4|RAW_RGB_BIN:bin
CLK => rDVAL~reg0.CLK
CLK => rD1[0].CLK
CLK => rD1[1].CLK
CLK => rD1[2].CLK
CLK => rD1[3].CLK
CLK => rD1[4].CLK
CLK => rD1[5].CLK
CLK => rD1[6].CLK
CLK => rD1[7].CLK
CLK => rD1[8].CLK
CLK => rD1[9].CLK
CLK => rD0[0].CLK
CLK => rD0[1].CLK
CLK => rD0[2].CLK
CLK => rD0[3].CLK
CLK => rD0[4].CLK
CLK => rD0[5].CLK
CLK => rD0[6].CLK
CLK => rD0[7].CLK
CLK => rD0[8].CLK
CLK => rD0[9].CLK
CLK => B[0]~reg0.CLK
CLK => B[1]~reg0.CLK
CLK => B[2]~reg0.CLK
CLK => B[3]~reg0.CLK
CLK => B[4]~reg0.CLK
CLK => B[5]~reg0.CLK
CLK => B[6]~reg0.CLK
CLK => B[7]~reg0.CLK
CLK => B[8]~reg0.CLK
CLK => B[9]~reg0.CLK
CLK => G[0]~reg0.CLK
CLK => G[1]~reg0.CLK
CLK => G[2]~reg0.CLK
CLK => G[3]~reg0.CLK
CLK => G[4]~reg0.CLK
CLK => G[5]~reg0.CLK
CLK => G[6]~reg0.CLK
CLK => G[7]~reg0.CLK
CLK => G[8]~reg0.CLK
CLK => G[9]~reg0.CLK
CLK => R[0]~reg0.CLK
CLK => R[1]~reg0.CLK
CLK => R[2]~reg0.CLK
CLK => R[3]~reg0.CLK
CLK => R[4]~reg0.CLK
CLK => R[5]~reg0.CLK
CLK => R[6]~reg0.CLK
CLK => R[7]~reg0.CLK
CLK => R[8]~reg0.CLK
CLK => R[9]~reg0.CLK
RST_N => rDVAL~reg0.ACLR
RST_N => rD1[0].ACLR
RST_N => rD1[1].ACLR
RST_N => rD1[2].ACLR
RST_N => rD1[3].ACLR
RST_N => rD1[4].ACLR
RST_N => rD1[5].ACLR
RST_N => rD1[6].ACLR
RST_N => rD1[7].ACLR
RST_N => rD1[8].ACLR
RST_N => rD1[9].ACLR
RST_N => rD0[0].ACLR
RST_N => rD0[1].ACLR
RST_N => rD0[2].ACLR
RST_N => rD0[3].ACLR
RST_N => rD0[4].ACLR
RST_N => rD0[5].ACLR
RST_N => rD0[6].ACLR
RST_N => rD0[7].ACLR
RST_N => rD0[8].ACLR
RST_N => rD0[9].ACLR
RST_N => B[0]~reg0.ACLR
RST_N => B[1]~reg0.ACLR
RST_N => B[2]~reg0.ACLR
RST_N => B[3]~reg0.ACLR
RST_N => B[4]~reg0.ACLR
RST_N => B[5]~reg0.ACLR
RST_N => B[6]~reg0.ACLR
RST_N => B[7]~reg0.ACLR
RST_N => B[8]~reg0.ACLR
RST_N => B[9]~reg0.ACLR
RST_N => G[0]~reg0.ACLR
RST_N => G[1]~reg0.ACLR
RST_N => G[2]~reg0.ACLR
RST_N => G[3]~reg0.ACLR
RST_N => G[4]~reg0.ACLR
RST_N => G[5]~reg0.ACLR
RST_N => G[6]~reg0.ACLR
RST_N => G[7]~reg0.ACLR
RST_N => G[8]~reg0.ACLR
RST_N => G[9]~reg0.ACLR
RST_N => R[0]~reg0.ACLR
RST_N => R[1]~reg0.ACLR
RST_N => R[2]~reg0.ACLR
RST_N => R[3]~reg0.ACLR
RST_N => R[4]~reg0.ACLR
RST_N => R[5]~reg0.ACLR
RST_N => R[6]~reg0.ACLR
RST_N => R[7]~reg0.ACLR
RST_N => R[8]~reg0.ACLR
RST_N => R[9]~reg0.ACLR
D0[0] => Add0.IN10
D0[0] => B.DATAB
D0[0] => R.DATAB
D0[0] => rD0[0].DATAIN
D0[1] => Add0.IN9
D0[1] => B.DATAB
D0[1] => R.DATAB
D0[1] => rD0[1].DATAIN
D0[2] => Add0.IN8
D0[2] => B.DATAB
D0[2] => R.DATAB
D0[2] => rD0[2].DATAIN
D0[3] => Add0.IN7
D0[3] => B.DATAB
D0[3] => R.DATAB
D0[3] => rD0[3].DATAIN
D0[4] => Add0.IN6
D0[4] => B.DATAB
D0[4] => R.DATAB
D0[4] => rD0[4].DATAIN
D0[5] => Add0.IN5
D0[5] => B.DATAB
D0[5] => R.DATAB
D0[5] => rD0[5].DATAIN
D0[6] => Add0.IN4
D0[6] => B.DATAB
D0[6] => R.DATAB
D0[6] => rD0[6].DATAIN
D0[7] => Add0.IN3
D0[7] => B.DATAB
D0[7] => R.DATAB
D0[7] => rD0[7].DATAIN
D0[8] => Add0.IN2
D0[8] => B.DATAB
D0[8] => R.DATAB
D0[8] => rD0[8].DATAIN
D0[9] => Add0.IN1
D0[9] => B.DATAB
D0[9] => R.DATAB
D0[9] => rD0[9].DATAIN
D1[0] => Add1.IN10
D1[0] => R.DATAB
D1[0] => B.DATAB
D1[0] => rD1[0].DATAIN
D1[1] => Add1.IN9
D1[1] => R.DATAB
D1[1] => B.DATAB
D1[1] => rD1[1].DATAIN
D1[2] => Add1.IN8
D1[2] => R.DATAB
D1[2] => B.DATAB
D1[2] => rD1[2].DATAIN
D1[3] => Add1.IN7
D1[3] => R.DATAB
D1[3] => B.DATAB
D1[3] => rD1[3].DATAIN
D1[4] => Add1.IN6
D1[4] => R.DATAB
D1[4] => B.DATAB
D1[4] => rD1[4].DATAIN
D1[5] => Add1.IN5
D1[5] => R.DATAB
D1[5] => B.DATAB
D1[5] => rD1[5].DATAIN
D1[6] => Add1.IN4
D1[6] => R.DATAB
D1[6] => B.DATAB
D1[6] => rD1[6].DATAIN
D1[7] => Add1.IN3
D1[7] => R.DATAB
D1[7] => B.DATAB
D1[7] => rD1[7].DATAIN
D1[8] => Add1.IN2
D1[8] => R.DATAB
D1[8] => B.DATAB
D1[8] => rD1[8].DATAIN
D1[9] => Add1.IN1
D1[9] => R.DATAB
D1[9] => B.DATAB
D1[9] => rD1[9].DATAIN
X => rDVAL.IN0
X => Equal0.IN1
X => Equal1.IN1
X => Equal2.IN1
X => Equal3.IN0
Y => rDVAL.IN1
Y => Equal0.IN0
Y => Equal1.IN0
Y => Equal2.IN0
Y => Equal3.IN1
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[8] <= G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[9] <= G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rDVAL <= rDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
DVAL => rDVAL.DATAA


|Camera|VGA_Controller:u1
iRed[0] => mVGA_R[0].DATAB
iRed[1] => mVGA_R[1].DATAB
iRed[2] => mVGA_R[2].DATAB
iRed[3] => mVGA_R[3].DATAB
iRed[4] => mVGA_R[4].DATAB
iRed[5] => mVGA_R[5].DATAB
iRed[6] => mVGA_R[6].DATAB
iRed[7] => mVGA_R[7].DATAB
iRed[8] => mVGA_R[8].DATAB
iRed[9] => mVGA_R[9].DATAB
iGreen[0] => mVGA_G[0].DATAB
iGreen[1] => mVGA_G[1].DATAB
iGreen[2] => mVGA_G[2].DATAB
iGreen[3] => mVGA_G[3].DATAB
iGreen[4] => mVGA_G[4].DATAB
iGreen[5] => mVGA_G[5].DATAB
iGreen[6] => mVGA_G[6].DATAB
iGreen[7] => mVGA_G[7].DATAB
iGreen[8] => mVGA_G[8].DATAB
iGreen[9] => mVGA_G[9].DATAB
iBlue[0] => mVGA_B[0].DATAB
iBlue[1] => mVGA_B[1].DATAB
iBlue[2] => mVGA_B[2].DATAB
iBlue[3] => mVGA_B[3].DATAB
iBlue[4] => mVGA_B[4].DATAB
iBlue[5] => mVGA_B[5].DATAB
iBlue[6] => mVGA_B[6].DATAB
iBlue[7] => mVGA_B[7].DATAB
iBlue[8] => mVGA_B[8].DATAB
iBlue[9] => mVGA_B[9].DATAB
iCLK => mVGA_V_SYNC.CLK
iCLK => V_Cont[0]~reg0.CLK
iCLK => V_Cont[1]~reg0.CLK
iCLK => V_Cont[2]~reg0.CLK
iCLK => V_Cont[3]~reg0.CLK
iCLK => V_Cont[4]~reg0.CLK
iCLK => V_Cont[5]~reg0.CLK
iCLK => V_Cont[6]~reg0.CLK
iCLK => V_Cont[7]~reg0.CLK
iCLK => V_Cont[8]~reg0.CLK
iCLK => V_Cont[9]~reg0.CLK
iCLK => V_Cont[10]~reg0.CLK
iCLK => V_Cont[11]~reg0.CLK
iCLK => V_Cont[12]~reg0.CLK
iCLK => mVGA_H_SYNC.CLK
iCLK => H_Cont[0]~reg0.CLK
iCLK => H_Cont[1]~reg0.CLK
iCLK => H_Cont[2]~reg0.CLK
iCLK => H_Cont[3]~reg0.CLK
iCLK => H_Cont[4]~reg0.CLK
iCLK => H_Cont[5]~reg0.CLK
iCLK => H_Cont[6]~reg0.CLK
iCLK => H_Cont[7]~reg0.CLK
iCLK => H_Cont[8]~reg0.CLK
iCLK => H_Cont[9]~reg0.CLK
iCLK => H_Cont[10]~reg0.CLK
iCLK => H_Cont[11]~reg0.CLK
iCLK => H_Cont[12]~reg0.CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => oVGA_SYNC~reg0.CLK
iCLK => oVGA_BLANK~reg0.CLK
iCLK => oVGA_B[0]~reg0.CLK
iCLK => oVGA_B[1]~reg0.CLK
iCLK => oVGA_B[2]~reg0.CLK
iCLK => oVGA_B[3]~reg0.CLK
iCLK => oVGA_B[4]~reg0.CLK
iCLK => oVGA_B[5]~reg0.CLK
iCLK => oVGA_B[6]~reg0.CLK
iCLK => oVGA_B[7]~reg0.CLK
iCLK => oVGA_B[8]~reg0.CLK
iCLK => oVGA_B[9]~reg0.CLK
iCLK => oVGA_G[0]~reg0.CLK
iCLK => oVGA_G[1]~reg0.CLK
iCLK => oVGA_G[2]~reg0.CLK
iCLK => oVGA_G[3]~reg0.CLK
iCLK => oVGA_G[4]~reg0.CLK
iCLK => oVGA_G[5]~reg0.CLK
iCLK => oVGA_G[6]~reg0.CLK
iCLK => oVGA_G[7]~reg0.CLK
iCLK => oVGA_G[8]~reg0.CLK
iCLK => oVGA_G[9]~reg0.CLK
iCLK => oVGA_R[0]~reg0.CLK
iCLK => oVGA_R[1]~reg0.CLK
iCLK => oVGA_R[2]~reg0.CLK
iCLK => oVGA_R[3]~reg0.CLK
iCLK => oVGA_R[4]~reg0.CLK
iCLK => oVGA_R[5]~reg0.CLK
iCLK => oVGA_R[6]~reg0.CLK
iCLK => oVGA_R[7]~reg0.CLK
iCLK => oVGA_R[8]~reg0.CLK
iCLK => oVGA_R[9]~reg0.CLK
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => oVGA_SYNC~reg0.ACLR
iRST_N => oVGA_BLANK~reg0.ACLR
iRST_N => oVGA_B[0]~reg0.ACLR
iRST_N => oVGA_B[1]~reg0.ACLR
iRST_N => oVGA_B[2]~reg0.ACLR
iRST_N => oVGA_B[3]~reg0.ACLR
iRST_N => oVGA_B[4]~reg0.ACLR
iRST_N => oVGA_B[5]~reg0.ACLR
iRST_N => oVGA_B[6]~reg0.ACLR
iRST_N => oVGA_B[7]~reg0.ACLR
iRST_N => oVGA_B[8]~reg0.ACLR
iRST_N => oVGA_B[9]~reg0.ACLR
iRST_N => oVGA_G[0]~reg0.ACLR
iRST_N => oVGA_G[1]~reg0.ACLR
iRST_N => oVGA_G[2]~reg0.ACLR
iRST_N => oVGA_G[3]~reg0.ACLR
iRST_N => oVGA_G[4]~reg0.ACLR
iRST_N => oVGA_G[5]~reg0.ACLR
iRST_N => oVGA_G[6]~reg0.ACLR
iRST_N => oVGA_G[7]~reg0.ACLR
iRST_N => oVGA_G[8]~reg0.ACLR
iRST_N => oVGA_G[9]~reg0.ACLR
iRST_N => oVGA_R[0]~reg0.ACLR
iRST_N => oVGA_R[1]~reg0.ACLR
iRST_N => oVGA_R[2]~reg0.ACLR
iRST_N => oVGA_R[3]~reg0.ACLR
iRST_N => oVGA_R[4]~reg0.ACLR
iRST_N => oVGA_R[5]~reg0.ACLR
iRST_N => oVGA_R[6]~reg0.ACLR
iRST_N => oVGA_R[7]~reg0.ACLR
iRST_N => oVGA_R[8]~reg0.ACLR
iRST_N => oVGA_R[9]~reg0.ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => mVGA_H_SYNC.ACLR
iRST_N => H_Cont[0]~reg0.ACLR
iRST_N => H_Cont[1]~reg0.ACLR
iRST_N => H_Cont[2]~reg0.ACLR
iRST_N => H_Cont[3]~reg0.ACLR
iRST_N => H_Cont[4]~reg0.ACLR
iRST_N => H_Cont[5]~reg0.ACLR
iRST_N => H_Cont[6]~reg0.ACLR
iRST_N => H_Cont[7]~reg0.ACLR
iRST_N => H_Cont[8]~reg0.ACLR
iRST_N => H_Cont[9]~reg0.ACLR
iRST_N => H_Cont[10]~reg0.ACLR
iRST_N => H_Cont[11]~reg0.ACLR
iRST_N => H_Cont[12]~reg0.ACLR
iRST_N => mVGA_V_SYNC.ACLR
iRST_N => V_Cont[0]~reg0.ACLR
iRST_N => V_Cont[1]~reg0.ACLR
iRST_N => V_Cont[2]~reg0.ACLR
iRST_N => V_Cont[3]~reg0.ACLR
iRST_N => V_Cont[4]~reg0.ACLR
iRST_N => V_Cont[5]~reg0.ACLR
iRST_N => V_Cont[6]~reg0.ACLR
iRST_N => V_Cont[7]~reg0.ACLR
iRST_N => V_Cont[8]~reg0.ACLR
iRST_N => V_Cont[9]~reg0.ACLR
iRST_N => V_Cont[10]~reg0.ACLR
iRST_N => V_Cont[11]~reg0.ACLR
iRST_N => V_Cont[12]~reg0.ACLR
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= oVGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK <= oVGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[0] <= H_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[1] <= H_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[2] <= H_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[3] <= H_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[4] <= H_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[5] <= H_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[6] <= H_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[7] <= H_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[8] <= H_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[9] <= H_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[10] <= H_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[11] <= H_Cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[12] <= H_Cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[0] <= V_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[1] <= V_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[2] <= V_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[3] <= V_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[4] <= V_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[5] <= V_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[6] <= V_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[7] <= V_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[8] <= V_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[9] <= V_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[10] <= V_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[11] <= V_Cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[12] <= V_Cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|FpsMonitor:uFps
clk50 => pre_vs.CLK
clk50 => fps_l[0].CLK
clk50 => fps_l[1].CLK
clk50 => fps_l[2].CLK
clk50 => fps_l[3].CLK
clk50 => fps_h[0].CLK
clk50 => fps_h[1].CLK
clk50 => fps_h[2].CLK
clk50 => fps_h[3].CLK
clk50 => fps[0]~reg0.CLK
clk50 => fps[1]~reg0.CLK
clk50 => fps[2]~reg0.CLK
clk50 => fps[3]~reg0.CLK
clk50 => fps[4]~reg0.CLK
clk50 => fps[5]~reg0.CLK
clk50 => fps[6]~reg0.CLK
clk50 => fps[7]~reg0.CLK
clk50 => rfps_l[0].CLK
clk50 => rfps_l[1].CLK
clk50 => rfps_l[2].CLK
clk50 => rfps_l[3].CLK
clk50 => rfps_h[0].CLK
clk50 => rfps_h[1].CLK
clk50 => rfps_h[2].CLK
clk50 => rfps_h[3].CLK
clk50 => rfps[0].CLK
clk50 => rfps[1].CLK
clk50 => rfps[2].CLK
clk50 => rfps[3].CLK
clk50 => rfps[4].CLK
clk50 => rfps[5].CLK
clk50 => rfps[6].CLK
clk50 => rfps[7].CLK
clk50 => sec_cnt[0].CLK
clk50 => sec_cnt[1].CLK
clk50 => sec_cnt[2].CLK
clk50 => sec_cnt[3].CLK
clk50 => sec_cnt[4].CLK
clk50 => sec_cnt[5].CLK
clk50 => sec_cnt[6].CLK
clk50 => sec_cnt[7].CLK
clk50 => sec_cnt[8].CLK
clk50 => sec_cnt[9].CLK
clk50 => sec_cnt[10].CLK
clk50 => sec_cnt[11].CLK
clk50 => sec_cnt[12].CLK
clk50 => sec_cnt[13].CLK
clk50 => sec_cnt[14].CLK
clk50 => sec_cnt[15].CLK
clk50 => sec_cnt[16].CLK
clk50 => sec_cnt[17].CLK
clk50 => sec_cnt[18].CLK
clk50 => sec_cnt[19].CLK
clk50 => sec_cnt[20].CLK
clk50 => sec_cnt[21].CLK
clk50 => sec_cnt[22].CLK
clk50 => sec_cnt[23].CLK
clk50 => sec_cnt[24].CLK
clk50 => sec_cnt[25].CLK
clk50 => sec_cnt[26].CLK
vs => pre_vs.ADATA
vs => Equal1.IN0
vs => pre_vs.DATAIN
resetn => pre_vs.ALOAD
resetn => fps_l[0].ACLR
resetn => fps_l[1].ACLR
resetn => fps_l[2].ACLR
resetn => fps_l[3].ACLR
resetn => fps_h[0].ACLR
resetn => fps_h[1].ACLR
resetn => fps_h[2].ACLR
resetn => fps_h[3].ACLR
resetn => fps[0]~reg0.ACLR
resetn => fps[1]~reg0.ACLR
resetn => fps[2]~reg0.ACLR
resetn => fps[3]~reg0.ACLR
resetn => fps[4]~reg0.ACLR
resetn => fps[5]~reg0.ACLR
resetn => fps[6]~reg0.ACLR
resetn => fps[7]~reg0.ACLR
resetn => rfps_l[0].ACLR
resetn => rfps_l[1].ACLR
resetn => rfps_l[2].ACLR
resetn => rfps_l[3].ACLR
resetn => rfps_h[0].ACLR
resetn => rfps_h[1].ACLR
resetn => rfps_h[2].ACLR
resetn => rfps_h[3].ACLR
resetn => rfps[0].ACLR
resetn => rfps[1].ACLR
resetn => rfps[2].ACLR
resetn => rfps[3].ACLR
resetn => rfps[4].ACLR
resetn => rfps[5].ACLR
resetn => rfps[6].ACLR
resetn => rfps[7].ACLR
resetn => sec_cnt[0].ACLR
resetn => sec_cnt[1].ACLR
resetn => sec_cnt[2].ACLR
resetn => sec_cnt[3].ACLR
resetn => sec_cnt[4].ACLR
resetn => sec_cnt[5].ACLR
resetn => sec_cnt[6].ACLR
resetn => sec_cnt[7].ACLR
resetn => sec_cnt[8].ACLR
resetn => sec_cnt[9].ACLR
resetn => sec_cnt[10].ACLR
resetn => sec_cnt[11].ACLR
resetn => sec_cnt[12].ACLR
resetn => sec_cnt[13].ACLR
resetn => sec_cnt[14].ACLR
resetn => sec_cnt[15].ACLR
resetn => sec_cnt[16].ACLR
resetn => sec_cnt[17].ACLR
resetn => sec_cnt[18].ACLR
resetn => sec_cnt[19].ACLR
resetn => sec_cnt[20].ACLR
resetn => sec_cnt[21].ACLR
resetn => sec_cnt[22].ACLR
resetn => sec_cnt[23].ACLR
resetn => sec_cnt[24].ACLR
resetn => sec_cnt[25].ACLR
resetn => sec_cnt[26].ACLR
fps[0] <= fps[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fps[1] <= fps[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fps[2] <= fps[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fps[3] <= fps[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fps[4] <= fps[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fps[5] <= fps[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fps[6] <= fps[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fps[7] <= fps[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_h[0] <= hex_fps_h.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_h[1] <= hex_fps_h.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_h[2] <= hex_fps_h.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_h[3] <= hex_fps_h.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_h[4] <= hex_fps_h.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_h[5] <= hex_fps_h.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_h[6] <= hex_fps_h.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_l[0] <= hex_fps_l.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_l[1] <= hex_fps_l.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_l[2] <= hex_fps_l.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_l[3] <= hex_fps_l.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_l[4] <= hex_fps_l.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_l[5] <= hex_fps_l.DB_MAX_OUTPUT_PORT_TYPE
hex_fps_l[6] <= hex_fps_l.DB_MAX_OUTPUT_PORT_TYPE


|Camera|CLOCKMEM:ck1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|CLOCKMEM:ck2
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|CLOCKMEM:ck3
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Led_Blink:lb
clk => led_ef.CLK
led <= led_ef.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Led_Vector:lv
vector[0] <= <VCC>
vector[1] <= <GND>
vector[2] <= <VCC>
vector[3] <= <GND>
vector[4] <= <VCC>
vector[5] <= <GND>
vector[6] <= <VCC>
vector[7] <= <GND>
vector[8] <= <VCC>
vector[9] <= <GND>


|Camera|button_controller:bc
btn => rst.DATAIN
rst <= btn.DB_MAX_OUTPUT_PORT_TYPE


|Camera|draw_rect:dr
winner[0] => ~NO_FANOUT~
winner[1] => ~NO_FANOUT~
winner[2] => ~NO_FANOUT~
winner[3] => ~NO_FANOUT~
winner[4] => ~NO_FANOUT~
Rin[0] => Rout[0].DATAIN
Rin[1] => Rout[1].DATAIN
Rin[2] => Rout[2].DATAIN
Rin[3] => Rout[3].DATAIN
Rin[4] => Rout[4].DATAIN
Rin[5] => Rout[5].DATAIN
Rin[6] => Rout[6].DATAIN
Rin[7] => Rout[7].DATAIN
Bin[0] => Bout[0].DATAIN
Bin[1] => Bout[1].DATAIN
Bin[2] => Bout[2].DATAIN
Bin[3] => Bout[3].DATAIN
Bin[4] => Bout[4].DATAIN
Bin[5] => Bout[5].DATAIN
Bin[6] => Bout[6].DATAIN
Bin[7] => Bout[7].DATAIN
Gin[0] => Gout[0].DATAIN
Gin[1] => Gout[1].DATAIN
Gin[2] => Gout[2].DATAIN
Gin[3] => Gout[3].DATAIN
Gin[4] => Gout[4].DATAIN
Gin[5] => Gout[5].DATAIN
Gin[6] => Gout[6].DATAIN
Gin[7] => Gout[7].DATAIN
H[0] => ~NO_FANOUT~
H[1] => ~NO_FANOUT~
H[2] => ~NO_FANOUT~
H[3] => ~NO_FANOUT~
H[4] => ~NO_FANOUT~
H[5] => ~NO_FANOUT~
H[6] => ~NO_FANOUT~
H[7] => ~NO_FANOUT~
H[8] => ~NO_FANOUT~
H[9] => ~NO_FANOUT~
H[10] => ~NO_FANOUT~
H[11] => ~NO_FANOUT~
H[12] => ~NO_FANOUT~
V[0] => ~NO_FANOUT~
V[1] => ~NO_FANOUT~
V[2] => ~NO_FANOUT~
V[3] => ~NO_FANOUT~
V[4] => ~NO_FANOUT~
V[5] => ~NO_FANOUT~
V[6] => ~NO_FANOUT~
V[7] => ~NO_FANOUT~
V[8] => ~NO_FANOUT~
V[9] => ~NO_FANOUT~
V[10] => ~NO_FANOUT~
V[11] => ~NO_FANOUT~
V[12] => ~NO_FANOUT~
xcross[0] => ~NO_FANOUT~
xcross[1] => ~NO_FANOUT~
xcross[2] => ~NO_FANOUT~
xcross[3] => ~NO_FANOUT~
xcross[4] => ~NO_FANOUT~
xcross[5] => ~NO_FANOUT~
xcross[6] => ~NO_FANOUT~
xcross[7] => ~NO_FANOUT~
xcross[8] => ~NO_FANOUT~
xcross[9] => ~NO_FANOUT~
xcross[10] => ~NO_FANOUT~
xcross[11] => ~NO_FANOUT~
xcross[12] => ~NO_FANOUT~
ycross[0] => ~NO_FANOUT~
ycross[1] => ~NO_FANOUT~
ycross[2] => ~NO_FANOUT~
ycross[3] => ~NO_FANOUT~
ycross[4] => ~NO_FANOUT~
ycross[5] => ~NO_FANOUT~
ycross[6] => ~NO_FANOUT~
ycross[7] => ~NO_FANOUT~
ycross[8] => ~NO_FANOUT~
ycross[9] => ~NO_FANOUT~
ycross[10] => ~NO_FANOUT~
ycross[11] => ~NO_FANOUT~
ycross[12] => ~NO_FANOUT~
clock => ~NO_FANOUT~
Rout[0] <= Rin[0].DB_MAX_OUTPUT_PORT_TYPE
Rout[1] <= Rin[1].DB_MAX_OUTPUT_PORT_TYPE
Rout[2] <= Rin[2].DB_MAX_OUTPUT_PORT_TYPE
Rout[3] <= Rin[3].DB_MAX_OUTPUT_PORT_TYPE
Rout[4] <= Rin[4].DB_MAX_OUTPUT_PORT_TYPE
Rout[5] <= Rin[5].DB_MAX_OUTPUT_PORT_TYPE
Rout[6] <= Rin[6].DB_MAX_OUTPUT_PORT_TYPE
Rout[7] <= Rin[7].DB_MAX_OUTPUT_PORT_TYPE
Bout[0] <= Bin[0].DB_MAX_OUTPUT_PORT_TYPE
Bout[1] <= Bin[1].DB_MAX_OUTPUT_PORT_TYPE
Bout[2] <= Bin[2].DB_MAX_OUTPUT_PORT_TYPE
Bout[3] <= Bin[3].DB_MAX_OUTPUT_PORT_TYPE
Bout[4] <= Bin[4].DB_MAX_OUTPUT_PORT_TYPE
Bout[5] <= Bin[5].DB_MAX_OUTPUT_PORT_TYPE
Bout[6] <= Bin[6].DB_MAX_OUTPUT_PORT_TYPE
Bout[7] <= Bin[7].DB_MAX_OUTPUT_PORT_TYPE
Gout[0] <= Gin[0].DB_MAX_OUTPUT_PORT_TYPE
Gout[1] <= Gin[1].DB_MAX_OUTPUT_PORT_TYPE
Gout[2] <= Gin[2].DB_MAX_OUTPUT_PORT_TYPE
Gout[3] <= Gin[3].DB_MAX_OUTPUT_PORT_TYPE
Gout[4] <= Gin[4].DB_MAX_OUTPUT_PORT_TYPE
Gout[5] <= Gin[5].DB_MAX_OUTPUT_PORT_TYPE
Gout[6] <= Gin[6].DB_MAX_OUTPUT_PORT_TYPE
Gout[7] <= Gin[7].DB_MAX_OUTPUT_PORT_TYPE


|Camera|calculator:clc
clk => calculon:cal1.clk
clk => calculon:cal2.clk
clk => calculon:cal3.clk
clk => calculon:cal4.clk
clk => calculon:cal5.clk
clk => cervotron:cer.clock
xCross[0] => calculon:cal1.x[0]
xCross[0] => calculon:cal2.x[0]
xCross[0] => calculon:cal3.x[0]
xCross[0] => calculon:cal4.x[0]
xCross[0] => calculon:cal5.x[0]
xCross[1] => calculon:cal1.x[1]
xCross[1] => calculon:cal2.x[1]
xCross[1] => calculon:cal3.x[1]
xCross[1] => calculon:cal4.x[1]
xCross[1] => calculon:cal5.x[1]
xCross[2] => calculon:cal1.x[2]
xCross[2] => calculon:cal2.x[2]
xCross[2] => calculon:cal3.x[2]
xCross[2] => calculon:cal4.x[2]
xCross[2] => calculon:cal5.x[2]
xCross[3] => calculon:cal1.x[3]
xCross[3] => calculon:cal2.x[3]
xCross[3] => calculon:cal3.x[3]
xCross[3] => calculon:cal4.x[3]
xCross[3] => calculon:cal5.x[3]
xCross[4] => calculon:cal1.x[4]
xCross[4] => calculon:cal2.x[4]
xCross[4] => calculon:cal3.x[4]
xCross[4] => calculon:cal4.x[4]
xCross[4] => calculon:cal5.x[4]
xCross[5] => calculon:cal1.x[5]
xCross[5] => calculon:cal2.x[5]
xCross[5] => calculon:cal3.x[5]
xCross[5] => calculon:cal4.x[5]
xCross[5] => calculon:cal5.x[5]
xCross[6] => calculon:cal1.x[6]
xCross[6] => calculon:cal2.x[6]
xCross[6] => calculon:cal3.x[6]
xCross[6] => calculon:cal4.x[6]
xCross[6] => calculon:cal5.x[6]
xCross[7] => calculon:cal1.x[7]
xCross[7] => calculon:cal2.x[7]
xCross[7] => calculon:cal3.x[7]
xCross[7] => calculon:cal4.x[7]
xCross[7] => calculon:cal5.x[7]
xCross[8] => calculon:cal1.x[8]
xCross[8] => calculon:cal2.x[8]
xCross[8] => calculon:cal3.x[8]
xCross[8] => calculon:cal4.x[8]
xCross[8] => calculon:cal5.x[8]
xCross[9] => calculon:cal1.x[9]
xCross[9] => calculon:cal2.x[9]
xCross[9] => calculon:cal3.x[9]
xCross[9] => calculon:cal4.x[9]
xCross[9] => calculon:cal5.x[9]
xCross[10] => calculon:cal1.x[10]
xCross[10] => calculon:cal2.x[10]
xCross[10] => calculon:cal3.x[10]
xCross[10] => calculon:cal4.x[10]
xCross[10] => calculon:cal5.x[10]
xCross[11] => calculon:cal1.x[11]
xCross[11] => calculon:cal2.x[11]
xCross[11] => calculon:cal3.x[11]
xCross[11] => calculon:cal4.x[11]
xCross[11] => calculon:cal5.x[11]
xCross[12] => calculon:cal1.x[12]
xCross[12] => calculon:cal2.x[12]
xCross[12] => calculon:cal3.x[12]
xCross[12] => calculon:cal4.x[12]
xCross[12] => calculon:cal5.x[12]
yCross[0] => calculon:cal1.y[0]
yCross[0] => calculon:cal2.y[0]
yCross[0] => calculon:cal3.y[0]
yCross[0] => calculon:cal4.y[0]
yCross[0] => calculon:cal5.y[0]
yCross[1] => calculon:cal1.y[1]
yCross[1] => calculon:cal2.y[1]
yCross[1] => calculon:cal3.y[1]
yCross[1] => calculon:cal4.y[1]
yCross[1] => calculon:cal5.y[1]
yCross[2] => calculon:cal1.y[2]
yCross[2] => calculon:cal2.y[2]
yCross[2] => calculon:cal3.y[2]
yCross[2] => calculon:cal4.y[2]
yCross[2] => calculon:cal5.y[2]
yCross[3] => calculon:cal1.y[3]
yCross[3] => calculon:cal2.y[3]
yCross[3] => calculon:cal3.y[3]
yCross[3] => calculon:cal4.y[3]
yCross[3] => calculon:cal5.y[3]
yCross[4] => calculon:cal1.y[4]
yCross[4] => calculon:cal2.y[4]
yCross[4] => calculon:cal3.y[4]
yCross[4] => calculon:cal4.y[4]
yCross[4] => calculon:cal5.y[4]
yCross[5] => calculon:cal1.y[5]
yCross[5] => calculon:cal2.y[5]
yCross[5] => calculon:cal3.y[5]
yCross[5] => calculon:cal4.y[5]
yCross[5] => calculon:cal5.y[5]
yCross[6] => calculon:cal1.y[6]
yCross[6] => calculon:cal2.y[6]
yCross[6] => calculon:cal3.y[6]
yCross[6] => calculon:cal4.y[6]
yCross[6] => calculon:cal5.y[6]
yCross[7] => calculon:cal1.y[7]
yCross[7] => calculon:cal2.y[7]
yCross[7] => calculon:cal3.y[7]
yCross[7] => calculon:cal4.y[7]
yCross[7] => calculon:cal5.y[7]
yCross[8] => calculon:cal1.y[8]
yCross[8] => calculon:cal2.y[8]
yCross[8] => calculon:cal3.y[8]
yCross[8] => calculon:cal4.y[8]
yCross[8] => calculon:cal5.y[8]
yCross[9] => calculon:cal1.y[9]
yCross[9] => calculon:cal2.y[9]
yCross[9] => calculon:cal3.y[9]
yCross[9] => calculon:cal4.y[9]
yCross[9] => calculon:cal5.y[9]
yCross[10] => calculon:cal1.y[10]
yCross[10] => calculon:cal2.y[10]
yCross[10] => calculon:cal3.y[10]
yCross[10] => calculon:cal4.y[10]
yCross[10] => calculon:cal5.y[10]
yCross[11] => calculon:cal1.y[11]
yCross[11] => calculon:cal2.y[11]
yCross[11] => calculon:cal3.y[11]
yCross[11] => calculon:cal4.y[11]
yCross[11] => calculon:cal5.y[11]
yCross[12] => calculon:cal1.y[12]
yCross[12] => calculon:cal2.y[12]
yCross[12] => calculon:cal3.y[12]
yCross[12] => calculon:cal4.y[12]
yCross[12] => calculon:cal5.y[12]
H[0] => calculon:cal1.H[0]
H[0] => calculon:cal2.H[0]
H[0] => calculon:cal3.H[0]
H[0] => calculon:cal4.H[0]
H[0] => calculon:cal5.H[0]
H[1] => calculon:cal1.H[1]
H[1] => calculon:cal2.H[1]
H[1] => calculon:cal3.H[1]
H[1] => calculon:cal4.H[1]
H[1] => calculon:cal5.H[1]
H[2] => calculon:cal1.H[2]
H[2] => calculon:cal2.H[2]
H[2] => calculon:cal3.H[2]
H[2] => calculon:cal4.H[2]
H[2] => calculon:cal5.H[2]
H[3] => calculon:cal1.H[3]
H[3] => calculon:cal2.H[3]
H[3] => calculon:cal3.H[3]
H[3] => calculon:cal4.H[3]
H[3] => calculon:cal5.H[3]
H[4] => calculon:cal1.H[4]
H[4] => calculon:cal2.H[4]
H[4] => calculon:cal3.H[4]
H[4] => calculon:cal4.H[4]
H[4] => calculon:cal5.H[4]
H[5] => calculon:cal1.H[5]
H[5] => calculon:cal2.H[5]
H[5] => calculon:cal3.H[5]
H[5] => calculon:cal4.H[5]
H[5] => calculon:cal5.H[5]
H[6] => calculon:cal1.H[6]
H[6] => calculon:cal2.H[6]
H[6] => calculon:cal3.H[6]
H[6] => calculon:cal4.H[6]
H[6] => calculon:cal5.H[6]
H[7] => calculon:cal1.H[7]
H[7] => calculon:cal2.H[7]
H[7] => calculon:cal3.H[7]
H[7] => calculon:cal4.H[7]
H[7] => calculon:cal5.H[7]
H[8] => calculon:cal1.H[8]
H[8] => calculon:cal2.H[8]
H[8] => calculon:cal3.H[8]
H[8] => calculon:cal4.H[8]
H[8] => calculon:cal5.H[8]
H[9] => calculon:cal1.H[9]
H[9] => calculon:cal2.H[9]
H[9] => calculon:cal3.H[9]
H[9] => calculon:cal4.H[9]
H[9] => calculon:cal5.H[9]
H[10] => calculon:cal1.H[10]
H[10] => calculon:cal2.H[10]
H[10] => calculon:cal3.H[10]
H[10] => calculon:cal4.H[10]
H[10] => calculon:cal5.H[10]
H[11] => calculon:cal1.H[11]
H[11] => calculon:cal2.H[11]
H[11] => calculon:cal3.H[11]
H[11] => calculon:cal4.H[11]
H[11] => calculon:cal5.H[11]
H[12] => calculon:cal1.H[12]
H[12] => calculon:cal2.H[12]
H[12] => calculon:cal3.H[12]
H[12] => calculon:cal4.H[12]
H[12] => calculon:cal5.H[12]
V[0] => calculon:cal1.V[0]
V[0] => calculon:cal2.V[0]
V[0] => calculon:cal3.V[0]
V[0] => calculon:cal4.V[0]
V[0] => calculon:cal5.V[0]
V[1] => calculon:cal1.V[1]
V[1] => calculon:cal2.V[1]
V[1] => calculon:cal3.V[1]
V[1] => calculon:cal4.V[1]
V[1] => calculon:cal5.V[1]
V[2] => calculon:cal1.V[2]
V[2] => calculon:cal2.V[2]
V[2] => calculon:cal3.V[2]
V[2] => calculon:cal4.V[2]
V[2] => calculon:cal5.V[2]
V[3] => calculon:cal1.V[3]
V[3] => calculon:cal2.V[3]
V[3] => calculon:cal3.V[3]
V[3] => calculon:cal4.V[3]
V[3] => calculon:cal5.V[3]
V[4] => calculon:cal1.V[4]
V[4] => calculon:cal2.V[4]
V[4] => calculon:cal3.V[4]
V[4] => calculon:cal4.V[4]
V[4] => calculon:cal5.V[4]
V[5] => calculon:cal1.V[5]
V[5] => calculon:cal2.V[5]
V[5] => calculon:cal3.V[5]
V[5] => calculon:cal4.V[5]
V[5] => calculon:cal5.V[5]
V[6] => calculon:cal1.V[6]
V[6] => calculon:cal2.V[6]
V[6] => calculon:cal3.V[6]
V[6] => calculon:cal4.V[6]
V[6] => calculon:cal5.V[6]
V[7] => calculon:cal1.V[7]
V[7] => calculon:cal2.V[7]
V[7] => calculon:cal3.V[7]
V[7] => calculon:cal4.V[7]
V[7] => calculon:cal5.V[7]
V[8] => calculon:cal1.V[8]
V[8] => calculon:cal2.V[8]
V[8] => calculon:cal3.V[8]
V[8] => calculon:cal4.V[8]
V[8] => calculon:cal5.V[8]
V[9] => calculon:cal1.V[9]
V[9] => calculon:cal2.V[9]
V[9] => calculon:cal3.V[9]
V[9] => calculon:cal4.V[9]
V[9] => calculon:cal5.V[9]
V[10] => calculon:cal1.V[10]
V[10] => calculon:cal2.V[10]
V[10] => calculon:cal3.V[10]
V[10] => calculon:cal4.V[10]
V[10] => calculon:cal5.V[10]
V[11] => calculon:cal1.V[11]
V[11] => calculon:cal2.V[11]
V[11] => calculon:cal3.V[11]
V[11] => calculon:cal4.V[11]
V[11] => calculon:cal5.V[11]
V[12] => calculon:cal1.V[12]
V[12] => calculon:cal2.V[12]
V[12] => calculon:cal3.V[12]
V[12] => calculon:cal4.V[12]
V[12] => calculon:cal5.V[12]
blank => calculon:cal1.blank
blank => calculon:cal2.blank
blank => calculon:cal3.blank
blank => calculon:cal4.blank
blank => calculon:cal5.blank
filtre => calculon:cal1.filtre
filtre => calculon:cal2.filtre
filtre => calculon:cal3.filtre
filtre => calculon:cal4.filtre
filtre => calculon:cal5.filtre
vsync => calculon:cal1.vsync
vsync => calculon:cal2.vsync
vsync => calculon:cal3.vsync
vsync => calculon:cal4.vsync
vsync => calculon:cal5.vsync
winner[0] <= cervotron:cer.Winner[0]
winner[1] <= cervotron:cer.Winner[1]
winner[2] <= cervotron:cer.Winner[2]
winner[3] <= cervotron:cer.Winner[3]
winner[4] <= cervotron:cer.Winner[4]


|Camera|calculator:clc|calculon:cal1
clk => prev_H[0].CLK
clk => prev_H[1].CLK
clk => prev_H[2].CLK
clk => prev_H[3].CLK
clk => prev_H[4].CLK
clk => prev_H[5].CLK
clk => prev_H[6].CLK
clk => prev_H[7].CLK
clk => prev_H[8].CLK
clk => prev_H[9].CLK
clk => prev_H[10].CLK
clk => prev_H[11].CLK
clk => prev_H[12].CLK
clk => nb_pix[0].CLK
clk => nb_pix[1].CLK
clk => nb_pix[2].CLK
clk => nb_pix[3].CLK
clk => nb_pix[4].CLK
clk => nb_pix[5].CLK
clk => nb_pix[6].CLK
clk => nb_pix[7].CLK
clk => nb_pix[8].CLK
clk => nb_pix[9].CLK
clk => nb_pix[10].CLK
clk => nb_pix[11].CLK
clk => nb_pix[12].CLK
clk => nb_pix[13].CLK
clk => nb_pix[14].CLK
clk => nb_pix[15].CLK
clk => nb_pix[16].CLK
clk => nb_pix[17].CLK
clk => nb_pix[18].CLK
clk => nb_pix[19].CLK
clk => nb_pix[20].CLK
clk => nb_pix[21].CLK
clk => nb_pix[22].CLK
clk => nb_pix[23].CLK
clk => nb_pix[24].CLK
clk => nb_pix[25].CLK
clk => nb_pix[26].CLK
clk => nb_pix[27].CLK
clk => nb_pix[28].CLK
clk => nb_pix[29].CLK
clk => nb_pix_rouge[0].CLK
clk => nb_pix_rouge[1].CLK
clk => nb_pix_rouge[2].CLK
clk => nb_pix_rouge[3].CLK
clk => nb_pix_rouge[4].CLK
clk => nb_pix_rouge[5].CLK
clk => nb_pix_rouge[6].CLK
clk => nb_pix_rouge[7].CLK
clk => nb_pix_rouge[8].CLK
clk => nb_pix_rouge[9].CLK
clk => nb_pix_rouge[10].CLK
clk => nb_pix_rouge[11].CLK
clk => nb_pix_rouge[12].CLK
clk => nb_pix_rouge[13].CLK
clk => nb_pix_rouge[14].CLK
clk => nb_pix_rouge[15].CLK
clk => nb_pix_rouge[16].CLK
clk => nb_pix_rouge[17].CLK
clk => nb_pix_rouge[18].CLK
clk => nb_pix_rouge[19].CLK
clk => nb_pix_rouge[20].CLK
clk => nb_pix_rouge[21].CLK
clk => nb_pix_rouge[22].CLK
clk => nb_pix_rouge[23].CLK
clk => nb_pix_rouge[24].CLK
clk => nb_pix_rouge[25].CLK
clk => nb_pix_rouge[26].CLK
clk => nb_pix_rouge[27].CLK
clk => nb_pix_rouge[28].CLK
clk => nb_pix_rouge[29].CLK
x[0] => LessThan0.IN26
x[0] => LessThan2.IN13
x[0] => LessThan3.IN13
x[1] => LessThan0.IN25
x[1] => LessThan2.IN12
x[1] => LessThan3.IN12
x[2] => LessThan0.IN24
x[2] => LessThan2.IN11
x[2] => LessThan3.IN11
x[3] => LessThan0.IN23
x[3] => LessThan2.IN10
x[3] => LessThan3.IN10
x[4] => LessThan0.IN22
x[4] => Add2.IN18
x[4] => Add3.IN18
x[5] => LessThan0.IN21
x[5] => Add2.IN17
x[5] => Add3.IN17
x[6] => LessThan0.IN20
x[6] => Add2.IN16
x[6] => Add3.IN16
x[7] => LessThan0.IN19
x[7] => Add2.IN15
x[7] => Add3.IN15
x[8] => LessThan0.IN18
x[8] => Add2.IN14
x[8] => Add3.IN14
x[9] => LessThan0.IN17
x[9] => Add2.IN13
x[9] => Add3.IN13
x[10] => LessThan0.IN16
x[10] => Add2.IN12
x[10] => Add3.IN12
x[11] => LessThan0.IN15
x[11] => Add2.IN11
x[11] => Add3.IN11
x[12] => LessThan0.IN14
x[12] => Add2.IN10
x[12] => Add3.IN10
y[0] => LessThan1.IN26
y[0] => LessThan4.IN13
y[0] => LessThan5.IN13
y[1] => LessThan1.IN25
y[1] => LessThan4.IN12
y[1] => LessThan5.IN12
y[2] => LessThan1.IN24
y[2] => LessThan4.IN11
y[2] => LessThan5.IN11
y[3] => LessThan1.IN23
y[3] => LessThan4.IN10
y[3] => LessThan5.IN10
y[4] => LessThan1.IN22
y[4] => Add4.IN18
y[4] => Add5.IN18
y[5] => LessThan1.IN21
y[5] => Add4.IN17
y[5] => Add5.IN17
y[6] => LessThan1.IN20
y[6] => Add4.IN16
y[6] => Add5.IN16
y[7] => LessThan1.IN19
y[7] => Add4.IN15
y[7] => Add5.IN15
y[8] => LessThan1.IN18
y[8] => Add4.IN14
y[8] => Add5.IN14
y[9] => LessThan1.IN17
y[9] => Add4.IN13
y[9] => Add5.IN13
y[10] => LessThan1.IN16
y[10] => Add4.IN12
y[10] => Add5.IN12
y[11] => LessThan1.IN15
y[11] => Add4.IN11
y[11] => Add5.IN11
y[12] => LessThan1.IN14
y[12] => Add4.IN10
y[12] => Add5.IN10
H[0] => Equal0.IN12
H[0] => LessThan2.IN26
H[0] => LessThan3.IN26
H[0] => prev_H[0].DATAIN
H[1] => Equal0.IN11
H[1] => LessThan2.IN25
H[1] => LessThan3.IN25
H[1] => prev_H[1].DATAIN
H[2] => Equal0.IN10
H[2] => LessThan2.IN24
H[2] => LessThan3.IN24
H[2] => prev_H[2].DATAIN
H[3] => Equal0.IN9
H[3] => LessThan2.IN23
H[3] => LessThan3.IN23
H[3] => prev_H[3].DATAIN
H[4] => Equal0.IN8
H[4] => LessThan2.IN22
H[4] => LessThan3.IN22
H[4] => prev_H[4].DATAIN
H[5] => Equal0.IN7
H[5] => LessThan2.IN21
H[5] => LessThan3.IN21
H[5] => prev_H[5].DATAIN
H[6] => Equal0.IN6
H[6] => LessThan2.IN20
H[6] => LessThan3.IN20
H[6] => prev_H[6].DATAIN
H[7] => Equal0.IN5
H[7] => LessThan2.IN19
H[7] => LessThan3.IN19
H[7] => prev_H[7].DATAIN
H[8] => Equal0.IN4
H[8] => LessThan2.IN18
H[8] => LessThan3.IN18
H[8] => prev_H[8].DATAIN
H[9] => Equal0.IN3
H[9] => LessThan2.IN17
H[9] => LessThan3.IN17
H[9] => prev_H[9].DATAIN
H[10] => Equal0.IN2
H[10] => LessThan2.IN16
H[10] => LessThan3.IN16
H[10] => prev_H[10].DATAIN
H[11] => Equal0.IN1
H[11] => LessThan2.IN15
H[11] => LessThan3.IN15
H[11] => prev_H[11].DATAIN
H[12] => Equal0.IN0
H[12] => LessThan2.IN14
H[12] => LessThan3.IN14
H[12] => prev_H[12].DATAIN
V[0] => LessThan4.IN26
V[0] => LessThan5.IN26
V[1] => LessThan4.IN25
V[1] => LessThan5.IN25
V[2] => LessThan4.IN24
V[2] => LessThan5.IN24
V[3] => LessThan4.IN23
V[3] => LessThan5.IN23
V[4] => LessThan4.IN22
V[4] => LessThan5.IN22
V[5] => LessThan4.IN21
V[5] => LessThan5.IN21
V[6] => LessThan4.IN20
V[6] => LessThan5.IN20
V[7] => LessThan4.IN19
V[7] => LessThan5.IN19
V[8] => LessThan4.IN18
V[8] => LessThan5.IN18
V[9] => LessThan4.IN17
V[9] => LessThan5.IN17
V[10] => LessThan4.IN16
V[10] => LessThan5.IN16
V[11] => LessThan4.IN15
V[11] => LessThan5.IN15
V[12] => LessThan4.IN14
V[12] => LessThan5.IN14
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
score[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|calculator:clc|calculon:cal2
clk => prev_H[0].CLK
clk => prev_H[1].CLK
clk => prev_H[2].CLK
clk => prev_H[3].CLK
clk => prev_H[4].CLK
clk => prev_H[5].CLK
clk => prev_H[6].CLK
clk => prev_H[7].CLK
clk => prev_H[8].CLK
clk => prev_H[9].CLK
clk => prev_H[10].CLK
clk => prev_H[11].CLK
clk => prev_H[12].CLK
clk => nb_pix[0].CLK
clk => nb_pix[1].CLK
clk => nb_pix[2].CLK
clk => nb_pix[3].CLK
clk => nb_pix[4].CLK
clk => nb_pix[5].CLK
clk => nb_pix[6].CLK
clk => nb_pix[7].CLK
clk => nb_pix[8].CLK
clk => nb_pix[9].CLK
clk => nb_pix[10].CLK
clk => nb_pix[11].CLK
clk => nb_pix[12].CLK
clk => nb_pix[13].CLK
clk => nb_pix[14].CLK
clk => nb_pix[15].CLK
clk => nb_pix[16].CLK
clk => nb_pix[17].CLK
clk => nb_pix[18].CLK
clk => nb_pix[19].CLK
clk => nb_pix[20].CLK
clk => nb_pix[21].CLK
clk => nb_pix[22].CLK
clk => nb_pix[23].CLK
clk => nb_pix[24].CLK
clk => nb_pix[25].CLK
clk => nb_pix[26].CLK
clk => nb_pix[27].CLK
clk => nb_pix[28].CLK
clk => nb_pix[29].CLK
clk => nb_pix_rouge[0].CLK
clk => nb_pix_rouge[1].CLK
clk => nb_pix_rouge[2].CLK
clk => nb_pix_rouge[3].CLK
clk => nb_pix_rouge[4].CLK
clk => nb_pix_rouge[5].CLK
clk => nb_pix_rouge[6].CLK
clk => nb_pix_rouge[7].CLK
clk => nb_pix_rouge[8].CLK
clk => nb_pix_rouge[9].CLK
clk => nb_pix_rouge[10].CLK
clk => nb_pix_rouge[11].CLK
clk => nb_pix_rouge[12].CLK
clk => nb_pix_rouge[13].CLK
clk => nb_pix_rouge[14].CLK
clk => nb_pix_rouge[15].CLK
clk => nb_pix_rouge[16].CLK
clk => nb_pix_rouge[17].CLK
clk => nb_pix_rouge[18].CLK
clk => nb_pix_rouge[19].CLK
clk => nb_pix_rouge[20].CLK
clk => nb_pix_rouge[21].CLK
clk => nb_pix_rouge[22].CLK
clk => nb_pix_rouge[23].CLK
clk => nb_pix_rouge[24].CLK
clk => nb_pix_rouge[25].CLK
clk => nb_pix_rouge[26].CLK
clk => nb_pix_rouge[27].CLK
clk => nb_pix_rouge[28].CLK
clk => nb_pix_rouge[29].CLK
x[0] => LessThan0.IN26
x[0] => LessThan2.IN13
x[0] => LessThan3.IN13
x[1] => LessThan0.IN25
x[1] => LessThan2.IN12
x[1] => LessThan3.IN12
x[2] => LessThan0.IN24
x[2] => LessThan2.IN11
x[2] => LessThan3.IN11
x[3] => LessThan0.IN23
x[3] => Add2.IN20
x[3] => Add3.IN20
x[4] => LessThan0.IN22
x[4] => Add2.IN19
x[4] => Add3.IN19
x[5] => LessThan0.IN21
x[5] => Add2.IN18
x[5] => Add3.IN18
x[6] => LessThan0.IN20
x[6] => Add2.IN17
x[6] => Add3.IN17
x[7] => LessThan0.IN19
x[7] => Add2.IN16
x[7] => Add3.IN16
x[8] => LessThan0.IN18
x[8] => Add2.IN15
x[8] => Add3.IN15
x[9] => LessThan0.IN17
x[9] => Add2.IN14
x[9] => Add3.IN14
x[10] => LessThan0.IN16
x[10] => Add2.IN13
x[10] => Add3.IN13
x[11] => LessThan0.IN15
x[11] => Add2.IN12
x[11] => Add3.IN12
x[12] => LessThan0.IN14
x[12] => Add2.IN11
x[12] => Add3.IN11
y[0] => LessThan1.IN26
y[0] => Add4.IN26
y[0] => Add5.IN26
y[1] => LessThan1.IN25
y[1] => Add4.IN25
y[1] => Add5.IN25
y[2] => LessThan1.IN24
y[2] => Add4.IN24
y[2] => Add5.IN24
y[3] => LessThan1.IN23
y[3] => Add4.IN23
y[3] => Add5.IN23
y[4] => LessThan1.IN22
y[4] => Add4.IN22
y[4] => Add5.IN22
y[5] => LessThan1.IN21
y[5] => Add4.IN21
y[5] => Add5.IN21
y[6] => LessThan1.IN20
y[6] => Add4.IN20
y[6] => Add5.IN20
y[7] => LessThan1.IN19
y[7] => Add4.IN19
y[7] => Add5.IN19
y[8] => LessThan1.IN18
y[8] => Add4.IN18
y[8] => Add5.IN18
y[9] => LessThan1.IN17
y[9] => Add4.IN17
y[9] => Add5.IN17
y[10] => LessThan1.IN16
y[10] => Add4.IN16
y[10] => Add5.IN16
y[11] => LessThan1.IN15
y[11] => Add4.IN15
y[11] => Add5.IN15
y[12] => LessThan1.IN14
y[12] => Add4.IN14
y[12] => Add5.IN14
H[0] => Equal0.IN12
H[0] => LessThan2.IN26
H[0] => LessThan3.IN26
H[0] => prev_H[0].DATAIN
H[1] => Equal0.IN11
H[1] => LessThan2.IN25
H[1] => LessThan3.IN25
H[1] => prev_H[1].DATAIN
H[2] => Equal0.IN10
H[2] => LessThan2.IN24
H[2] => LessThan3.IN24
H[2] => prev_H[2].DATAIN
H[3] => Equal0.IN9
H[3] => LessThan2.IN23
H[3] => LessThan3.IN23
H[3] => prev_H[3].DATAIN
H[4] => Equal0.IN8
H[4] => LessThan2.IN22
H[4] => LessThan3.IN22
H[4] => prev_H[4].DATAIN
H[5] => Equal0.IN7
H[5] => LessThan2.IN21
H[5] => LessThan3.IN21
H[5] => prev_H[5].DATAIN
H[6] => Equal0.IN6
H[6] => LessThan2.IN20
H[6] => LessThan3.IN20
H[6] => prev_H[6].DATAIN
H[7] => Equal0.IN5
H[7] => LessThan2.IN19
H[7] => LessThan3.IN19
H[7] => prev_H[7].DATAIN
H[8] => Equal0.IN4
H[8] => LessThan2.IN18
H[8] => LessThan3.IN18
H[8] => prev_H[8].DATAIN
H[9] => Equal0.IN3
H[9] => LessThan2.IN17
H[9] => LessThan3.IN17
H[9] => prev_H[9].DATAIN
H[10] => Equal0.IN2
H[10] => LessThan2.IN16
H[10] => LessThan3.IN16
H[10] => prev_H[10].DATAIN
H[11] => Equal0.IN1
H[11] => LessThan2.IN15
H[11] => LessThan3.IN15
H[11] => prev_H[11].DATAIN
H[12] => Equal0.IN0
H[12] => LessThan2.IN14
H[12] => LessThan3.IN14
H[12] => prev_H[12].DATAIN
V[0] => LessThan4.IN26
V[0] => LessThan5.IN26
V[1] => LessThan4.IN25
V[1] => LessThan5.IN25
V[2] => LessThan4.IN24
V[2] => LessThan5.IN24
V[3] => LessThan4.IN23
V[3] => LessThan5.IN23
V[4] => LessThan4.IN22
V[4] => LessThan5.IN22
V[5] => LessThan4.IN21
V[5] => LessThan5.IN21
V[6] => LessThan4.IN20
V[6] => LessThan5.IN20
V[7] => LessThan4.IN19
V[7] => LessThan5.IN19
V[8] => LessThan4.IN18
V[8] => LessThan5.IN18
V[9] => LessThan4.IN17
V[9] => LessThan5.IN17
V[10] => LessThan4.IN16
V[10] => LessThan5.IN16
V[11] => LessThan4.IN15
V[11] => LessThan5.IN15
V[12] => LessThan4.IN14
V[12] => LessThan5.IN14
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
score[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|calculator:clc|calculon:cal3
clk => prev_H[0].CLK
clk => prev_H[1].CLK
clk => prev_H[2].CLK
clk => prev_H[3].CLK
clk => prev_H[4].CLK
clk => prev_H[5].CLK
clk => prev_H[6].CLK
clk => prev_H[7].CLK
clk => prev_H[8].CLK
clk => prev_H[9].CLK
clk => prev_H[10].CLK
clk => prev_H[11].CLK
clk => prev_H[12].CLK
clk => nb_pix[0].CLK
clk => nb_pix[1].CLK
clk => nb_pix[2].CLK
clk => nb_pix[3].CLK
clk => nb_pix[4].CLK
clk => nb_pix[5].CLK
clk => nb_pix[6].CLK
clk => nb_pix[7].CLK
clk => nb_pix[8].CLK
clk => nb_pix[9].CLK
clk => nb_pix[10].CLK
clk => nb_pix[11].CLK
clk => nb_pix[12].CLK
clk => nb_pix[13].CLK
clk => nb_pix[14].CLK
clk => nb_pix[15].CLK
clk => nb_pix[16].CLK
clk => nb_pix[17].CLK
clk => nb_pix[18].CLK
clk => nb_pix[19].CLK
clk => nb_pix[20].CLK
clk => nb_pix[21].CLK
clk => nb_pix[22].CLK
clk => nb_pix[23].CLK
clk => nb_pix[24].CLK
clk => nb_pix[25].CLK
clk => nb_pix[26].CLK
clk => nb_pix[27].CLK
clk => nb_pix[28].CLK
clk => nb_pix[29].CLK
clk => nb_pix_rouge[0].CLK
clk => nb_pix_rouge[1].CLK
clk => nb_pix_rouge[2].CLK
clk => nb_pix_rouge[3].CLK
clk => nb_pix_rouge[4].CLK
clk => nb_pix_rouge[5].CLK
clk => nb_pix_rouge[6].CLK
clk => nb_pix_rouge[7].CLK
clk => nb_pix_rouge[8].CLK
clk => nb_pix_rouge[9].CLK
clk => nb_pix_rouge[10].CLK
clk => nb_pix_rouge[11].CLK
clk => nb_pix_rouge[12].CLK
clk => nb_pix_rouge[13].CLK
clk => nb_pix_rouge[14].CLK
clk => nb_pix_rouge[15].CLK
clk => nb_pix_rouge[16].CLK
clk => nb_pix_rouge[17].CLK
clk => nb_pix_rouge[18].CLK
clk => nb_pix_rouge[19].CLK
clk => nb_pix_rouge[20].CLK
clk => nb_pix_rouge[21].CLK
clk => nb_pix_rouge[22].CLK
clk => nb_pix_rouge[23].CLK
clk => nb_pix_rouge[24].CLK
clk => nb_pix_rouge[25].CLK
clk => nb_pix_rouge[26].CLK
clk => nb_pix_rouge[27].CLK
clk => nb_pix_rouge[28].CLK
clk => nb_pix_rouge[29].CLK
x[0] => LessThan0.IN26
x[0] => Add2.IN26
x[0] => Add3.IN26
x[1] => LessThan0.IN25
x[1] => Add2.IN25
x[1] => Add3.IN25
x[2] => LessThan0.IN24
x[2] => Add2.IN24
x[2] => Add3.IN24
x[3] => LessThan0.IN23
x[3] => Add2.IN23
x[3] => Add3.IN23
x[4] => LessThan0.IN22
x[4] => Add2.IN22
x[4] => Add3.IN22
x[5] => LessThan0.IN21
x[5] => Add2.IN21
x[5] => Add3.IN21
x[6] => LessThan0.IN20
x[6] => Add2.IN20
x[6] => Add3.IN20
x[7] => LessThan0.IN19
x[7] => Add2.IN19
x[7] => Add3.IN19
x[8] => LessThan0.IN18
x[8] => Add2.IN18
x[8] => Add3.IN18
x[9] => LessThan0.IN17
x[9] => Add2.IN17
x[9] => Add3.IN17
x[10] => LessThan0.IN16
x[10] => Add2.IN16
x[10] => Add3.IN16
x[11] => LessThan0.IN15
x[11] => Add2.IN15
x[11] => Add3.IN15
x[12] => LessThan0.IN14
x[12] => Add2.IN14
x[12] => Add3.IN14
y[0] => LessThan1.IN26
y[0] => Add4.IN26
y[0] => Add5.IN26
y[1] => LessThan1.IN25
y[1] => Add4.IN25
y[1] => Add5.IN25
y[2] => LessThan1.IN24
y[2] => Add4.IN24
y[2] => Add5.IN24
y[3] => LessThan1.IN23
y[3] => Add4.IN23
y[3] => Add5.IN23
y[4] => LessThan1.IN22
y[4] => Add4.IN22
y[4] => Add5.IN22
y[5] => LessThan1.IN21
y[5] => Add4.IN21
y[5] => Add5.IN21
y[6] => LessThan1.IN20
y[6] => Add4.IN20
y[6] => Add5.IN20
y[7] => LessThan1.IN19
y[7] => Add4.IN19
y[7] => Add5.IN19
y[8] => LessThan1.IN18
y[8] => Add4.IN18
y[8] => Add5.IN18
y[9] => LessThan1.IN17
y[9] => Add4.IN17
y[9] => Add5.IN17
y[10] => LessThan1.IN16
y[10] => Add4.IN16
y[10] => Add5.IN16
y[11] => LessThan1.IN15
y[11] => Add4.IN15
y[11] => Add5.IN15
y[12] => LessThan1.IN14
y[12] => Add4.IN14
y[12] => Add5.IN14
H[0] => Equal0.IN12
H[0] => LessThan2.IN26
H[0] => LessThan3.IN26
H[0] => prev_H[0].DATAIN
H[1] => Equal0.IN11
H[1] => LessThan2.IN25
H[1] => LessThan3.IN25
H[1] => prev_H[1].DATAIN
H[2] => Equal0.IN10
H[2] => LessThan2.IN24
H[2] => LessThan3.IN24
H[2] => prev_H[2].DATAIN
H[3] => Equal0.IN9
H[3] => LessThan2.IN23
H[3] => LessThan3.IN23
H[3] => prev_H[3].DATAIN
H[4] => Equal0.IN8
H[4] => LessThan2.IN22
H[4] => LessThan3.IN22
H[4] => prev_H[4].DATAIN
H[5] => Equal0.IN7
H[5] => LessThan2.IN21
H[5] => LessThan3.IN21
H[5] => prev_H[5].DATAIN
H[6] => Equal0.IN6
H[6] => LessThan2.IN20
H[6] => LessThan3.IN20
H[6] => prev_H[6].DATAIN
H[7] => Equal0.IN5
H[7] => LessThan2.IN19
H[7] => LessThan3.IN19
H[7] => prev_H[7].DATAIN
H[8] => Equal0.IN4
H[8] => LessThan2.IN18
H[8] => LessThan3.IN18
H[8] => prev_H[8].DATAIN
H[9] => Equal0.IN3
H[9] => LessThan2.IN17
H[9] => LessThan3.IN17
H[9] => prev_H[9].DATAIN
H[10] => Equal0.IN2
H[10] => LessThan2.IN16
H[10] => LessThan3.IN16
H[10] => prev_H[10].DATAIN
H[11] => Equal0.IN1
H[11] => LessThan2.IN15
H[11] => LessThan3.IN15
H[11] => prev_H[11].DATAIN
H[12] => Equal0.IN0
H[12] => LessThan2.IN14
H[12] => LessThan3.IN14
H[12] => prev_H[12].DATAIN
V[0] => LessThan4.IN26
V[0] => LessThan5.IN26
V[1] => LessThan4.IN25
V[1] => LessThan5.IN25
V[2] => LessThan4.IN24
V[2] => LessThan5.IN24
V[3] => LessThan4.IN23
V[3] => LessThan5.IN23
V[4] => LessThan4.IN22
V[4] => LessThan5.IN22
V[5] => LessThan4.IN21
V[5] => LessThan5.IN21
V[6] => LessThan4.IN20
V[6] => LessThan5.IN20
V[7] => LessThan4.IN19
V[7] => LessThan5.IN19
V[8] => LessThan4.IN18
V[8] => LessThan5.IN18
V[9] => LessThan4.IN17
V[9] => LessThan5.IN17
V[10] => LessThan4.IN16
V[10] => LessThan5.IN16
V[11] => LessThan4.IN15
V[11] => LessThan5.IN15
V[12] => LessThan4.IN14
V[12] => LessThan5.IN14
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
score[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|calculator:clc|calculon:cal4
clk => prev_H[0].CLK
clk => prev_H[1].CLK
clk => prev_H[2].CLK
clk => prev_H[3].CLK
clk => prev_H[4].CLK
clk => prev_H[5].CLK
clk => prev_H[6].CLK
clk => prev_H[7].CLK
clk => prev_H[8].CLK
clk => prev_H[9].CLK
clk => prev_H[10].CLK
clk => prev_H[11].CLK
clk => prev_H[12].CLK
clk => nb_pix[0].CLK
clk => nb_pix[1].CLK
clk => nb_pix[2].CLK
clk => nb_pix[3].CLK
clk => nb_pix[4].CLK
clk => nb_pix[5].CLK
clk => nb_pix[6].CLK
clk => nb_pix[7].CLK
clk => nb_pix[8].CLK
clk => nb_pix[9].CLK
clk => nb_pix[10].CLK
clk => nb_pix[11].CLK
clk => nb_pix[12].CLK
clk => nb_pix[13].CLK
clk => nb_pix[14].CLK
clk => nb_pix[15].CLK
clk => nb_pix[16].CLK
clk => nb_pix[17].CLK
clk => nb_pix[18].CLK
clk => nb_pix[19].CLK
clk => nb_pix[20].CLK
clk => nb_pix[21].CLK
clk => nb_pix[22].CLK
clk => nb_pix[23].CLK
clk => nb_pix[24].CLK
clk => nb_pix[25].CLK
clk => nb_pix[26].CLK
clk => nb_pix[27].CLK
clk => nb_pix[28].CLK
clk => nb_pix[29].CLK
clk => nb_pix_rouge[0].CLK
clk => nb_pix_rouge[1].CLK
clk => nb_pix_rouge[2].CLK
clk => nb_pix_rouge[3].CLK
clk => nb_pix_rouge[4].CLK
clk => nb_pix_rouge[5].CLK
clk => nb_pix_rouge[6].CLK
clk => nb_pix_rouge[7].CLK
clk => nb_pix_rouge[8].CLK
clk => nb_pix_rouge[9].CLK
clk => nb_pix_rouge[10].CLK
clk => nb_pix_rouge[11].CLK
clk => nb_pix_rouge[12].CLK
clk => nb_pix_rouge[13].CLK
clk => nb_pix_rouge[14].CLK
clk => nb_pix_rouge[15].CLK
clk => nb_pix_rouge[16].CLK
clk => nb_pix_rouge[17].CLK
clk => nb_pix_rouge[18].CLK
clk => nb_pix_rouge[19].CLK
clk => nb_pix_rouge[20].CLK
clk => nb_pix_rouge[21].CLK
clk => nb_pix_rouge[22].CLK
clk => nb_pix_rouge[23].CLK
clk => nb_pix_rouge[24].CLK
clk => nb_pix_rouge[25].CLK
clk => nb_pix_rouge[26].CLK
clk => nb_pix_rouge[27].CLK
clk => nb_pix_rouge[28].CLK
clk => nb_pix_rouge[29].CLK
x[0] => LessThan0.IN26
x[0] => Add2.IN26
x[0] => Add3.IN26
x[1] => LessThan0.IN25
x[1] => Add2.IN25
x[1] => Add3.IN25
x[2] => LessThan0.IN24
x[2] => Add2.IN24
x[2] => Add3.IN24
x[3] => LessThan0.IN23
x[3] => Add2.IN23
x[3] => Add3.IN23
x[4] => LessThan0.IN22
x[4] => Add2.IN22
x[4] => Add3.IN22
x[5] => LessThan0.IN21
x[5] => Add2.IN21
x[5] => Add3.IN21
x[6] => LessThan0.IN20
x[6] => Add2.IN20
x[6] => Add3.IN20
x[7] => LessThan0.IN19
x[7] => Add2.IN19
x[7] => Add3.IN19
x[8] => LessThan0.IN18
x[8] => Add2.IN18
x[8] => Add3.IN18
x[9] => LessThan0.IN17
x[9] => Add2.IN17
x[9] => Add3.IN17
x[10] => LessThan0.IN16
x[10] => Add2.IN16
x[10] => Add3.IN16
x[11] => LessThan0.IN15
x[11] => Add2.IN15
x[11] => Add3.IN15
x[12] => LessThan0.IN14
x[12] => Add2.IN14
x[12] => Add3.IN14
y[0] => LessThan1.IN26
y[0] => LessThan4.IN13
y[0] => LessThan5.IN13
y[1] => LessThan1.IN25
y[1] => Add4.IN24
y[1] => Add5.IN24
y[2] => LessThan1.IN24
y[2] => Add4.IN23
y[2] => Add5.IN23
y[3] => LessThan1.IN23
y[3] => Add4.IN22
y[3] => Add5.IN22
y[4] => LessThan1.IN22
y[4] => Add4.IN21
y[4] => Add5.IN21
y[5] => LessThan1.IN21
y[5] => Add4.IN20
y[5] => Add5.IN20
y[6] => LessThan1.IN20
y[6] => Add4.IN19
y[6] => Add5.IN19
y[7] => LessThan1.IN19
y[7] => Add4.IN18
y[7] => Add5.IN18
y[8] => LessThan1.IN18
y[8] => Add4.IN17
y[8] => Add5.IN17
y[9] => LessThan1.IN17
y[9] => Add4.IN16
y[9] => Add5.IN16
y[10] => LessThan1.IN16
y[10] => Add4.IN15
y[10] => Add5.IN15
y[11] => LessThan1.IN15
y[11] => Add4.IN14
y[11] => Add5.IN14
y[12] => LessThan1.IN14
y[12] => Add4.IN13
y[12] => Add5.IN13
H[0] => Equal0.IN12
H[0] => LessThan2.IN26
H[0] => LessThan3.IN26
H[0] => prev_H[0].DATAIN
H[1] => Equal0.IN11
H[1] => LessThan2.IN25
H[1] => LessThan3.IN25
H[1] => prev_H[1].DATAIN
H[2] => Equal0.IN10
H[2] => LessThan2.IN24
H[2] => LessThan3.IN24
H[2] => prev_H[2].DATAIN
H[3] => Equal0.IN9
H[3] => LessThan2.IN23
H[3] => LessThan3.IN23
H[3] => prev_H[3].DATAIN
H[4] => Equal0.IN8
H[4] => LessThan2.IN22
H[4] => LessThan3.IN22
H[4] => prev_H[4].DATAIN
H[5] => Equal0.IN7
H[5] => LessThan2.IN21
H[5] => LessThan3.IN21
H[5] => prev_H[5].DATAIN
H[6] => Equal0.IN6
H[6] => LessThan2.IN20
H[6] => LessThan3.IN20
H[6] => prev_H[6].DATAIN
H[7] => Equal0.IN5
H[7] => LessThan2.IN19
H[7] => LessThan3.IN19
H[7] => prev_H[7].DATAIN
H[8] => Equal0.IN4
H[8] => LessThan2.IN18
H[8] => LessThan3.IN18
H[8] => prev_H[8].DATAIN
H[9] => Equal0.IN3
H[9] => LessThan2.IN17
H[9] => LessThan3.IN17
H[9] => prev_H[9].DATAIN
H[10] => Equal0.IN2
H[10] => LessThan2.IN16
H[10] => LessThan3.IN16
H[10] => prev_H[10].DATAIN
H[11] => Equal0.IN1
H[11] => LessThan2.IN15
H[11] => LessThan3.IN15
H[11] => prev_H[11].DATAIN
H[12] => Equal0.IN0
H[12] => LessThan2.IN14
H[12] => LessThan3.IN14
H[12] => prev_H[12].DATAIN
V[0] => LessThan4.IN26
V[0] => LessThan5.IN26
V[1] => LessThan4.IN25
V[1] => LessThan5.IN25
V[2] => LessThan4.IN24
V[2] => LessThan5.IN24
V[3] => LessThan4.IN23
V[3] => LessThan5.IN23
V[4] => LessThan4.IN22
V[4] => LessThan5.IN22
V[5] => LessThan4.IN21
V[5] => LessThan5.IN21
V[6] => LessThan4.IN20
V[6] => LessThan5.IN20
V[7] => LessThan4.IN19
V[7] => LessThan5.IN19
V[8] => LessThan4.IN18
V[8] => LessThan5.IN18
V[9] => LessThan4.IN17
V[9] => LessThan5.IN17
V[10] => LessThan4.IN16
V[10] => LessThan5.IN16
V[11] => LessThan4.IN15
V[11] => LessThan5.IN15
V[12] => LessThan4.IN14
V[12] => LessThan5.IN14
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
score[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|calculator:clc|calculon:cal5
clk => prev_H[0].CLK
clk => prev_H[1].CLK
clk => prev_H[2].CLK
clk => prev_H[3].CLK
clk => prev_H[4].CLK
clk => prev_H[5].CLK
clk => prev_H[6].CLK
clk => prev_H[7].CLK
clk => prev_H[8].CLK
clk => prev_H[9].CLK
clk => prev_H[10].CLK
clk => prev_H[11].CLK
clk => prev_H[12].CLK
clk => nb_pix[0].CLK
clk => nb_pix[1].CLK
clk => nb_pix[2].CLK
clk => nb_pix[3].CLK
clk => nb_pix[4].CLK
clk => nb_pix[5].CLK
clk => nb_pix[6].CLK
clk => nb_pix[7].CLK
clk => nb_pix[8].CLK
clk => nb_pix[9].CLK
clk => nb_pix[10].CLK
clk => nb_pix[11].CLK
clk => nb_pix[12].CLK
clk => nb_pix[13].CLK
clk => nb_pix[14].CLK
clk => nb_pix[15].CLK
clk => nb_pix[16].CLK
clk => nb_pix[17].CLK
clk => nb_pix[18].CLK
clk => nb_pix[19].CLK
clk => nb_pix[20].CLK
clk => nb_pix[21].CLK
clk => nb_pix[22].CLK
clk => nb_pix[23].CLK
clk => nb_pix[24].CLK
clk => nb_pix[25].CLK
clk => nb_pix[26].CLK
clk => nb_pix[27].CLK
clk => nb_pix[28].CLK
clk => nb_pix[29].CLK
clk => nb_pix_rouge[0].CLK
clk => nb_pix_rouge[1].CLK
clk => nb_pix_rouge[2].CLK
clk => nb_pix_rouge[3].CLK
clk => nb_pix_rouge[4].CLK
clk => nb_pix_rouge[5].CLK
clk => nb_pix_rouge[6].CLK
clk => nb_pix_rouge[7].CLK
clk => nb_pix_rouge[8].CLK
clk => nb_pix_rouge[9].CLK
clk => nb_pix_rouge[10].CLK
clk => nb_pix_rouge[11].CLK
clk => nb_pix_rouge[12].CLK
clk => nb_pix_rouge[13].CLK
clk => nb_pix_rouge[14].CLK
clk => nb_pix_rouge[15].CLK
clk => nb_pix_rouge[16].CLK
clk => nb_pix_rouge[17].CLK
clk => nb_pix_rouge[18].CLK
clk => nb_pix_rouge[19].CLK
clk => nb_pix_rouge[20].CLK
clk => nb_pix_rouge[21].CLK
clk => nb_pix_rouge[22].CLK
clk => nb_pix_rouge[23].CLK
clk => nb_pix_rouge[24].CLK
clk => nb_pix_rouge[25].CLK
clk => nb_pix_rouge[26].CLK
clk => nb_pix_rouge[27].CLK
clk => nb_pix_rouge[28].CLK
clk => nb_pix_rouge[29].CLK
x[0] => LessThan0.IN26
x[0] => LessThan2.IN13
x[0] => LessThan3.IN13
x[1] => LessThan0.IN25
x[1] => Add2.IN24
x[1] => Add3.IN24
x[2] => LessThan0.IN24
x[2] => Add2.IN23
x[2] => Add3.IN23
x[3] => LessThan0.IN23
x[3] => Add2.IN22
x[3] => Add3.IN22
x[4] => LessThan0.IN22
x[4] => Add2.IN21
x[4] => Add3.IN21
x[5] => LessThan0.IN21
x[5] => Add2.IN20
x[5] => Add3.IN20
x[6] => LessThan0.IN20
x[6] => Add2.IN19
x[6] => Add3.IN19
x[7] => LessThan0.IN19
x[7] => Add2.IN18
x[7] => Add3.IN18
x[8] => LessThan0.IN18
x[8] => Add2.IN17
x[8] => Add3.IN17
x[9] => LessThan0.IN17
x[9] => Add2.IN16
x[9] => Add3.IN16
x[10] => LessThan0.IN16
x[10] => Add2.IN15
x[10] => Add3.IN15
x[11] => LessThan0.IN15
x[11] => Add2.IN14
x[11] => Add3.IN14
x[12] => LessThan0.IN14
x[12] => Add2.IN13
x[12] => Add3.IN13
y[0] => LessThan1.IN26
y[0] => LessThan4.IN13
y[0] => LessThan5.IN13
y[1] => LessThan1.IN25
y[1] => Add4.IN24
y[1] => Add5.IN24
y[2] => LessThan1.IN24
y[2] => Add4.IN23
y[2] => Add5.IN23
y[3] => LessThan1.IN23
y[3] => Add4.IN22
y[3] => Add5.IN22
y[4] => LessThan1.IN22
y[4] => Add4.IN21
y[4] => Add5.IN21
y[5] => LessThan1.IN21
y[5] => Add4.IN20
y[5] => Add5.IN20
y[6] => LessThan1.IN20
y[6] => Add4.IN19
y[6] => Add5.IN19
y[7] => LessThan1.IN19
y[7] => Add4.IN18
y[7] => Add5.IN18
y[8] => LessThan1.IN18
y[8] => Add4.IN17
y[8] => Add5.IN17
y[9] => LessThan1.IN17
y[9] => Add4.IN16
y[9] => Add5.IN16
y[10] => LessThan1.IN16
y[10] => Add4.IN15
y[10] => Add5.IN15
y[11] => LessThan1.IN15
y[11] => Add4.IN14
y[11] => Add5.IN14
y[12] => LessThan1.IN14
y[12] => Add4.IN13
y[12] => Add5.IN13
H[0] => Equal0.IN12
H[0] => LessThan2.IN26
H[0] => LessThan3.IN26
H[0] => prev_H[0].DATAIN
H[1] => Equal0.IN11
H[1] => LessThan2.IN25
H[1] => LessThan3.IN25
H[1] => prev_H[1].DATAIN
H[2] => Equal0.IN10
H[2] => LessThan2.IN24
H[2] => LessThan3.IN24
H[2] => prev_H[2].DATAIN
H[3] => Equal0.IN9
H[3] => LessThan2.IN23
H[3] => LessThan3.IN23
H[3] => prev_H[3].DATAIN
H[4] => Equal0.IN8
H[4] => LessThan2.IN22
H[4] => LessThan3.IN22
H[4] => prev_H[4].DATAIN
H[5] => Equal0.IN7
H[5] => LessThan2.IN21
H[5] => LessThan3.IN21
H[5] => prev_H[5].DATAIN
H[6] => Equal0.IN6
H[6] => LessThan2.IN20
H[6] => LessThan3.IN20
H[6] => prev_H[6].DATAIN
H[7] => Equal0.IN5
H[7] => LessThan2.IN19
H[7] => LessThan3.IN19
H[7] => prev_H[7].DATAIN
H[8] => Equal0.IN4
H[8] => LessThan2.IN18
H[8] => LessThan3.IN18
H[8] => prev_H[8].DATAIN
H[9] => Equal0.IN3
H[9] => LessThan2.IN17
H[9] => LessThan3.IN17
H[9] => prev_H[9].DATAIN
H[10] => Equal0.IN2
H[10] => LessThan2.IN16
H[10] => LessThan3.IN16
H[10] => prev_H[10].DATAIN
H[11] => Equal0.IN1
H[11] => LessThan2.IN15
H[11] => LessThan3.IN15
H[11] => prev_H[11].DATAIN
H[12] => Equal0.IN0
H[12] => LessThan2.IN14
H[12] => LessThan3.IN14
H[12] => prev_H[12].DATAIN
V[0] => LessThan4.IN26
V[0] => LessThan5.IN26
V[1] => LessThan4.IN25
V[1] => LessThan5.IN25
V[2] => LessThan4.IN24
V[2] => LessThan5.IN24
V[3] => LessThan4.IN23
V[3] => LessThan5.IN23
V[4] => LessThan4.IN22
V[4] => LessThan5.IN22
V[5] => LessThan4.IN21
V[5] => LessThan5.IN21
V[6] => LessThan4.IN20
V[6] => LessThan5.IN20
V[7] => LessThan4.IN19
V[7] => LessThan5.IN19
V[8] => LessThan4.IN18
V[8] => LessThan5.IN18
V[9] => LessThan4.IN17
V[9] => LessThan5.IN17
V[10] => LessThan4.IN16
V[10] => LessThan5.IN16
V[11] => LessThan4.IN15
V[11] => LessThan5.IN15
V[12] => LessThan4.IN14
V[12] => LessThan5.IN14
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
blank => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
filtre => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix_rouge.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
vsync => nb_pix.OUTPUTSELECT
score[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
score[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|calculator:clc|Cervotron:cer
calculon1[0] => Add0.IN18
calculon1[1] => Add0.IN17
calculon1[2] => Add0.IN16
calculon1[3] => Add0.IN15
calculon1[4] => Add0.IN14
calculon1[5] => Add0.IN13
calculon1[6] => Add0.IN12
calculon1[7] => Add0.IN11
calculon1[8] => Add0.IN10
calculon2[0] => LessThan0.IN20
calculon2[0] => Add1.IN18
calculon2[1] => LessThan0.IN19
calculon2[1] => Add1.IN17
calculon2[2] => LessThan0.IN18
calculon2[2] => Add1.IN16
calculon2[3] => LessThan0.IN17
calculon2[3] => Add1.IN15
calculon2[4] => LessThan0.IN16
calculon2[4] => Add1.IN14
calculon2[5] => LessThan0.IN15
calculon2[5] => Add1.IN13
calculon2[6] => LessThan0.IN14
calculon2[6] => Add1.IN12
calculon2[7] => LessThan0.IN13
calculon2[7] => Add1.IN11
calculon2[8] => LessThan0.IN12
calculon2[8] => Add1.IN10
calculon3[0] => LessThan1.IN20
calculon3[0] => Add2.IN18
calculon3[1] => LessThan1.IN19
calculon3[1] => Add2.IN17
calculon3[2] => LessThan1.IN18
calculon3[2] => Add2.IN16
calculon3[3] => LessThan1.IN17
calculon3[3] => Add2.IN15
calculon3[4] => LessThan1.IN16
calculon3[4] => Add2.IN14
calculon3[5] => LessThan1.IN15
calculon3[5] => Add2.IN13
calculon3[6] => LessThan1.IN14
calculon3[6] => Add2.IN12
calculon3[7] => LessThan1.IN13
calculon3[7] => Add2.IN11
calculon3[8] => LessThan1.IN12
calculon3[8] => Add2.IN10
calculon4[0] => LessThan2.IN20
calculon4[0] => Add3.IN18
calculon4[1] => LessThan2.IN19
calculon4[1] => Add3.IN17
calculon4[2] => LessThan2.IN18
calculon4[2] => Add3.IN16
calculon4[3] => LessThan2.IN17
calculon4[3] => Add3.IN15
calculon4[4] => LessThan2.IN16
calculon4[4] => Add3.IN14
calculon4[5] => LessThan2.IN15
calculon4[5] => Add3.IN13
calculon4[6] => LessThan2.IN14
calculon4[6] => Add3.IN12
calculon4[7] => LessThan2.IN13
calculon4[7] => Add3.IN11
calculon4[8] => LessThan2.IN12
calculon4[8] => Add3.IN10
calculon5[0] => LessThan3.IN20
calculon5[1] => LessThan3.IN19
calculon5[2] => LessThan3.IN18
calculon5[3] => LessThan3.IN17
calculon5[4] => LessThan3.IN16
calculon5[5] => LessThan3.IN15
calculon5[6] => LessThan3.IN14
calculon5[7] => LessThan3.IN13
calculon5[8] => LessThan3.IN12
clock => Winner[0]~reg0.CLK
clock => Winner[1]~reg0.CLK
clock => Winner[2]~reg0.CLK
clock => Winner[3]~reg0.CLK
clock => Winner[4]~reg0.CLK
Winner[0] <= Winner[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Winner[1] <= Winner[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Winner[2] <= Winner[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Winner[3] <= Winner[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Winner[4] <= Winner[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


