<use f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='344' c='_ZNK4llvm16TargetPassConfig12getCSEConfigEv'/>
<def f='llvm/llvm/include/llvm/CodeGen/CSEConfigBase.h' l='17' ll='24'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='39' c='llvm::CSEConfigFull'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='39'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='46' c='llvm::CSEConfigConstantOnly'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='46'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='56' c='_ZN4llvm26getStandardCSEConfigForOptENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='77'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='144' c='_ZN4llvm12GISelCSEInfo12setCSEConfigESt10unique_ptrINS_13CSEConfigBaseESt14default_deleteIS2_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='212' c='_ZN4llvm23GISelCSEAnalysisWrapper3getESt10unique_ptrINS_13CSEConfigBaseESt14default_deleteIS2_EEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='72' c='_ZN4llvm26getStandardCSEConfigForOptENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='74' c='_ZN4llvm26getStandardCSEConfigForOptENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='410' c='_ZN4llvm23GISelCSEAnalysisWrapper3getESt10unique_ptrINS_13CSEConfigBaseESt14default_deleteIS2_EEb'/>
<size>8</size>
<doc f='llvm/llvm/include/llvm/CodeGen/CSEConfigBase.h' l='13'>// Class representing some configuration that can be done during GlobalISel&apos;s
// CSEInfo analysis. We define it here because TargetPassConfig can&apos;t depend on
// the GlobalISel library, and so we use this in the interface between them
// so that the derived classes in GISel can reference generic opcodes.</doc>
<fun r='_ZN4llvm13CSEConfigBaseD1Ev'/>
<fun r='_ZN4llvm13CSEConfigBase12shouldCSEOpcEj'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1460' c='_ZNK4llvm16TargetPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1461' c='_ZNK4llvm16TargetPassConfig12getCSEConfigEv'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='432' c='_ZNK12_GLOBAL__N_117AArch64PassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='446' c='_ZNK12_GLOBAL__N_117AArch64PassConfig12getCSEConfigEv'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='756' c='_ZNK12_GLOBAL__N_116AMDGPUPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='759' c='_ZNK12_GLOBAL__N_116AMDGPUPassConfig12getCSEConfigEv'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='372' c='_ZNK12_GLOBAL__N_113ARMPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='397' c='_ZNK12_GLOBAL__N_113ARMPassConfig12getCSEConfigEv'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='245' c='_ZNK12_GLOBAL__N_114MipsPassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='254' c='_ZNK12_GLOBAL__N_114MipsPassConfig12getCSEConfigEv'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='386' c='_ZNK12_GLOBAL__N_113X86PassConfig12getCSEConfigEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='582' c='_ZNK12_GLOBAL__N_113X86PassConfig12getCSEConfigEv'/>
<size>8</size>
