{"vcs1":{"timestamp_begin":1738132717.500473519, "rt":0.23, "ut":0.12, "st":0.07}}
{"vcselab":{"timestamp_begin":1738132717.803035160, "rt":0.24, "ut":0.15, "st":0.08}}
{"link":{"timestamp_begin":1738132718.099405465, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738132717.274594033}
{"VCS_COMP_START_TIME": 1738132717.274594033}
{"VCS_COMP_END_TIME": 1738132718.306124070}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265416}}
{"vcselab": {"peak_mem": 150352}}
