Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 18 16:54:19 2024
| Host         : Owen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               68          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11138)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8692)
5. checking no_input_delay (22)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11138)
----------------------------
 There are 3629 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX_GRE_array/out_reg[135]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX_GRE_array/out_reg[136]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX_GRE_array/out_reg[137]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX_GRE_array/out_reg[139]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX_GRE_array/out_reg[140]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX_GRE_array/out_reg[141]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX_GRE_array/out_reg[142]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/MEM_WB_GRE_array/out_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/MEM_WB_GRE_array/out_reg[65]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 3629 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 3629 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8692)
---------------------------------------------------
 There are 8692 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.994        0.000                      0                   32        0.317        0.000                      0                   32       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.994        0.000                      0                   32        0.317        0.000                      0                   32       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.994ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.978ns (39.512%)  route 3.028ns (60.488%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.234 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.234    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.276   105.201    
                         clock uncertainty           -0.035   105.166    
    SLICE_X32Y107        FDCE (Setup_fdce_C_D)        0.062   105.228    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 94.994    

Slack (MET) :             95.015ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.957ns (39.257%)  route 3.028ns (60.743%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.213 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.213    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.276   105.201    
                         clock uncertainty           -0.035   105.166    
    SLICE_X32Y107        FDCE (Setup_fdce_C_D)        0.062   105.228    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                 95.015    

Slack (MET) :             95.089ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 1.883ns (38.342%)  route 3.028ns (61.658%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.139 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.139    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.276   105.201    
                         clock uncertainty           -0.035   105.166    
    SLICE_X32Y107        FDCE (Setup_fdce_C_D)        0.062   105.228    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 95.089    

Slack (MET) :             95.105ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.867ns (38.140%)  route 3.028ns (61.860%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.900    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.123 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.123    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503   104.925    U8_clk_div/clk
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.276   105.201    
                         clock uncertainty           -0.035   105.166    
    SLICE_X32Y107        FDCE (Setup_fdce_C_D)        0.062   105.228    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                 95.105    

Slack (MET) :             95.109ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.864ns (38.102%)  route 3.028ns (61.898%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.120    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X32Y106        FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                 95.109    

Slack (MET) :             95.130ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.843ns (37.835%)  route 3.028ns (62.165%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.099 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.099    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X32Y106        FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 95.130    

Slack (MET) :             95.204ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.769ns (36.876%)  route 3.028ns (63.124%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.025 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.025    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X32Y106        FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                 95.204    

Slack (MET) :             95.220ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.753ns (36.665%)  route 3.028ns (63.335%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.009 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.009    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X32Y106        FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 95.220    

Slack (MET) :             95.223ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.750ns (36.625%)  route 3.028ns (63.375%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.006 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.006    U8_clk_div/clkdiv_reg[20]_i_1_n_8
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X32Y105        FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                 95.223    

Slack (MET) :             95.244ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.729ns (36.346%)  route 3.028ns (63.654%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.228    U8_clk_div/clk
    SLICE_X32Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.245     6.929    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.025 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.783     8.808    U8_clk_div/S[0]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.330 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X32Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.558    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.672 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.985 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.985    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X32Y105        FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 95.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X32Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U8_clk_div/clkdiv_reg[11]/Q
                         net (fo=3, routed)           0.173     1.799    U8_clk_div/point_in[10]
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  U8_clk_div/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    U8_clk_div/clkdiv_reg[8]_i_1_n_6
    SLICE_X32Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X32Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X32Y102        FDCE (Hold_fdce_C_D)         0.105     1.590    U8_clk_div/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[15]/Q
                         net (fo=3, routed)           0.173     1.798    U8_clk_div/point_in[14]
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  U8_clk_div/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    U8_clk_div/clkdiv_reg[12]_i_1_n_6
    SLICE_X32Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X32Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X32Y103        FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=3, routed)           0.183     1.809    U8_clk_div/point_in[22]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X32Y105        FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[12]/Q
                         net (fo=3, routed)           0.185     1.810    U8_clk_div/point_in[11]
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  U8_clk_div/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    U8_clk_div/clkdiv_reg[12]_i_1_n_9
    SLICE_X32Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X32Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X32Y103        FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[20]/Q
                         net (fo=3, routed)           0.185     1.810    U8_clk_div/point_in[19]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  U8_clk_div/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    U8_clk_div/clkdiv_reg[20]_i_1_n_9
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X32Y105        FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[24]/Q
                         net (fo=5, routed)           0.185     1.810    U8_clk_div/point_in[23]
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X32Y106        FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X32Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141     1.626 f  U8_clk_div/clkdiv_reg[0]/Q
                         net (fo=3, routed)           0.185     1.811    U8_clk_div/point_in[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  U8_clk_div/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.856    U8_clk_div/clkdiv[0]_i_2_n_2
    SLICE_X32Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.926 r  U8_clk_div/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    U8_clk_div/clkdiv_reg[0]_i_1_n_9
    SLICE_X32Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X32Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.105     1.590    U8_clk_div/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[27]/Q
                         net (fo=3, routed)           0.195     1.820    U8_clk_div/point_in[26]
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.928 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X32Y106        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X32Y106        FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[28]/Q
                         net (fo=3, routed)           0.189     1.813    U8_clk_div/point_in[27]
    SLICE_X32Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.928 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.835     2.000    U8_clk_div/clk
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X32Y107        FDCE (Hold_fdce_C_D)         0.105     1.588    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[16]/Q
                         net (fo=3, routed)           0.189     1.814    U8_clk_div/point_in[15]
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.929 r  U8_clk_div/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    U8_clk_div/clkdiv_reg[16]_i_1_n_9
    SLICE_X32Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.836     2.001    U8_clk_div/clk
    SLICE_X32Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[16]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X32Y104        FDCE (Hold_fdce_C_D)         0.105     1.589    U8_clk_div/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y19    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y19    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X30Y114   U6_SSeg7/LES_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X28Y114   U6_SSeg7/LES_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X28Y114   U6_SSeg7/LES_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y112   U6_SSeg7/LES_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y112   U6_SSeg7/LES_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X14Y109   U6_SSeg7/LES_data_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y112   U6_SSeg7/LES_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y114   U6_SSeg7/LES_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y114   U6_SSeg7/LES_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y114   U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y114   U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y114   U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y114   U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y112   U6_SSeg7/LES_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y112   U6_SSeg7/LES_data_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y112   U6_SSeg7/LES_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y112   U6_SSeg7/LES_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y114   U6_SSeg7/LES_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y114   U6_SSeg7/LES_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y114   U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y114   U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y114   U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y114   U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y112   U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y112   U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y112   U6_SSeg7/LES_data_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y112   U6_SSeg7/LES_data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8724 Endpoints
Min Delay          8724 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/EX_MEM_GRE_array/out_reg[56]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.078ns  (logic 1.657ns (6.119%)  route 25.421ns (93.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.680    27.078    U1_SCPU/EX_MEM_GRE_array/out_reg[113]_rep__11_1
    SLICE_X46Y100        FDCE                                         f  U1_SCPU/EX_MEM_GRE_array/out_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/EX_MEM_GRE_array/out_reg[83]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.078ns  (logic 1.657ns (6.119%)  route 25.421ns (93.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.680    27.078    U1_SCPU/EX_MEM_GRE_array/out_reg[113]_rep__11_1
    SLICE_X46Y100        FDCE                                         f  U1_SCPU/EX_MEM_GRE_array/out_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/ID_EX_GRE_array/out_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.078ns  (logic 1.657ns (6.119%)  route 25.421ns (93.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.680    27.078    U1_SCPU/ID_EX_GRE_array/out_reg[167]_1
    SLICE_X46Y100        FDCE                                         f  U1_SCPU/ID_EX_GRE_array/out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.078ns  (logic 1.657ns (6.119%)  route 25.421ns (93.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.680    27.078    U1_SCPU/MEM_WB_GRE_array/out_reg[104]_1
    SLICE_X46Y100        FDCE                                         f  U1_SCPU/MEM_WB_GRE_array/out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/IF_ID_GRE_array/out_reg[32]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.065ns  (logic 1.657ns (6.122%)  route 25.408ns (93.878%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.667    27.065    U1_SCPU/IF_ID_GRE_array/out_reg[0]_1
    SLICE_X38Y101        FDCE                                         f  U1_SCPU/IF_ID_GRE_array/out_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/EX_MEM_GRE_array/out_reg[67]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.936ns  (logic 1.657ns (6.152%)  route 25.279ns (93.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.537    26.936    U1_SCPU/EX_MEM_GRE_array/out_reg[113]_rep__11_1
    SLICE_X43Y105        FDCE                                         f  U1_SCPU/EX_MEM_GRE_array/out_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/EX_MEM_GRE_array/out_reg[68]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.936ns  (logic 1.657ns (6.152%)  route 25.279ns (93.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.537    26.936    U1_SCPU/EX_MEM_GRE_array/out_reg[113]_rep__11_1
    SLICE_X42Y105        FDCE                                         f  U1_SCPU/EX_MEM_GRE_array/out_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/EX_MEM_GRE_array/out_reg[99]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.936ns  (logic 1.657ns (6.152%)  route 25.279ns (93.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.537    26.936    U1_SCPU/EX_MEM_GRE_array/out_reg[113]_rep__11_1
    SLICE_X42Y105        FDCE                                         f  U1_SCPU/EX_MEM_GRE_array/out_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/ID_EX_GRE_array/out_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.936ns  (logic 1.657ns (6.152%)  route 25.279ns (93.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.537    26.936    U1_SCPU/ID_EX_GRE_array/out_reg[167]_1
    SLICE_X42Y105        FDCE                                         f  U1_SCPU/ID_EX_GRE_array/out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.936ns  (logic 1.657ns (6.152%)  route 25.279ns (93.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)       19.537    26.936    U1_SCPU/MEM_WB_GRE_array/out_reg[104]_1
    SLICE_X42Y105        FDCE                                         f  U1_SCPU/MEM_WB_GRE_array/out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1_SCPU/ID_EX_GRE_array/out_reg[139]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/ID_EX_GRE_array/out_int_reg[139]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE                         0.000     0.000 r  U1_SCPU/ID_EX_GRE_array/out_reg[139]/C
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1_SCPU/ID_EX_GRE_array/out_reg[139]/Q
                         net (fo=100, routed)         0.075     0.203    U1_SCPU/ID_EX_GRE_array/ID_EX_out[139]
    SLICE_X34Y93         FDRE                                         r  U1_SCPU/ID_EX_GRE_array/out_int_reg[139]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/EX_MEM_GRE_array/out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/EX_MEM_GRE_array/out_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE                         0.000     0.000 r  U1_SCPU/EX_MEM_GRE_array/out_reg[4]/C
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1_SCPU/EX_MEM_GRE_array/out_reg[4]/Q
                         net (fo=4, routed)           0.066     0.207    U1_SCPU/EX_MEM_GRE_array/D[4]
    SLICE_X49Y100        FDRE                                         r  U1_SCPU/EX_MEM_GRE_array/out_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_RF/rf_reg[9][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_RF/rf_int_reg[9][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.133ns (63.951%)  route 0.075ns (36.049%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE                         0.000     0.000 r  U1_SCPU/U_RF/rf_reg[9][3]/C
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  U1_SCPU/U_RF/rf_reg[9][3]/Q
                         net (fo=3, routed)           0.075     0.208    U1_SCPU/U_RF/rf_reg[9]_45[3]
    SLICE_X60Y95         FDRE                                         r  U1_SCPU/U_RF/rf_int_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_RF/rf_reg[19][23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_RF/rf_int_reg[19][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.146ns (69.835%)  route 0.063ns (30.165%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDCE                         0.000     0.000 r  U1_SCPU/U_RF/rf_reg[19][23]/C
    SLICE_X36Y118        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U1_SCPU/U_RF/rf_reg[19][23]/Q
                         net (fo=3, routed)           0.063     0.209    U1_SCPU/U_RF/rf_reg[19]_25[23]
    SLICE_X37Y118        FDRE                                         r  U1_SCPU/U_RF/rf_int_reg[19][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_RF/rf_reg[5][15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_RF/rf_int_reg[5][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.146ns (69.835%)  route 0.063ns (30.165%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE                         0.000     0.000 r  U1_SCPU/U_RF/rf_reg[5][15]/C
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U1_SCPU/U_RF/rf_reg[5][15]/Q
                         net (fo=3, routed)           0.063     0.209    U1_SCPU/U_RF/rf_reg[5]_53[15]
    SLICE_X65Y102        FDRE                                         r  U1_SCPU/U_RF/rf_int_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_RF/rf_reg[26][14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_RF/rf_int_reg[26][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.146ns (68.847%)  route 0.066ns (31.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDCE                         0.000     0.000 r  U1_SCPU/U_RF/rf_reg[26][14]/C
    SLICE_X64Y105        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U1_SCPU/U_RF/rf_reg[26][14]/Q
                         net (fo=3, routed)           0.066     0.212    U1_SCPU/U_RF/rf_reg[26]_11[14]
    SLICE_X65Y105        FDRE                                         r  U1_SCPU/U_RF/rf_int_reg[26][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_RF/rf_reg[11][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_RF/rf_int_reg[11][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.146ns (67.712%)  route 0.070ns (32.288%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE                         0.000     0.000 r  U1_SCPU/U_RF/rf_reg[11][7]/C
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U1_SCPU/U_RF/rf_reg[11][7]/Q
                         net (fo=3, routed)           0.070     0.216    U1_SCPU/U_RF/rf_reg[11]_41[7]
    SLICE_X52Y93         FDRE                                         r  U1_SCPU/U_RF/rf_int_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_RF/rf_reg[21][28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_RF/rf_int_reg[21][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.146ns (67.427%)  route 0.071ns (32.573%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDCE                         0.000     0.000 r  U1_SCPU/U_RF/rf_reg[21][28]/C
    SLICE_X41Y116        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U1_SCPU/U_RF/rf_reg[21][28]/Q
                         net (fo=3, routed)           0.071     0.217    U1_SCPU/U_RF/rf_reg[21]_21[28]
    SLICE_X40Y116        FDRE                                         r  U1_SCPU/U_RF/rf_int_reg[21][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/U_RF/rf_reg[21][24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/U_RF/rf_int_reg[21][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.146ns (67.070%)  route 0.072ns (32.930%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE                         0.000     0.000 r  U1_SCPU/U_RF/rf_reg[21][24]/C
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U1_SCPU/U_RF/rf_reg[21][24]/Q
                         net (fo=3, routed)           0.072     0.218    U1_SCPU/U_RF/rf_reg[21]_21[24]
    SLICE_X40Y120        FDRE                                         r  U1_SCPU/U_RF/rf_int_reg[21][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_SCPU/IF_ID_GRE_array/out_reg[57]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1_SCPU/IF_ID_GRE_array/out_int_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.822%)  route 0.061ns (27.178%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE                         0.000     0.000 r  U1_SCPU/IF_ID_GRE_array/out_reg[57]/C
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1_SCPU/IF_ID_GRE_array/out_reg[57]/Q
                         net (fo=2, routed)           0.061     0.225    U1_SCPU/IF_ID_GRE_array/IF_ID_out[57]
    SLICE_X35Y90         FDRE                                         r  U1_SCPU/IF_ID_GRE_array/out_int_reg[57]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[87]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 1.730ns (25.504%)  route 5.053ns (74.496%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.456    59.227    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y99         LUT5 (Prop_lut5_I4_O)        0.150    59.377 r  U1_SCPU/EX_MEM_GRE_array/out[87]_i_3/O
                         net (fo=7, routed)           1.075    60.452    U1_SCPU/EX_MEM_GRE_array/out[87]_i_3_n_2
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.326    60.778 r  U1_SCPU/EX_MEM_GRE_array/out[87]_i_2__0/O
                         net (fo=1, routed)           1.173    61.951    U1_SCPU/EX_MEM_GRE_array/Data_read[14]
    SLICE_X50Y101        LUT4 (Prop_lut4_I0_O)        0.124    62.075 r  U1_SCPU/EX_MEM_GRE_array/out[87]_i_1__2/O
                         net (fo=1, routed)           0.000    62.075    U1_SCPU/MEM_WB_GRE_array/out_reg[87]_0
    SLICE_X50Y101        FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[87]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[98]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 1.378ns (20.946%)  route 5.201ns (79.054%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.987    59.758    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y100        LUT6 (Prop_lut6_I2_O)        0.124    59.882 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0/O
                         net (fo=17, routed)          1.865    61.747    U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0_n_2
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124    61.871 r  U1_SCPU/EX_MEM_GRE_array/out[98]_i_1__2/O
                         net (fo=1, routed)           0.000    61.871    U1_SCPU/MEM_WB_GRE_array/out_reg[98]_0
    SLICE_X34Y110        FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[98]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[102]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.551ns  (logic 1.378ns (21.035%)  route 5.173ns (78.965%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.987    59.758    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y100        LUT6 (Prop_lut6_I2_O)        0.124    59.882 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0/O
                         net (fo=17, routed)          1.837    61.719    U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0_n_2
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124    61.843 r  U1_SCPU/EX_MEM_GRE_array/out[102]_i_1__2/O
                         net (fo=1, routed)           0.000    61.843    U1_SCPU/MEM_WB_GRE_array/out_reg[102]_0
    SLICE_X34Y110        FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[102]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[86]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.545ns  (logic 1.730ns (26.431%)  route 4.815ns (73.569%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.456    59.227    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y99         LUT5 (Prop_lut5_I4_O)        0.150    59.377 r  U1_SCPU/EX_MEM_GRE_array/out[87]_i_3/O
                         net (fo=7, routed)           1.056    60.433    U1_SCPU/EX_MEM_GRE_array/out[87]_i_3_n_2
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.326    60.759 r  U1_SCPU/EX_MEM_GRE_array/out[86]_i_2__0/O
                         net (fo=1, routed)           0.954    61.713    U1_SCPU/EX_MEM_GRE_array/Data_read[13]
    SLICE_X50Y102        LUT4 (Prop_lut4_I0_O)        0.124    61.837 r  U1_SCPU/EX_MEM_GRE_array/out[86]_i_1__2/O
                         net (fo=1, routed)           0.000    61.837    U1_SCPU/MEM_WB_GRE_array/out_reg[86]_0
    SLICE_X50Y102        FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[86]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[99]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.505ns  (logic 1.378ns (21.184%)  route 5.127ns (78.817%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.987    59.758    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y100        LUT6 (Prop_lut6_I2_O)        0.124    59.882 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0/O
                         net (fo=17, routed)          1.791    61.673    U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0_n_2
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.124    61.797 r  U1_SCPU/EX_MEM_GRE_array/out[99]_i_1__2/O
                         net (fo=1, routed)           0.000    61.797    U1_SCPU/MEM_WB_GRE_array/out_reg[99]_0
    SLICE_X35Y111        FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[99]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[94]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 1.378ns (21.193%)  route 5.124ns (78.807%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.987    59.758    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y100        LUT6 (Prop_lut6_I2_O)        0.124    59.882 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0/O
                         net (fo=17, routed)          1.788    61.670    U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0_n_2
    SLICE_X34Y111        LUT6 (Prop_lut6_I0_O)        0.124    61.794 r  U1_SCPU/EX_MEM_GRE_array/out[94]_i_1__2/O
                         net (fo=1, routed)           0.000    61.794    U1_SCPU/MEM_WB_GRE_array/out_reg[94]_0
    SLICE_X34Y111        FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[94]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[96]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 1.378ns (21.721%)  route 4.966ns (78.279%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.987    59.758    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y100        LUT6 (Prop_lut6_I2_O)        0.124    59.882 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0/O
                         net (fo=17, routed)          1.630    61.512    U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0_n_2
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124    61.636 r  U1_SCPU/EX_MEM_GRE_array/out[96]_i_1__2/O
                         net (fo=1, routed)           0.000    61.636    U1_SCPU/MEM_WB_GRE_array/out_reg[96]_0
    SLICE_X34Y110        FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[96]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[97]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 1.378ns (22.531%)  route 4.738ns (77.469%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.987    59.758    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y100        LUT6 (Prop_lut6_I2_O)        0.124    59.882 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0/O
                         net (fo=17, routed)          1.402    61.284    U1_SCPU/EX_MEM_GRE_array/out[104]_i_2__0_n_2
    SLICE_X36Y110        LUT6 (Prop_lut6_I0_O)        0.124    61.408 r  U1_SCPU/EX_MEM_GRE_array/out[97]_i_1__2/O
                         net (fo=1, routed)           0.000    61.408    U1_SCPU/MEM_WB_GRE_array/out_reg[97]_0
    SLICE_X36Y110        FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[97]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[85]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 1.730ns (28.403%)  route 4.361ns (71.597%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.456    59.227    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y99         LUT5 (Prop_lut5_I4_O)        0.150    59.377 r  U1_SCPU/EX_MEM_GRE_array/out[87]_i_3/O
                         net (fo=7, routed)           0.434    59.812    U1_SCPU/EX_MEM_GRE_array/out[87]_i_3_n_2
    SLICE_X35Y99         LUT5 (Prop_lut5_I0_O)        0.326    60.138 r  U1_SCPU/EX_MEM_GRE_array/out[85]_i_2__0/O
                         net (fo=1, routed)           1.121    61.259    U1_SCPU/EX_MEM_GRE_array/Data_read[12]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.124    61.383 r  U1_SCPU/EX_MEM_GRE_array/out[85]_i_1__2/O
                         net (fo=1, routed)           0.000    61.383    U1_SCPU/MEM_WB_GRE_array/out_reg[85]_0
    SLICE_X48Y99         FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[85]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U1_SCPU/MEM_WB_GRE_array/out_reg[84]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 1.730ns (28.769%)  route 4.283ns (71.231%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.690    55.292    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.882    56.174 r  U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           1.337    57.511    U4_MIO_BUS/ram_data_out[31]
    SLICE_X29Y99         LUT5 (Prop_lut5_I0_O)        0.124    57.635 r  U4_MIO_BUS/Cpu_data4bus_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           1.013    58.647    U1_SCPU/EX_MEM_GRE_array/Cpu_data4bus[31]
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.124    58.771 r  U1_SCPU/EX_MEM_GRE_array/out[104]_i_4/O
                         net (fo=3, routed)           0.456    59.227    U1_SCPU/EX_MEM_GRE_array/data2[31]
    SLICE_X33Y99         LUT5 (Prop_lut5_I4_O)        0.150    59.377 r  U1_SCPU/EX_MEM_GRE_array/out[87]_i_3/O
                         net (fo=7, routed)           1.039    60.416    U1_SCPU/EX_MEM_GRE_array/out[87]_i_3_n_2
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.326    60.742 r  U1_SCPU/EX_MEM_GRE_array/out[84]_i_2__0/O
                         net (fo=1, routed)           0.439    61.182    U1_SCPU/EX_MEM_GRE_array/Data_read[11]
    SLICE_X34Y101        LUT4 (Prop_lut4_I0_O)        0.124    61.306 r  U1_SCPU/EX_MEM_GRE_array/out[84]_i_1__2/O
                         net (fo=1, routed)           0.000    61.306    U1_SCPU/MEM_WB_GRE_array/out_reg[84]_0
    SLICE_X34Y101        FDCE                                         r  U1_SCPU/MEM_WB_GRE_array/out_reg[84]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.248ns (76.742%)  route 0.075ns (23.258%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[22]/Q
                         net (fo=3, routed)           0.075     1.701    U5_Multi_8CH32/point_in[22]
    SLICE_X33Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  U5_Multi_8CH32/point_out[6]_i_2/O
                         net (fo=1, routed)           0.000     1.746    U5_Multi_8CH32/point_out[6]_i_2_n_0
    SLICE_X33Y105        MUXF7 (Prop_muxf7_I0_O)      0.062     1.808 r  U5_Multi_8CH32/point_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U5_Multi_8CH32/point_out_reg[6]_i_1_n_0
    SLICE_X33Y105        FDCE                                         r  U5_Multi_8CH32/point_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.260ns (77.805%)  route 0.074ns (22.195%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X32Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U8_clk_div/clkdiv_reg[9]/Q
                         net (fo=3, routed)           0.074     1.701    U5_Multi_8CH32/point_in[41]
    SLICE_X33Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  U5_Multi_8CH32/point_out[1]_i_3/O
                         net (fo=1, routed)           0.000     1.746    U5_Multi_8CH32/point_out[1]_i_3_n_0
    SLICE_X33Y102        MUXF7 (Prop_muxf7_I1_O)      0.074     1.820 r  U5_Multi_8CH32/point_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    U5_Multi_8CH32/point_out_reg[1]_i_1_n_0
    SLICE_X33Y102        FDCE                                         r  U5_Multi_8CH32/point_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.248ns (69.490%)  route 0.109ns (30.510%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X32Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U8_clk_div/clkdiv_reg[8]/Q
                         net (fo=3, routed)           0.109     1.735    U5_Multi_8CH32/point_in[8]
    SLICE_X33Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  U5_Multi_8CH32/point_out[0]_i_2/O
                         net (fo=1, routed)           0.000     1.780    U5_Multi_8CH32/point_out[0]_i_2_n_0
    SLICE_X33Y102        MUXF7 (Prop_muxf7_I0_O)      0.062     1.842 r  U5_Multi_8CH32/point_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U5_Multi_8CH32/point_out_reg[0]_i_1_n_0
    SLICE_X33Y102        FDCE                                         r  U5_Multi_8CH32/point_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.257ns (70.577%)  route 0.107ns (29.423%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=3, routed)           0.107     1.733    U5_Multi_8CH32/point_in[23]
    SLICE_X33Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.778 r  U5_Multi_8CH32/point_out[7]_i_2/O
                         net (fo=1, routed)           0.000     1.778    U5_Multi_8CH32/point_out[7]_i_2_n_0
    SLICE_X33Y105        MUXF7 (Prop_muxf7_I0_O)      0.071     1.849 r  U5_Multi_8CH32/point_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.849    U5_Multi_8CH32/point_out_reg[7]_i_1_n_0
    SLICE_X33Y105        FDCE                                         r  U5_Multi_8CH32/point_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.260ns (67.159%)  route 0.127ns (32.841%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.484    U8_clk_div/clk
    SLICE_X32Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U8_clk_div/clkdiv_reg[13]/Q
                         net (fo=3, routed)           0.127     1.753    U5_Multi_8CH32/point_in[45]
    SLICE_X33Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  U5_Multi_8CH32/point_out[5]_i_3/O
                         net (fo=1, routed)           0.000     1.798    U5_Multi_8CH32/point_out[5]_i_3_n_0
    SLICE_X33Y104        MUXF7 (Prop_muxf7_I1_O)      0.074     1.872 r  U5_Multi_8CH32/point_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.872    U5_Multi_8CH32/point_out_reg[5]_i_1_n_0
    SLICE_X33Y104        FDCE                                         r  U5_Multi_8CH32/point_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.248ns (63.475%)  route 0.143ns (36.525%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X32Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.143     1.769    U5_Multi_8CH32/point_in[10]
    SLICE_X33Y103        LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  U5_Multi_8CH32/point_out[2]_i_2/O
                         net (fo=1, routed)           0.000     1.814    U5_Multi_8CH32/point_out[2]_i_2_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I0_O)      0.062     1.876 r  U5_Multi_8CH32/point_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    U5_Multi_8CH32/point_out_reg[2]_i_1_n_0
    SLICE_X33Y103        FDCE                                         r  U5_Multi_8CH32/point_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6_SSeg7/seg_data_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U6_SSeg7/seg_sout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.231ns (52.306%)  route 0.211ns (47.694%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U6_SSeg7/clk
    SLICE_X31Y108        FDPE                                         r  U6_SSeg7/seg_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  U6_SSeg7/seg_data_reg[17]/Q
                         net (fo=8, routed)           0.064     1.689    U6_SSeg7/in12[1]
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  U6_SSeg7/seg_sout[1]_i_2/O
                         net (fo=1, routed)           0.146     1.880    U6_SSeg7/seg_sout[1]_i_2_n_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  U6_SSeg7/seg_sout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.925    U6_SSeg7/p_0_in[1]
    SLICE_X30Y107        FDRE                                         r  U6_SSeg7/seg_sout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.248ns (52.743%)  route 0.222ns (47.257%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X32Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[28]/Q
                         net (fo=3, routed)           0.222     1.847    U5_Multi_8CH32/point_in[28]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  U5_Multi_8CH32/point_out[4]_i_2/O
                         net (fo=1, routed)           0.000     1.892    U5_Multi_8CH32/point_out[4]_i_2_n_0
    SLICE_X33Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     1.954 r  U5_Multi_8CH32/point_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.954    U5_Multi_8CH32/point_out_reg[4]_i_1_n_0
    SLICE_X33Y104        FDCE                                         r  U5_Multi_8CH32/point_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8_clk_div/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U5_Multi_8CH32/point_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.260ns (52.567%)  route 0.235ns (47.433%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    U8_clk_div/clk
    SLICE_X32Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U8_clk_div/clkdiv_reg[3]/Q
                         net (fo=5, routed)           0.235     1.861    U5_Multi_8CH32/point_in[35]
    SLICE_X33Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.906 r  U5_Multi_8CH32/point_out[3]_i_3/O
                         net (fo=1, routed)           0.000     1.906    U5_Multi_8CH32/point_out[3]_i_3_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I1_O)      0.074     1.980 r  U5_Multi_8CH32/point_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.980    U5_Multi_8CH32/point_out_reg[3]_i_1_n_0
    SLICE_X33Y103        FDCE                                         r  U5_Multi_8CH32/point_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6_SSeg7/seg_data_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U6_SSeg7/seg_sout_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.231ns (45.233%)  route 0.280ns (54.767%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.483    U6_SSeg7/clk
    SLICE_X31Y108        FDPE                                         r  U6_SSeg7/seg_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  U6_SSeg7/seg_data_reg[22]/Q
                         net (fo=8, routed)           0.171     1.796    U6_SSeg7/in12[6]
    SLICE_X31Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  U6_SSeg7/seg_sout[6]_i_2/O
                         net (fo=1, routed)           0.108     1.949    U6_SSeg7/seg_sout[6]_i_2_n_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  U6_SSeg7/seg_sout[6]_i_1/O
                         net (fo=1, routed)           0.000     1.994    U6_SSeg7/p_0_in[6]
    SLICE_X30Y107        FDRE                                         r  U6_SSeg7/seg_sout_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.060ns  (logic 1.657ns (13.740%)  route 10.403ns (86.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.662    12.060    U6_SSeg7/rst
    SLICE_X28Y114        FDCE                                         f  U6_SSeg7/LES_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500     4.922    U6_SSeg7/clk
    SLICE_X28Y114        FDCE                                         r  U6_SSeg7/LES_data_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.060ns  (logic 1.657ns (13.740%)  route 10.403ns (86.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.662    12.060    U6_SSeg7/rst
    SLICE_X28Y114        FDCE                                         f  U6_SSeg7/LES_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.500     4.922    U6_SSeg7/clk
    SLICE_X28Y114        FDCE                                         r  U6_SSeg7/LES_data_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.972ns  (logic 1.657ns (13.841%)  route 10.315ns (86.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.573    11.972    U6_SSeg7/rst
    SLICE_X30Y114        FDCE                                         f  U6_SSeg7/LES_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.499     4.921    U6_SSeg7/clk
    SLICE_X30Y114        FDCE                                         r  U6_SSeg7/LES_data_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[26]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.898ns  (logic 1.657ns (13.926%)  route 10.241ns (86.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.500    11.898    U6_SSeg7/rst
    SLICE_X33Y111        FDPE                                         f  U6_SSeg7/seg_data_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.501     4.923    U6_SSeg7/clk
    SLICE_X33Y111        FDPE                                         r  U6_SSeg7/seg_data_reg[26]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[27]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.898ns  (logic 1.657ns (13.926%)  route 10.241ns (86.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.500    11.898    U6_SSeg7/rst
    SLICE_X33Y111        FDPE                                         f  U6_SSeg7/seg_data_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.501     4.923    U6_SSeg7/clk
    SLICE_X33Y111        FDPE                                         r  U6_SSeg7/seg_data_reg[27]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.762ns  (logic 1.657ns (14.088%)  route 10.105ns (85.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.363    11.762    U6_SSeg7/rst
    SLICE_X29Y112        FDCE                                         f  U6_SSeg7/LES_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.501     4.923    U6_SSeg7/clk
    SLICE_X29Y112        FDCE                                         r  U6_SSeg7/LES_data_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.762ns  (logic 1.657ns (14.088%)  route 10.105ns (85.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.363    11.762    U6_SSeg7/rst
    SLICE_X29Y112        FDCE                                         f  U6_SSeg7/LES_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.501     4.923    U6_SSeg7/clk
    SLICE_X29Y112        FDCE                                         r  U6_SSeg7/LES_data_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/LES_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.762ns  (logic 1.657ns (14.088%)  route 10.105ns (85.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.363    11.762    U6_SSeg7/rst
    SLICE_X29Y112        FDCE                                         f  U6_SSeg7/LES_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.501     4.923    U6_SSeg7/clk
    SLICE_X29Y112        FDCE                                         r  U6_SSeg7/LES_data_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[29]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.762ns  (logic 1.657ns (14.088%)  route 10.105ns (85.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.363    11.762    U6_SSeg7/rst
    SLICE_X29Y112        FDPE                                         f  U6_SSeg7/seg_data_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.501     4.923    U6_SSeg7/clk
    SLICE_X29Y112        FDPE                                         r  U6_SSeg7/seg_data_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U6_SSeg7/seg_data_reg[24]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.510ns  (logic 1.657ns (14.397%)  route 9.853ns (85.603%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=192, routed)         5.741     7.248    U1_SCPU/U_RF/rstn_IBUF
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.150     7.398 f  U1_SCPU/U_RF/curr_cause[3]_i_2/O
                         net (fo=2089, routed)        4.111    11.510    U6_SSeg7/rst
    SLICE_X31Y111        FDPE                                         f  U6_SSeg7/seg_data_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.501     4.923    U6_SSeg7/clk
    SLICE_X31Y111        FDPE                                         r  U6_SSeg7/seg_data_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[21]/C
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[21]/Q
                         net (fo=1, routed)           0.099     0.240    U6_SSeg7/Hexs[21]
    SLICE_X31Y110        FDPE                                         r  U6_SSeg7/seg_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X31Y110        FDPE                                         r  U6_SSeg7/seg_data_reg[21]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[24]/C
    SLICE_X32Y112        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[24]/Q
                         net (fo=1, routed)           0.103     0.244    U6_SSeg7/Hexs[24]
    SLICE_X31Y111        FDPE                                         r  U6_SSeg7/seg_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X31Y111        FDPE                                         r  U6_SSeg7/seg_data_reg[24]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[3]/C
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/LE_out_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    U6_SSeg7/LES[3]
    SLICE_X29Y112        FDCE                                         r  U6_SSeg7/LES_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U6_SSeg7/clk
    SLICE_X29Y112        FDCE                                         r  U6_SSeg7/LES_data_reg[3]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[4]/C
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/LE_out_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    U6_SSeg7/LES[4]
    SLICE_X29Y112        FDCE                                         r  U6_SSeg7/LES_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.997    U6_SSeg7/clk
    SLICE_X29Y112        FDCE                                         r  U6_SSeg7/LES_data_reg[4]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[26]/C
    SLICE_X33Y112        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[26]/Q
                         net (fo=1, routed)           0.110     0.251    U6_SSeg7/Hexs[26]
    SLICE_X33Y111        FDPE                                         r  U6_SSeg7/seg_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X33Y111        FDPE                                         r  U6_SSeg7/seg_data_reg[26]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[28]/C
    SLICE_X31Y112        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[28]/Q
                         net (fo=1, routed)           0.112     0.253    U6_SSeg7/Hexs[28]
    SLICE_X31Y111        FDPE                                         r  U6_SSeg7/seg_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X31Y111        FDPE                                         r  U6_SSeg7/seg_data_reg[28]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/Disp_num_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/seg_data_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDCE                         0.000     0.000 r  U5_Multi_8CH32/Disp_num_reg[23]/C
    SLICE_X28Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/Disp_num_reg[23]/Q
                         net (fo=1, routed)           0.116     0.257    U6_SSeg7/Hexs[23]
    SLICE_X29Y110        FDPE                                         r  U6_SSeg7/seg_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     1.999    U6_SSeg7/clk
    SLICE_X29Y110        FDPE                                         r  U6_SSeg7/seg_data_reg[23]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/LE_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/LES_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDCE                         0.000     0.000 r  U5_Multi_8CH32/LE_out_reg[2]/C
    SLICE_X29Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/LE_out_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    U6_SSeg7/LES[2]
    SLICE_X28Y114        FDCE                                         r  U6_SSeg7/LES_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.996    U6_SSeg7/clk
    SLICE_X28Y114        FDCE                                         r  U6_SSeg7/LES_data_reg[2]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/point_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/point_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDCE                         0.000     0.000 r  U5_Multi_8CH32/point_out_reg[0]/C
    SLICE_X33Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/point_out_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    U6_SSeg7/point[0]
    SLICE_X32Y103        FDCE                                         r  U6_SSeg7/point_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.836     2.001    U6_SSeg7/clk
    SLICE_X32Y103        FDCE                                         r  U6_SSeg7/point_data_reg[0]/C

Slack:                    inf
  Source:                 U5_Multi_8CH32/point_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U6_SSeg7/point_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDCE                         0.000     0.000 r  U5_Multi_8CH32/point_out_reg[4]/C
    SLICE_X33Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U5_Multi_8CH32/point_out_reg[4]/Q
                         net (fo=1, routed)           0.118     0.259    U6_SSeg7/point[4]
    SLICE_X32Y105        FDCE                                         r  U6_SSeg7/point_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.836     2.001    U6_SSeg7/clk
    SLICE_X32Y105        FDCE                                         r  U6_SSeg7/point_data_reg[4]/C





