Timing Analyzer report for fp32_rx_mac_tx
Tue Oct 18 01:42:26 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_I'
 13. Slow 1200mV 85C Model Hold: 'CLK_I'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK_I'
 22. Slow 1200mV 0C Model Hold: 'CLK_I'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK_I'
 30. Fast 1200mV 0C Model Hold: 'CLK_I'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; fp32_rx_mac_tx                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.79        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  63.5%      ;
;     Processors 3-12        ;   1.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLK_I      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_I } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 18.12 MHz ; 18.12 MHz       ; CLK_I      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; CLK_I ; -54.202 ; -2555.459         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK_I ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK_I ; -4.000 ; -362.322                         ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_I'                                                                                                                                                    ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -54.202 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 55.637     ;
; -54.120 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 55.555     ;
; -54.101 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.448      ; 55.550     ;
; -54.019 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.448      ; 55.468     ;
; -53.962 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.447      ; 55.410     ;
; -53.904 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.455      ; 55.360     ;
; -53.880 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.447      ; 55.328     ;
; -53.869 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 55.304     ;
; -53.860 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 55.295     ;
; -53.842 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 55.273     ;
; -53.841 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 55.272     ;
; -53.837 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.455      ; 55.293     ;
; -53.836 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 55.271     ;
; -53.822 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.455      ; 55.278     ;
; -53.787 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 55.222     ;
; -53.771 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.426      ; 55.198     ;
; -53.760 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 55.191     ;
; -53.759 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.448      ; 55.208     ;
; -53.759 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 55.190     ;
; -53.755 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.455      ; 55.211     ;
; -53.754 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 55.189     ;
; -53.689 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.426      ; 55.116     ;
; -53.649 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.424      ; 55.074     ;
; -53.623 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.455      ; 55.079     ;
; -53.620 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.447      ; 55.068     ;
; -53.567 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.424      ; 54.992     ;
; -53.562 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.455      ; 55.018     ;
; -53.541 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.455      ; 54.997     ;
; -53.527 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 54.962     ;
; -53.524 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.410      ; 54.935     ;
; -53.524 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.410      ; 54.935     ;
; -53.505 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.454      ; 54.960     ;
; -53.500 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 54.931     ;
; -53.499 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 54.930     ;
; -53.495 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.455      ; 54.951     ;
; -53.494 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 54.929     ;
; -53.442 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.410      ; 54.853     ;
; -53.442 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.410      ; 54.853     ;
; -53.429 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.426      ; 54.856     ;
; -53.423 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.454      ; 54.878     ;
; -53.307 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.424      ; 54.732     ;
; -53.281 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.455      ; 54.737     ;
; -53.274 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.454      ; 54.729     ;
; -53.196 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 54.631     ;
; -53.192 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.454      ; 54.647     ;
; -53.190 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.421      ; 54.612     ;
; -53.182 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.410      ; 54.593     ;
; -53.182 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.410      ; 54.593     ;
; -53.179 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.417      ; 54.597     ;
; -53.172 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.560      ; 54.733     ;
; -53.163 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.454      ; 54.618     ;
; -53.114 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 54.549     ;
; -53.108 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.421      ; 54.530     ;
; -53.097 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.417      ; 54.515     ;
; -53.071 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.574      ; 54.646     ;
; -52.932 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.573      ; 54.506     ;
; -52.932 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.454      ; 54.387     ;
; -52.877 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.447      ; 54.325     ;
; -52.874 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.581      ; 54.456     ;
; -52.854 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.434      ; 54.289     ;
; -52.848 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.421      ; 54.270     ;
; -52.839 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.560      ; 54.400     ;
; -52.837 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.417      ; 54.255     ;
; -52.812 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.556      ; 54.369     ;
; -52.811 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.556      ; 54.368     ;
; -52.807 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.581      ; 54.389     ;
; -52.806 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.560      ; 54.367     ;
; -52.795 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.447      ; 54.243     ;
; -52.741 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.552      ; 54.294     ;
; -52.619 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.550      ; 54.170     ;
; -52.594 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.426      ; 54.021     ;
; -52.593 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.581      ; 54.175     ;
; -52.536 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.426      ; 53.963     ;
; -52.535 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.447      ; 53.983     ;
; -52.512 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.426      ; 53.939     ;
; -52.494 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.536      ; 54.031     ;
; -52.494 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.536      ; 54.031     ;
; -52.485 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.410      ; 53.896     ;
; -52.475 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.580      ; 54.056     ;
; -52.454 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.426      ; 53.881     ;
; -52.403 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.410      ; 53.814     ;
; -52.252 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.426      ; 53.679     ;
; -52.244 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.580      ; 53.825     ;
; -52.194 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.426      ; 53.621     ;
; -52.166 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.560      ; 53.727     ;
; -52.160 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.547      ; 53.708     ;
; -52.149 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.543      ; 53.693     ;
; -52.143 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.410      ; 53.554     ;
; -51.996 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 52.946     ;
; -51.914 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 52.864     ;
; -51.847 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.573      ; 53.421     ;
; -51.756 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[29] ; CLK_I        ; CLK_I       ; 1.000        ; 0.413      ; 53.170     ;
; -51.756 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; 0.392      ; 53.149     ;
; -51.755 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[25] ; CLK_I        ; CLK_I       ; 1.000        ; 0.392      ; 53.148     ;
; -51.754 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[24] ; CLK_I        ; CLK_I       ; 1.000        ; 0.392      ; 53.147     ;
; -51.719 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[27] ; CLK_I        ; CLK_I       ; 1.000        ; 0.423      ; 53.143     ;
; -51.674 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[29] ; CLK_I        ; CLK_I       ; 1.000        ; 0.413      ; 53.088     ;
; -51.674 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; 0.392      ; 53.067     ;
; -51.673 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[25] ; CLK_I        ; CLK_I       ; 1.000        ; 0.392      ; 53.066     ;
; -51.672 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[24] ; CLK_I        ; CLK_I       ; 1.000        ; 0.392      ; 53.065     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_I'                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                                    ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                          ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|rx_state.START                                         ; fp32_uart_rx:My_UART_Rx|rx_state.START                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]                               ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]                         ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.785      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FP32_MAC_Combinatorial:My_MAC|posedge_detector:My_posedge_detector|delayed_sig ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.796      ;
; 0.507 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.804      ;
; 0.515 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                                   ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.809      ;
; 0.535 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.827      ;
; 0.652 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.944      ;
; 0.696 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.989      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.997      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.999      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.999      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.999      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.000      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.000      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.999      ;
; 0.709 ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.002      ;
; 0.710 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.003      ;
; 0.713 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.006      ;
; 0.714 ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                                      ; fp32_uart_tx:My_UART_Tx|posedge_detector:My_posedge_detector|delayed_sig ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.008      ;
; 0.724 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.017      ;
; 0.733 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.026      ;
; 0.733 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.027      ;
; 0.736 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[1]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[1]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.029      ;
; 0.738 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[2]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[2]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.031      ;
; 0.747 ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 1.041      ;
; 0.759 ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[3]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[3]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[15]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[15]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[0]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[0]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[5]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[5]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[11]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[11]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[13]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[13]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[19]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[19]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.055      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 19.29 MHz ; 19.29 MHz       ; CLK_I      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; CLK_I ; -50.850 ; -2373.697        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK_I ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK_I ; -4.000 ; -362.267                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_I'                                                                                                                                                     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -50.850 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 52.270     ;
; -50.747 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 52.167     ;
; -50.654 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 52.086     ;
; -50.588 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 52.008     ;
; -50.551 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 51.983     ;
; -50.540 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 51.972     ;
; -50.533 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 51.953     ;
; -50.506 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.414      ; 51.922     ;
; -50.505 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.414      ; 51.921     ;
; -50.504 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.438      ; 51.944     ;
; -50.485 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 51.905     ;
; -50.466 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.438      ; 51.906     ;
; -50.437 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 51.869     ;
; -50.407 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 51.827     ;
; -50.403 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.414      ; 51.819     ;
; -50.402 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.414      ; 51.818     ;
; -50.401 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.438      ; 51.841     ;
; -50.363 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.438      ; 51.803     ;
; -50.361 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.407      ; 51.770     ;
; -50.351 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.408      ; 51.761     ;
; -50.339 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.438      ; 51.779     ;
; -50.337 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 51.769     ;
; -50.304 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 51.724     ;
; -50.271 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 51.691     ;
; -50.258 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.407      ; 51.667     ;
; -50.248 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.408      ; 51.658     ;
; -50.236 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.438      ; 51.676     ;
; -50.233 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.437      ; 51.672     ;
; -50.223 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 51.655     ;
; -50.189 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.414      ; 51.605     ;
; -50.188 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.414      ; 51.604     ;
; -50.187 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.438      ; 51.627     ;
; -50.149 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.438      ; 51.589     ;
; -50.130 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.437      ; 51.569     ;
; -50.103 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.390      ; 51.495     ;
; -50.103 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.390      ; 51.495     ;
; -50.090 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 51.510     ;
; -50.044 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.407      ; 51.453     ;
; -50.034 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.408      ; 51.444     ;
; -50.022 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.438      ; 51.462     ;
; -50.000 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.390      ; 51.392     ;
; -50.000 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.390      ; 51.392     ;
; -49.916 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.437      ; 51.355     ;
; -49.907 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.548      ; 51.457     ;
; -49.852 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.437      ; 51.291     ;
; -49.791 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 51.211     ;
; -49.786 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.390      ; 51.178     ;
; -49.786 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.390      ; 51.178     ;
; -49.783 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.401      ; 51.186     ;
; -49.777 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.399      ; 51.178     ;
; -49.749 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.437      ; 51.188     ;
; -49.711 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.560      ; 51.273     ;
; -49.688 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 51.108     ;
; -49.680 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.401      ; 51.083     ;
; -49.674 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.399      ; 51.075     ;
; -49.665 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 51.097     ;
; -49.645 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.548      ; 51.195     ;
; -49.597 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.560      ; 51.159     ;
; -49.563 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.544      ; 51.109     ;
; -49.562 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.544      ; 51.108     ;
; -49.562 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 50.994     ;
; -49.561 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.568      ; 51.131     ;
; -49.535 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.437      ; 50.974     ;
; -49.523 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.568      ; 51.093     ;
; -49.474 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.418      ; 50.894     ;
; -49.466 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.401      ; 50.869     ;
; -49.464 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.548      ; 51.014     ;
; -49.460 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.399      ; 50.861     ;
; -49.418 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.537      ; 50.957     ;
; -49.408 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.538      ; 50.948     ;
; -49.396 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.568      ; 50.966     ;
; -49.366 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.408      ; 50.776     ;
; -49.348 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.430      ; 50.780     ;
; -49.290 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.567      ; 50.859     ;
; -49.263 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.408      ; 50.673     ;
; -49.204 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.390      ; 50.596     ;
; -49.160 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.520      ; 50.682     ;
; -49.160 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.520      ; 50.682     ;
; -49.150 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.408      ; 50.560     ;
; -49.101 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.390      ; 50.493     ;
; -49.049 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.408      ; 50.459     ;
; -49.047 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.408      ; 50.457     ;
; -48.909 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.567      ; 50.478     ;
; -48.887 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.390      ; 50.279     ;
; -48.848 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.548      ; 50.398     ;
; -48.840 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.531      ; 50.373     ;
; -48.834 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.529      ; 50.365     ;
; -48.833 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.408      ; 50.243     ;
; -48.722 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.560      ; 50.284     ;
; -48.658 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.042     ; 49.618     ;
; -48.555 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.042     ; 49.515     ;
; -48.425 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[25] ; CLK_I        ; CLK_I       ; 1.000        ; 0.371      ; 49.798     ;
; -48.425 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; 0.371      ; 49.798     ;
; -48.424 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[24] ; CLK_I        ; CLK_I       ; 1.000        ; 0.371      ; 49.797     ;
; -48.423 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.538      ; 49.963     ;
; -48.419 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[29] ; CLK_I        ; CLK_I       ; 1.000        ; 0.393      ; 49.814     ;
; -48.378 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[27] ; CLK_I        ; CLK_I       ; 1.000        ; 0.405      ; 49.785     ;
; -48.341 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.042     ; 49.301     ;
; -48.322 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[25] ; CLK_I        ; CLK_I       ; 1.000        ; 0.371      ; 49.695     ;
; -48.322 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; 0.371      ; 49.695     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_I'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                                    ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                          ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.START                                         ; fp32_uart_rx:My_UART_Rx|rx_state.START                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.418 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]                               ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]                         ; CLK_I        ; CLK_I       ; 0.000        ; 0.071      ; 0.684      ;
; 0.456 ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.724      ;
; 0.463 ; FP32_MAC_Combinatorial:My_MAC|posedge_detector:My_posedge_detector|delayed_sig ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.732      ;
; 0.469 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.738      ;
; 0.476 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.748      ;
; 0.484 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                                   ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.753      ;
; 0.500 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.767      ;
; 0.609 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.876      ;
; 0.616 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.883      ;
; 0.628 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.897      ;
; 0.634 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.902      ;
; 0.649 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.916      ;
; 0.651 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.919      ;
; 0.651 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.919      ;
; 0.652 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.921      ;
; 0.653 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.921      ;
; 0.654 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.922      ;
; 0.656 ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.924      ;
; 0.657 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.925      ;
; 0.661 ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                                      ; fp32_uart_tx:My_UART_Tx|posedge_detector:My_posedge_detector|delayed_sig ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.930      ;
; 0.666 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.934      ;
; 0.684 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[1]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[1]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.952      ;
; 0.688 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[2]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[2]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.956      ;
; 0.695 ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.963      ;
; 0.699 ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.967      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[3]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[3]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[5]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[5]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[13]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[13]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[15]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[15]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[11]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[11]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|received_byte[3]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[3]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[19]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[19]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[21]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[21]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[29]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[29]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[6]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[6]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; CLK_I ; -23.097 ; -971.386         ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK_I ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK_I ; -3.000 ; -258.192                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_I'                                                                                                                                                     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -23.097 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.176      ; 24.260     ;
; -23.068 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.176      ; 24.231     ;
; -23.039 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.175      ; 24.201     ;
; -23.028 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.179      ; 24.194     ;
; -23.025 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.179      ; 24.191     ;
; -23.010 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.175      ; 24.172     ;
; -22.999 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.179      ; 24.165     ;
; -22.996 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.179      ; 24.162     ;
; -22.990 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.184      ; 24.161     ;
; -22.980 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 24.147     ;
; -22.963 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.184      ; 24.134     ;
; -22.961 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.184      ; 24.132     ;
; -22.951 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 24.118     ;
; -22.942 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 24.109     ;
; -22.934 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.184      ; 24.105     ;
; -22.933 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.176      ; 24.096     ;
; -22.922 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 24.082     ;
; -22.913 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 24.080     ;
; -22.893 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 24.053     ;
; -22.875 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.175      ; 24.037     ;
; -22.864 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.179      ; 24.030     ;
; -22.861 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.179      ; 24.027     ;
; -22.855 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.174      ; 24.016     ;
; -22.851 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 24.018     ;
; -22.837 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.184      ; 24.008     ;
; -22.832 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.161      ; 23.980     ;
; -22.831 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.161      ; 23.979     ;
; -22.826 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.184      ; 23.997     ;
; -22.826 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.174      ; 23.987     ;
; -22.822 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 23.989     ;
; -22.816 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 23.983     ;
; -22.808 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.184      ; 23.979     ;
; -22.803 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.161      ; 23.951     ;
; -22.802 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.161      ; 23.950     ;
; -22.799 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.184      ; 23.970     ;
; -22.792 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.183      ; 23.962     ;
; -22.778 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 23.945     ;
; -22.763 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.183      ; 23.933     ;
; -22.758 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.918     ;
; -22.702 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.183      ; 23.872     ;
; -22.691 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.174      ; 23.852     ;
; -22.687 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 23.854     ;
; -22.673 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.184      ; 23.844     ;
; -22.673 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.183      ; 23.843     ;
; -22.672 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 23.839     ;
; -22.668 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.161      ; 23.816     ;
; -22.667 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.161      ; 23.815     ;
; -22.662 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.822     ;
; -22.647 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.172      ; 23.806     ;
; -22.643 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 23.810     ;
; -22.634 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.214      ; 23.835     ;
; -22.633 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.793     ;
; -22.628 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.183      ; 23.798     ;
; -22.618 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.172      ; 23.777     ;
; -22.576 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.213      ; 23.776     ;
; -22.565 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.217      ; 23.769     ;
; -22.562 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.217      ; 23.766     ;
; -22.538 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.183      ; 23.708     ;
; -22.527 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.222      ; 23.736     ;
; -22.518 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.175      ; 23.680     ;
; -22.517 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.218      ; 23.722     ;
; -22.508 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.180      ; 23.675     ;
; -22.500 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.222      ; 23.709     ;
; -22.498 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.658     ;
; -22.489 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.175      ; 23.651     ;
; -22.483 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.172      ; 23.642     ;
; -22.479 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.218      ; 23.684     ;
; -22.459 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.211      ; 23.657     ;
; -22.429 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.161      ; 23.577     ;
; -22.400 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.161      ; 23.548     ;
; -22.392 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.212      ; 23.591     ;
; -22.388 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.218      ; 23.593     ;
; -22.374 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.222      ; 23.583     ;
; -22.369 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.199      ; 23.555     ;
; -22.368 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.199      ; 23.554     ;
; -22.360 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.520     ;
; -22.359 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.519     ;
; -22.354 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.175      ; 23.516     ;
; -22.331 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.491     ;
; -22.330 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.490     ;
; -22.329 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.221      ; 23.537     ;
; -22.265 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.161      ; 23.413     ;
; -22.239 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.221      ; 23.447     ;
; -22.209 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.218      ; 23.414     ;
; -22.199 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.211      ; 23.397     ;
; -22.196 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.356     ;
; -22.195 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.173      ; 23.355     ;
; -22.184 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.210      ; 23.381     ;
; -22.055 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.213      ; 23.255     ;
; -21.989 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.021     ; 22.955     ;
; -21.966 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.199      ; 23.152     ;
; -21.960 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.021     ; 22.926     ;
; -21.900 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; 0.165      ; 23.052     ;
; -21.899 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[25] ; CLK_I        ; CLK_I       ; 1.000        ; 0.165      ; 23.051     ;
; -21.898 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[29] ; CLK_I        ; CLK_I       ; 1.000        ; 0.164      ; 23.049     ;
; -21.898 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[24] ; CLK_I        ; CLK_I       ; 1.000        ; 0.165      ; 23.050     ;
; -21.897 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.211      ; 23.095     ;
; -21.896 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.211      ; 23.094     ;
; -21.882 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[27] ; CLK_I        ; CLK_I       ; 1.000        ; 0.172      ; 23.041     ;
; -21.871 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; 0.165      ; 23.023     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_I'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                                    ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.START                                         ; fp32_uart_rx:My_UART_Rx|rx_state.START                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                          ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]                               ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]                         ; CLK_I        ; CLK_I       ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                                   ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.322      ;
; 0.207 ; FP32_MAC_Combinatorial:My_MAC|posedge_detector:My_posedge_detector|delayed_sig ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.328      ;
; 0.210 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.330      ;
; 0.260 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.380      ;
; 0.264 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.386      ;
; 0.269 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                                      ; fp32_uart_tx:My_UART_Tx|posedge_detector:My_posedge_detector|delayed_sig ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.399      ;
; 0.293 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[1]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[1]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[2]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[2]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.415      ;
; 0.299 ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[15]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[15]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[31]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[31]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[3]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[3]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[5]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[5]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[13]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[13]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[17]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[17]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[19]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[19]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[21]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[21]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[27]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[27]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[29]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[29]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[0]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[0]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[6]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[6]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[11]                                      ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[11]                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[7]                                       ; FP32_MAC_Combinatorial:My_MAC|clk_cnt[7]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -54.202   ; 0.186 ; N/A      ; N/A     ; -4.000              ;
;  CLK_I           ; -54.202   ; 0.186 ; N/A      ; N/A     ; -4.000              ;
; Design-wide TNS  ; -2555.459 ; 0.0   ; 0.0      ; 0.0     ; -362.322            ;
;  CLK_I           ; -2555.459 ; 0.000 ; N/A      ; N/A     ; -362.322            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TX_DATA_O     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_I                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RSTL_I                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RX_I               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLK_I      ; CLK_I    ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLK_I      ; CLK_I    ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 274   ; 274  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 72    ; 72   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK_I  ; CLK_I ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTL_I     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTL_I     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 18 01:42:22 2022
Info: Command: quartus_sta fp32_rx_mac_tx -c fp32_rx_mac_tx
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fp32_rx_mac_tx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_I CLK_I
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -54.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -54.202           -2555.459 CLK_I 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -362.322 CLK_I 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -50.850
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -50.850           -2373.697 CLK_I 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -362.267 CLK_I 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -23.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -23.097            -971.386 CLK_I 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -258.192 CLK_I 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Tue Oct 18 01:42:26 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


