-- generated by newgenasym Thu Aug 19 12:22:45 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity max6736 is
    port (    
	\mr*\:     IN     STD_LOGIC;    
	\rst*\:    OUT    STD_LOGIC;    
	VCC1:      INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC);
end max6736;
