

================================================================
== Vitis HLS Report for 'tpgPatternDPColorSquare'
================================================================
* Date:           Thu Dec 21 11:33:25 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dma_demo_v_tpg_0_2
* Solution:       prj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.818 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  33.670 ns|  33.670 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpYUVCoef" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 7 'read' 'dpYUVCoef_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpDynamicRange" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 8 'read' 'dpDynamicRange_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 9 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 11 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln1716 = trunc i16 %x_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 12 'trunc' 'trunc_ln1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.42ns)   --->   "%icmp_ln1716 = icmp_eq  i16 %x_read, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 13 'icmp' 'icmp_ln1716' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1716_1)   --->   "%or_ln1716 = or i16 %x_read, i16 %y_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 14 'or' 'or_ln1716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1716_1 = icmp_eq  i16 %or_ln1716, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 15 'icmp' 'icmp_ln1716_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1716 = br i1 %icmp_ln1716_1, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 16 'br' 'br_ln1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln1718 = store i6 0, i6 %yCount_V_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1718]   --->   Operation 17 'store' 'store_ln1718' <Predicate = (icmp_ln1716_1)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.70ns)   --->   "%br_ln1720 = br void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1720]   --->   Operation 18 'br' 'br_ln1720' <Predicate = (icmp_ln1716_1)> <Delay = 1.70>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%cmp41 = icmp_eq  i8 %color_read, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 19 'icmp' 'cmp41' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.55ns)   --->   "%cmp106 = icmp_eq  i8 %dpYUVCoef_read, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 20 'icmp' 'cmp106' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1733 = br i1 %icmp_ln1716, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1733]   --->   Operation 21 'br' 'br_ln1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.70ns)   --->   "%store_ln1736 = store i10 0, i10 %xCount_V_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1736]   --->   Operation 22 'store' 'store_ln1736' <Predicate = (icmp_ln1716)> <Delay = 1.70>
ST_1 : Operation 23 [1/1] (1.70ns)   --->   "%br_ln1737 = br void %_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1737]   --->   Operation 23 'br' 'br_ln1737' <Predicate = (icmp_ln1716)> <Delay = 1.70>
ST_1 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln1765 = icmp_ne  i8 %color_read, i8 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 24 'icmp' 'icmp_ln1765' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%and_ln1765 = and i1 %trunc_ln1716, i1 %icmp_ln1765" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 25 'and' 'and_ln1765' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%empty = or i8 %color_read, i8 %dpDynamicRange_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 26 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.55ns) (out node of the LUT)   --->   "%empty_60 = icmp_eq  i8 %empty, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 27 'icmp' 'empty_60' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.55ns)   --->   "%sel_tmp2 = icmp_ne  i8 %dpDynamicRange_read, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 28 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i1 %vBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728]   --->   Operation 29 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%yCount_V_1_load = load i6 %yCount_V_1"   --->   Operation 30 'load' 'yCount_V_1_load' <Predicate = (!icmp_ln1716_1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "%icmp_ln878 = icmp_ne  i6 %yCount_V_1_load, i6 63"   --->   Operation 31 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln1716_1)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln1721 = and i1 %icmp_ln878, i1 %icmp_ln1716" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1721]   --->   Operation 32 'and' 'and_ln1721' <Predicate = (!icmp_ln1716_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1721 = br i1 %and_ln1721, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1721]   --->   Operation 33 'br' 'br_ln1721' <Predicate = (!icmp_ln1716_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.70ns)   --->   "%br_ln1725 = br i1 %icmp_ln1716, void %._crit_edge, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1725]   --->   Operation 34 'br' 'br_ln1725' <Predicate = (!icmp_ln1716_1 & !and_ln1721)> <Delay = 1.70>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln1727 = store i6 0, i6 %yCount_V_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1727]   --->   Operation 35 'store' 'store_ln1727' <Predicate = (!icmp_ln1716_1 & !and_ln1721 & icmp_ln1716)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%xor_ln1728 = xor i1 %vBarSel_1_load, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728]   --->   Operation 36 'xor' 'xor_ln1728' <Predicate = (!icmp_ln1716_1 & !and_ln1721 & icmp_ln1716)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln1728 = store i1 %xor_ln1728, i1 %vBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728]   --->   Operation 37 'store' 'store_ln1728' <Predicate = (!icmp_ln1716_1 & !and_ln1721 & icmp_ln1716)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (1.70ns)   --->   "%br_ln1729 = br void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1729]   --->   Operation 38 'br' 'br_ln1729' <Predicate = (!icmp_ln1716_1 & !and_ln1721 & icmp_ln1716)> <Delay = 1.70>
ST_2 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln691 = add i6 %yCount_V_1_load, i6 1"   --->   Operation 39 'add' 'add_ln691' <Predicate = (!icmp_ln1716_1 & and_ln1721)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln691 = store i6 %add_ln691, i6 %yCount_V_1"   --->   Operation 40 'store' 'store_ln691' <Predicate = (!icmp_ln1716_1 & and_ln1721)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.70ns)   --->   "%br_ln1724 = br void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1724]   --->   Operation 41 'br' 'br_ln1724' <Predicate = (!icmp_ln1716_1 & and_ln1721)> <Delay = 1.70>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln1719 = store i1 0, i1 %vBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1719]   --->   Operation 42 'store' 'store_ln1719' <Predicate = (icmp_ln1716_1)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%hBarSel_1_load = load i3 %hBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1745]   --->   Operation 43 'load' 'hBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%xCount_V_1_load = load i10 %xCount_V_1"   --->   Operation 44 'load' 'xCount_V_1_load' <Predicate = (!icmp_ln1716)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln878 = trunc i10 %xCount_V_1_load"   --->   Operation 45 'trunc' 'trunc_ln878' <Predicate = (!icmp_ln1716)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.77ns)   --->   "%icmp_ln878_1 = icmp_ult  i10 %xCount_V_1_load, i10 63"   --->   Operation 46 'icmp' 'icmp_ln878_1' <Predicate = (!icmp_ln1716)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1738 = br i1 %icmp_ln878_1, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1738]   --->   Operation 47 'br' 'br_ln1738' <Predicate = (!icmp_ln1716)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln692 = add i10 %xCount_V_1_load, i10 961"   --->   Operation 48 'add' 'add_ln692' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.70ns)   --->   "%store_ln692 = store i10 %add_ln692, i10 %xCount_V_1"   --->   Operation 49 'store' 'store_ln692' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.70>
ST_2 : Operation 50 [1/1] (1.65ns)   --->   "%add_ln1745 = add i3 %hBarSel_1_load, i3 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1745]   --->   Operation 50 'add' 'add_ln1745' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln1745 = store i3 %add_ln1745, i3 %hBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1745]   --->   Operation 51 'store' 'store_ln1745' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_ifconv"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.70>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln691_1 = add i6 %trunc_ln878, i6 1"   --->   Operation 53 'add' 'add_ln691_1' <Predicate = (!icmp_ln1716 & icmp_ln878_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i6 %add_ln691_1"   --->   Operation 54 'zext' 'zext_ln691' <Predicate = (!icmp_ln1716 & icmp_ln878_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.70ns)   --->   "%store_ln691 = store i10 %zext_ln691, i10 %xCount_V_1"   --->   Operation 55 'store' 'store_ln691' <Predicate = (!icmp_ln1716 & icmp_ln878_1)> <Delay = 1.70>
ST_2 : Operation 56 [1/1] (1.70ns)   --->   "%br_ln1741 = br void %_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1741]   --->   Operation 56 'br' 'br_ln1741' <Predicate = (!icmp_ln1716 & icmp_ln878_1)> <Delay = 1.70>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln1735 = store i3 0, i3 %hBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1735]   --->   Operation 57 'store' 'store_ln1735' <Predicate = (icmp_ln1716)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%vBarSel_3_loc_0 = phi i1 0, void, i1 %vBarSel_1_load, void, i1 %xor_ln1728, void, i1 %vBarSel_1_load, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728]   --->   Operation 58 'phi' 'vBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%hBarSel_5_loc_0 = phi i3 0, void, i3 %hBarSel_1_load, void, i3 %add_ln1745, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1745]   --->   Operation 59 'phi' 'hBarSel_5_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %vBarSel_3_loc_0, i3 %hBarSel_5_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 60 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1748 = zext i4 %or_ln" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 61 'zext' 'zext_ln1748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 0, i8 %zext_ln1748" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 62 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%idxprom45 = zext i11 %tmp_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 63 'zext' 'idxprom45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%DPtpgBarArray_addr = getelementptr i3 %DPtpgBarArray, i64 0, i64 %idxprom45" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 64 'getelementptr' 'DPtpgBarArray_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%DPtpgBarArray_load = load i4 %DPtpgBarArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 65 'load' 'DPtpgBarArray_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%DPtpgBarArray_load = load i4 %DPtpgBarArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 66 'load' 'DPtpgBarArray_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%idxprom47 = zext i3 %DPtpgBarArray_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 67 'zext' 'idxprom47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_VESA_r_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_r, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752]   --->   Operation 68 'getelementptr' 'DPtpgBarSelRgb_VESA_r_addr' <Predicate = (empty_60)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_r_load = load i3 %DPtpgBarSelRgb_VESA_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752]   --->   Operation 69 'load' 'DPtpgBarSelRgb_VESA_r_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_VESA_g_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_g, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1753]   --->   Operation 70 'getelementptr' 'DPtpgBarSelRgb_VESA_g_addr' <Predicate = (empty_60)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1753]   --->   Operation 71 'load' 'DPtpgBarSelRgb_VESA_g_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_VESA_b_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_b, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1754]   --->   Operation 72 'getelementptr' 'DPtpgBarSelRgb_VESA_b_addr' <Predicate = (empty_60)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1754]   --->   Operation 73 'load' 'DPtpgBarSelRgb_VESA_b_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_CEA_r_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_r, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 74 'getelementptr' 'DPtpgBarSelRgb_CEA_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_r_load = load i3 %DPtpgBarSelRgb_CEA_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 75 'load' 'DPtpgBarSelRgb_CEA_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_CEA_g_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_g, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1758]   --->   Operation 76 'getelementptr' 'DPtpgBarSelRgb_CEA_g_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1758]   --->   Operation 77 'load' 'DPtpgBarSelRgb_CEA_g_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_CEA_b_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_b, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1759]   --->   Operation 78 'getelementptr' 'DPtpgBarSelRgb_CEA_b_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1759]   --->   Operation 79 'load' 'DPtpgBarSelRgb_CEA_b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_601_y_addr = getelementptr i8 %DPtpgBarSelYuv_601_y, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1764]   --->   Operation 80 'getelementptr' 'DPtpgBarSelYuv_601_y_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_y_load = load i3 %DPtpgBarSelYuv_601_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1764]   --->   Operation 81 'load' 'DPtpgBarSelYuv_601_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_601_v_addr = getelementptr i8 %DPtpgBarSelYuv_601_v, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1766]   --->   Operation 82 'getelementptr' 'DPtpgBarSelYuv_601_v_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1766]   --->   Operation 83 'load' 'DPtpgBarSelYuv_601_v_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_709_y_addr = getelementptr i8 %DPtpgBarSelYuv_709_y, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1769]   --->   Operation 84 'getelementptr' 'DPtpgBarSelYuv_709_y_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_y_load = load i3 %DPtpgBarSelYuv_709_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1769]   --->   Operation 85 'load' 'DPtpgBarSelYuv_709_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_709_v_addr = getelementptr i8 %DPtpgBarSelYuv_709_v, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1771]   --->   Operation 86 'getelementptr' 'DPtpgBarSelYuv_709_v_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1771]   --->   Operation 87 'load' 'DPtpgBarSelYuv_709_v_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_601_u_addr = getelementptr i8 %DPtpgBarSelYuv_601_u, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 88 'getelementptr' 'DPtpgBarSelYuv_601_u_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 89 'load' 'DPtpgBarSelYuv_601_u_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_709_u_addr = getelementptr i8 %DPtpgBarSelYuv_709_u, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1770]   --->   Operation 90 'getelementptr' 'DPtpgBarSelYuv_709_u_addr' <Predicate = (!empty_60)> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1770]   --->   Operation 91 'load' 'DPtpgBarSelYuv_709_u_load' <Predicate = (!empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 5 <SV = 4> <Delay = 4.81>
ST_5 : Operation 92 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_r_load = load i3 %DPtpgBarSelRgb_VESA_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752]   --->   Operation 92 'load' 'DPtpgBarSelRgb_VESA_r_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_5 : Operation 93 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1753]   --->   Operation 93 'load' 'DPtpgBarSelRgb_VESA_g_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_5 : Operation 94 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1754]   --->   Operation 94 'load' 'DPtpgBarSelRgb_VESA_b_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_5 : Operation 95 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_r_load = load i3 %DPtpgBarSelRgb_CEA_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 95 'load' 'DPtpgBarSelRgb_CEA_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_1)   --->   "%val_assign_3_cast = sext i6 %DPtpgBarSelRgb_CEA_r_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 96 'sext' 'val_assign_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1758]   --->   Operation 97 'load' 'DPtpgBarSelRgb_CEA_g_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_8)   --->   "%val_assign_4_cast = sext i6 %DPtpgBarSelRgb_CEA_g_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1758]   --->   Operation 98 'sext' 'val_assign_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1759]   --->   Operation 99 'load' 'DPtpgBarSelRgb_CEA_b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_12)   --->   "%val_assign_5_cast = sext i6 %DPtpgBarSelRgb_CEA_b_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1759]   --->   Operation 100 'sext' 'val_assign_5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_y_load = load i3 %DPtpgBarSelYuv_601_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1764]   --->   Operation 101 'load' 'DPtpgBarSelYuv_601_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 102 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1766]   --->   Operation 102 'load' 'DPtpgBarSelYuv_601_v_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 103 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_y_load = load i3 %DPtpgBarSelYuv_709_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1769]   --->   Operation 103 'load' 'DPtpgBarSelYuv_709_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 104 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1771]   --->   Operation 104 'load' 'DPtpgBarSelYuv_709_v_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 105 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 105 'load' 'DPtpgBarSelYuv_601_u_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 106 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1770]   --->   Operation 106 'load' 'DPtpgBarSelYuv_709_u_load' <Predicate = (!empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln1765_2)   --->   "%sel_tmp3 = and i1 %cmp41, i1 %sel_tmp2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 107 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%sel_tmp5 = xor i1 %cmp41, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 108 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp6 = and i1 %cmp106, i1 %sel_tmp5" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 109 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln1765_1)   --->   "%xor_ln1765 = xor i1 %and_ln1765, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 110 'xor' 'xor_ln1765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1765_1 = and i1 %sel_tmp6, i1 %xor_ln1765" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 111 'and' 'and_ln1765_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln1765)   --->   "%and_ln1765_2 = and i1 %sel_tmp6, i1 %and_ln1765" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 112 'and' 'and_ln1765_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln1765_3)   --->   "%sel_tmp16_demorgan = or i1 %cmp41, i1 %cmp106" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 113 'or' 'sel_tmp16_demorgan' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln1765_3)   --->   "%sel_tmp16 = xor i1 %sel_tmp16_demorgan, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 114 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1765_3 = and i1 %and_ln1765, i1 %sel_tmp16" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 115 'and' 'and_ln1765_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_3)   --->   "%select_ln1765 = select i1 %and_ln1765_3, i8 %DPtpgBarSelYuv_709_y_load, i8 %DPtpgBarSelYuv_601_y_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 116 'select' 'select_ln1765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1765 = or i1 %and_ln1765_3, i1 %and_ln1765_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 117 'or' 'or_ln1765' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_1 = select i1 %and_ln1765_1, i8 %DPtpgBarSelYuv_601_y_load, i8 %val_assign_3_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 118 'select' 'select_ln1765_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln1765_2)   --->   "%or_ln1765_1 = or i1 %and_ln1765_1, i1 %sel_tmp3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 119 'or' 'or_ln1765_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_3 = select i1 %or_ln1765, i8 %select_ln1765, i8 %select_ln1765_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 120 'select' 'select_ln1765_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1765_2 = or i1 %or_ln1765, i1 %or_ln1765_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 121 'or' 'or_ln1765_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.24ns)   --->   "%select_ln1765_5 = select i1 %and_ln1765_3, i8 %DPtpgBarSelYuv_709_v_load, i8 %DPtpgBarSelYuv_601_v_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 122 'select' 'select_ln1765_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_8)   --->   "%select_ln1765_6 = select i1 %and_ln1765_1, i8 %DPtpgBarSelYuv_601_u_load, i8 %val_assign_4_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 123 'select' 'select_ln1765_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_8 = select i1 %or_ln1765, i8 %select_ln1765_5, i8 %select_ln1765_6" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 124 'select' 'select_ln1765_8' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_12)   --->   "%select_ln1765_10 = select i1 %and_ln1765_1, i8 %DPtpgBarSelYuv_601_v_load, i8 %val_assign_5_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 125 'select' 'select_ln1765_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_12 = select i1 %or_ln1765, i8 %select_ln1765_5, i8 %select_ln1765_10" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 126 'select' 'select_ln1765_12' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_4)   --->   "%val_assign_cast = sext i2 %DPtpgBarSelRgb_VESA_r_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752]   --->   Operation 127 'sext' 'val_assign_cast' <Predicate = (empty_60 & !or_ln1765_2)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_9)   --->   "%val_assign_1_cast = sext i2 %DPtpgBarSelRgb_VESA_g_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1753]   --->   Operation 128 'sext' 'val_assign_1_cast' <Predicate = (empty_60 & !or_ln1765_2)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_13)   --->   "%val_assign_2_cast = sext i2 %DPtpgBarSelRgb_VESA_b_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1754]   --->   Operation 129 'sext' 'val_assign_2_cast' <Predicate = (empty_60 & !or_ln1765_2)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_4)   --->   "%select_ln1765_2 = select i1 %empty_60, i8 %val_assign_cast, i8 %DPtpgBarSelYuv_709_y_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 130 'select' 'select_ln1765_2' <Predicate = (!or_ln1765_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_4 = select i1 %or_ln1765_2, i8 %select_ln1765_3, i8 %select_ln1765_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 131 'select' 'select_ln1765_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_9)   --->   "%select_ln1765_7 = select i1 %empty_60, i8 %val_assign_1_cast, i8 %DPtpgBarSelYuv_709_u_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 132 'select' 'select_ln1765_7' <Predicate = (!or_ln1765_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_9 = select i1 %or_ln1765_2, i8 %select_ln1765_8, i8 %select_ln1765_7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 133 'select' 'select_ln1765_9' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_13)   --->   "%select_ln1765_11 = select i1 %empty_60, i8 %val_assign_2_cast, i8 %DPtpgBarSelYuv_709_v_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 134 'select' 'select_ln1765_11' <Predicate = (!or_ln1765_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_13 = select i1 %or_ln1765_2, i8 %select_ln1765_12, i8 %select_ln1765_11" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 135 'select' 'select_ln1765_13' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %select_ln1765_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 136 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %select_ln1765_9" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 137 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %select_ln1765_13" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 138 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln1776 = ret i24 %mrv_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 139 'ret' 'ret_ln1776' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.73ns, clock uncertainty: 1.82ns.

 <State 1>: 4.14ns
The critical path consists of the following:
	wire read on port 'color' (/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716) [42]  (0 ns)
	'icmp' operation ('icmp_ln1765', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765) [106]  (1.55 ns)
	'and' operation ('and_ln1765', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765) [107]  (0.978 ns)
	blocking operation 1.61 ns on control path)

 <State 2>: 3.99ns
The critical path consists of the following:
	'load' operation ('xCount_V_1_load') on static variable 'xCount_V_1' [78]  (0 ns)
	'add' operation ('add_ln691_1') [89]  (1.83 ns)
	'store' operation ('store_ln691') of variable 'zext_ln691' on static variable 'xCount_V_1' [91]  (1.71 ns)
	blocking operation 0.46 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('vBarSel_3_loc_0', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728) with incoming values : ('vBarSel_1_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728) ('xor_ln1728', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728) [72]  (0 ns)
	'getelementptr' operation ('DPtpgBarArray_addr', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748) [103]  (0 ns)
	'load' operation ('DPtpgBarArray_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748) on array 'DPtpgBarArray' [104]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('DPtpgBarArray_load', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748) on array 'DPtpgBarArray' [104]  (2.32 ns)
	'getelementptr' operation ('DPtpgBarSelRgb_VESA_r_addr', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752) [108]  (0 ns)
	'load' operation ('val', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752) on array 'DPtpgBarSelRgb_VESA_r' [109]  (2.32 ns)

 <State 5>: 4.82ns
The critical path consists of the following:
	'load' operation ('val', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1757) on array 'DPtpgBarSelRgb_CEA_r' [118]  (2.32 ns)
	'select' operation ('select_ln1765_1', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765) [152]  (1.25 ns)
	'select' operation ('select_ln1765_3', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765) [155]  (1.25 ns)

 <State 6>: 1.25ns
The critical path consists of the following:
	'select' operation ('select_ln1765_2', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765) [154]  (0 ns)
	'select' operation ('select_ln1765_4', /home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765) [157]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
