--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6594 paths analyzed, 972 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.886ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_13 (SLICE_X3Y66.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclkbufmux falling at 5.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.XQ      Tcko                  0.592   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X3Y66.F1       net (fanout=17)       3.474   inst_ov7670capt1/latched_href
    SLICE_X3Y66.CLK      Tfck                  0.837   inst_ov7670capt1/d_latch<13>
                                                       inst_ov7670capt1/d_latch_mux0001<13>1
                                                       inst_ov7670capt1/d_latch_13
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (1.429ns logic, 3.474ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_11 (SLICE_X2Y66.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclkbufmux falling at 5.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.XQ      Tcko                  0.592   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X2Y66.F4       net (fanout=17)       3.341   inst_ov7670capt1/latched_href
    SLICE_X2Y66.CLK      Tfck                  0.892   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_mux0001<11>1
                                                       inst_ov7670capt1/d_latch_11
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (1.484ns logic, 3.341ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_1 (SLICE_X38Y48.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclkbufmux falling at 5.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y55.XQ      Tcko                  0.592   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X38Y54.F2      net (fanout=16)       2.052   inst_ov7670capt1/latched_vsync
    SLICE_X38Y54.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X38Y48.CE      net (fanout=8)        0.828   inst_ov7670capt1/address_not0001
    SLICE_X38Y48.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (1.906ns logic, 2.880ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X38Y54.F1      net (fanout=13)       1.787   inst_ov7670capt1/we_reg
    SLICE_X38Y54.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X38Y48.CE      net (fanout=8)        0.828   inst_ov7670capt1/address_not0001
    SLICE_X38Y48.CLK     Tceck                 0.555   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.966ns logic, 2.615ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X0Y9.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_12 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.123 - 0.135)
  Source Clock:         ov7670_pclkbufmux rising at 10.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_12 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y66.YQ       Tcko                  0.470   inst_ov7670capt1/d_latch<13>
                                                       inst_ov7670capt1/d_latch_12
    RAMB16_X0Y9.DIA12    net (fanout=2)        0.771   inst_ov7670capt1/d_latch<12>
    RAMB16_X0Y9.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.344ns logic, 0.771ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X0Y9.DIA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_11 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.123 - 0.135)
  Source Clock:         ov7670_pclkbufmux rising at 10.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_11 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y66.XQ       Tcko                  0.474   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_11
    RAMB16_X0Y9.DIA11    net (fanout=2)        0.774   inst_ov7670capt1/d_latch<11>
    RAMB16_X0Y9.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.348ns logic, 0.774ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_23 (SLICE_X73Y48.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_22 (FF)
  Destination:          SCCB/data_sr_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_22 to SCCB/data_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y46.XQ      Tcko                  0.473   SCCB/data_sr<22>
                                                       SCCB/data_sr_22
    SLICE_X73Y48.G4      net (fanout=1)        0.282   SCCB/data_sr<22>
    SLICE_X73Y48.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<24>
                                                       SCCB/Mmux_data_sr_mux0001301
                                                       SCCB/data_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X77Y70.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X77Y70.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: u1/clockp<1>/CLK
  Logical resource: u1/clockp_0/CK
  Location pin: SLICE_X77Y70.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X77Y70.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X77Y70.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: u1/clockp<1>/CLK
  Logical resource: u1/clockp_1/CK
  Location pin: SLICE_X77Y70.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X47Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X47Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: u1/clockp<3>/CLK
  Logical resource: u1/clockp_2/CK
  Location pin: SLICE_X47Y71.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_3/SR
  Location pin: SLICE_X47Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_3/SR
  Location pin: SLICE_X47Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: u1/clockp<3>/CLK
  Logical resource: u1/clockp_3/CK
  Location pin: SLICE_X47Y71.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2559 paths analyzed, 524 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  37.136ns.
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/pwh_3 (SLICE_X34Y38.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/output (FF)
  Destination:          inst_vgatiming/pwh_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.564ns (Levels of Logic = 1)
  Clock Path Skew:      -2.680ns (-0.968 - 1.712)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/output to inst_vgatiming/pwh_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.YQ      Tcko                  0.652   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X35Y35.G4      net (fanout=255)      3.541   inst_debounce/output
    SLICE_X35Y35.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X34Y38.CE      net (fanout=6)        1.112   inst_vgatiming/pwh_and0000
    SLICE_X34Y38.CLK     Tceck                 0.555   inst_vgatiming/pwh<3>
                                                       inst_vgatiming/pwh_3
    -------------------------------------------------  ---------------------------
    Total                                      6.564ns (1.911ns logic, 4.653ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd2 (FF)
  Destination:          inst_vgatiming/pwh_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.037 - 0.064)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd2 to inst_vgatiming/pwh_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y30.XQ      Tcko                  0.592   inst_vgatiming/stateh_FSM_FFd2
                                                       inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y35.G3      net (fanout=18)       1.182   inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y35.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X34Y38.CE      net (fanout=6)        1.112   inst_vgatiming/pwh_and0000
    SLICE_X34Y38.CLK     Tceck                 0.555   inst_vgatiming/pwh<3>
                                                       inst_vgatiming/pwh_3
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (1.851ns logic, 2.294ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd3 (FF)
  Destination:          inst_vgatiming/pwh_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.037 - 0.056)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd3 to inst_vgatiming/pwh_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y33.XQ      Tcko                  0.591   inst_vgatiming/stateh_FSM_FFd3
                                                       inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y35.G2      net (fanout=18)       0.819   inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y35.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X34Y38.CE      net (fanout=6)        1.112   inst_vgatiming/pwh_and0000
    SLICE_X34Y38.CLK     Tceck                 0.555   inst_vgatiming/pwh<3>
                                                       inst_vgatiming/pwh_3
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (1.850ns logic, 1.931ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/pwh_0 (SLICE_X35Y36.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/output (FF)
  Destination:          inst_vgatiming/pwh_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 1)
  Clock Path Skew:      -2.677ns (-0.965 - 1.712)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/output to inst_vgatiming/pwh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.YQ      Tcko                  0.652   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X35Y35.G4      net (fanout=255)      3.541   inst_debounce/output
    SLICE_X35Y35.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X35Y36.CE      net (fanout=6)        0.583   inst_vgatiming/pwh_and0000
    SLICE_X35Y36.CLK     Tceck                 0.555   inst_vgatiming/pwh<0>
                                                       inst_vgatiming/pwh_0
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (1.911ns logic, 4.124ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd2 (FF)
  Destination:          inst_vgatiming/pwh_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.040 - 0.064)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd2 to inst_vgatiming/pwh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y30.XQ      Tcko                  0.592   inst_vgatiming/stateh_FSM_FFd2
                                                       inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y35.G3      net (fanout=18)       1.182   inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y35.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X35Y36.CE      net (fanout=6)        0.583   inst_vgatiming/pwh_and0000
    SLICE_X35Y36.CLK     Tceck                 0.555   inst_vgatiming/pwh<0>
                                                       inst_vgatiming/pwh_0
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.851ns logic, 1.765ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd3 (FF)
  Destination:          inst_vgatiming/pwh_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.040 - 0.056)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd3 to inst_vgatiming/pwh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y33.XQ      Tcko                  0.591   inst_vgatiming/stateh_FSM_FFd3
                                                       inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y35.G2      net (fanout=18)       0.819   inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y35.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X35Y36.CE      net (fanout=6)        0.583   inst_vgatiming/pwh_and0000
    SLICE_X35Y36.CLK     Tceck                 0.555   inst_vgatiming/pwh<0>
                                                       inst_vgatiming/pwh_0
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.850ns logic, 1.402ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/pwh_6 (SLICE_X35Y37.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/output (FF)
  Destination:          inst_vgatiming/pwh_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 1)
  Clock Path Skew:      -2.677ns (-0.965 - 1.712)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/output to inst_vgatiming/pwh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.YQ      Tcko                  0.652   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X35Y35.G4      net (fanout=255)      3.541   inst_debounce/output
    SLICE_X35Y35.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X35Y37.CE      net (fanout=6)        0.583   inst_vgatiming/pwh_and0000
    SLICE_X35Y37.CLK     Tceck                 0.555   inst_vgatiming/pwh<6>
                                                       inst_vgatiming/pwh_6
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (1.911ns logic, 4.124ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd2 (FF)
  Destination:          inst_vgatiming/pwh_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.040 - 0.064)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd2 to inst_vgatiming/pwh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y30.XQ      Tcko                  0.592   inst_vgatiming/stateh_FSM_FFd2
                                                       inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y35.G3      net (fanout=18)       1.182   inst_vgatiming/stateh_FSM_FFd2
    SLICE_X35Y35.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X35Y37.CE      net (fanout=6)        0.583   inst_vgatiming/pwh_and0000
    SLICE_X35Y37.CLK     Tceck                 0.555   inst_vgatiming/pwh<6>
                                                       inst_vgatiming/pwh_6
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.851ns logic, 1.765ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd3 (FF)
  Destination:          inst_vgatiming/pwh_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.040 - 0.056)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd3 to inst_vgatiming/pwh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y33.XQ      Tcko                  0.591   inst_vgatiming/stateh_FSM_FFd3
                                                       inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y35.G2      net (fanout=18)       0.819   inst_vgatiming/stateh_FSM_FFd3
    SLICE_X35Y35.Y       Tilo                  0.704   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X35Y37.CE      net (fanout=6)        0.583   inst_vgatiming/pwh_and0000
    SLICE_X35Y37.CLK     Tceck                 0.555   inst_vgatiming/pwh<6>
                                                       inst_vgatiming/pwh_6
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.850ns logic, 1.402ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/bph_0 (SLICE_X39Y34.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_vgatiming/bph_0 (FF)
  Destination:          inst_vgatiming/bph_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_vgatiming/bph_0 to inst_vgatiming/bph_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.XQ      Tcko                  0.473   inst_vgatiming/bph<0>
                                                       inst_vgatiming/bph_0
    SLICE_X39Y34.BX      net (fanout=5)        0.461   inst_vgatiming/bph<0>
    SLICE_X39Y34.CLK     Tckdi       (-Th)    -0.093   inst_vgatiming/bph<0>
                                                       inst_vgatiming/bph_0
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.566ns logic, 0.461ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X56Y1.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y1.YQ       Tcko                  0.470   vmax<0>
                                                       vmax_0
    SLICE_X56Y1.CE       net (fanout=2)        0.513   vmax<0>
    SLICE_X56Y1.CLK      Tckce       (-Th)    -0.069   cc41
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.539ns logic, 0.513ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point vmax_0 (SLICE_X57Y1.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          vmax_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to vmax_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y1.YQ       Tcko                  0.470   vmax<0>
                                                       vmax_0
    SLICE_X57Y1.BY       net (fanout=2)        0.639   vmax<0>
    SLICE_X57Y1.CLK      Tckdi       (-Th)    -0.135   vmax<0>
                                                       vmax_0
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.605ns logic, 0.639ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/statev_FSM_FFd2/SR
  Logical resource: inst_vgatiming/statev_FSM_FFd2/SR
  Location pin: SLICE_X31Y15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/statev_FSM_FFd2/SR
  Logical resource: inst_vgatiming/statev_FSM_FFd2/SR
  Location pin: SLICE_X31Y15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/stateh_FSM_FFd1/SR
  Logical resource: inst_vgatiming/stateh_FSM_FFd1/SR
  Location pin: SLICE_X43Y28.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.886ns|      9.284ns|            0|            0|         6594|         2559|
| TS_clk251                     |     40.000ns|     37.136ns|          N/A|            0|            0|         2559|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.284|    4.943|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9153 paths, 0 nets, and 2526 connections

Design statistics:
   Minimum period:  37.136ns{1}   (Maximum frequency:  26.928MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 20 21:02:01 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



