{"qas": [{"question": "Do test circuits create permanent or temporary connections between traces?", "id": "572fe0d1947a6a140053cd9c", "answers": [{"text": "temporary", "answer_start": 86}], "is_impossible": false}, {"question": "What's the most frequently used test configuration procedure for ICs?", "id": "572fe0d1947a6a140053cd9d", "answers": [{"text": "Joint Test Action Group", "answer_start": 311}], "is_impossible": false}, {"question": "What would you avoid by using the Joint Test Action Group standard?", "id": "572fe0d1947a6a140053cd9e", "answers": [{"text": "physical test probes", "answer_start": 471}], "is_impossible": false}, {"question": "What component of the printed circuit board is appraised with boundary scan testing?", "id": "572fe0d1947a6a140053cd9f", "answers": [{"text": "ICs", "answer_start": 148}], "is_impossible": false}, {"question": "To whom would you go to acquire the algorithms you'd use for the Joint Test Action Group procedures?", "id": "572fe0d1947a6a140053cda0", "answers": [{"text": "JTAG tool vendors", "answer_start": 493}], "is_impossible": false}, {"plausible_answers": [{"text": "that all the ICs to be tested use a standard test configuration procedure", "answer_start": 206}], "question": "Bouncing scan testing requires what?", "id": "5ace82d832bba1001ae4a8e7", "answers": [], "is_impossible": true}, {"plausible_answers": [{"text": "the Joint Test Action Group (JTAG) standard", "answer_start": 307}], "question": "The least common standard test configuration procedure is what?", "id": "5ace82d832bba1001ae4a8e8", "answers": [], "is_impossible": true}, {"plausible_answers": [{"text": "stimulus", "answer_start": 536}], "question": "JAG tool vendors provide various types of what?", "id": "5ace82d832bba1001ae4a8e9", "answers": [], "is_impossible": true}, {"plausible_answers": [{"text": "test interconnects between integrated circuits on a board without using physical test probes", "answer_start": 399}], "question": "The JAG test architecture provides a means to what?", "id": "5ace82d832bba1001ae4a8ea", "answers": [], "is_impossible": true}], "context": "In boundary scan testing, test circuits integrated into various ICs on the board form <a0_0>temporary<a0_0/> connections between the PCB traces to test that the <a3_0>ICs<a3_0/> are mounted correctly. Boundary scan testing requires <b5_0>that all the ICs to be tested use a standard test configuration procedure<b5_0/>, the most common one being <b6_0>the <a1_0>Joint Test Action Group<a1_0/> (JTAG) standard<b6_0/>. The JTAG test architecture provides a means to <b8_0>test interconnects between integrated circuits on a board without using <a2_0>physical test probes<b8_0/><a2_0/>. <a4_0>JTAG tool vendors<a4_0/> provide various types of <b7_0>stimulus<b7_0/> and sophisticated algorithms, not only to detect the failing nets, but also to isolate the faults to specific nets, devices, and pins."}