// Seed: 2431123779
`define pp_6 0
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    output id_4,
    input logic id_5
);
  assign id_4 = 1 && 1;
endmodule
