// Seed: 3137477977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_4 = 1;
  wire id_6, id_7;
  always id_4 <= 1;
  always if (1);
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_3 <= id_2;
  and (id_4, id_5, id_1, id_2);
  module_0(
      id_4, id_4, id_5, id_3
  );
endmodule
