    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; UartDebug_RXInternalInterrupt
UartDebug_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UartDebug_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UartDebug_RXInternalInterrupt__INTC_MASK EQU 0x40000
UartDebug_RXInternalInterrupt__INTC_NUMBER EQU 18
UartDebug_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UartDebug_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
UartDebug_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UartDebug_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UartDebug_TXInternalInterrupt
UartDebug_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UartDebug_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UartDebug_TXInternalInterrupt__INTC_MASK EQU 0x80000
UartDebug_TXInternalInterrupt__INTC_NUMBER EQU 19
UartDebug_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UartDebug_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
UartDebug_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UartDebug_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UartXbee_RXInternalInterrupt
UartXbee_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UartXbee_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UartXbee_RXInternalInterrupt__INTC_MASK EQU 0x1000000
UartXbee_RXInternalInterrupt__INTC_NUMBER EQU 24
UartXbee_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UartXbee_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
UartXbee_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UartXbee_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UartXbee_TXInternalInterrupt
UartXbee_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UartXbee_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UartXbee_TXInternalInterrupt__INTC_MASK EQU 0x2000000
UartXbee_TXInternalInterrupt__INTC_NUMBER EQU 25
UartXbee_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UartXbee_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
UartXbee_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UartXbee_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; TimerMainTick_TimerUDB
TimerMainTick_TimerUDB_nrstSts_stsreg__0__MASK EQU 0x01
TimerMainTick_TimerUDB_nrstSts_stsreg__0__POS EQU 0
TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
TimerMainTick_TimerUDB_nrstSts_stsreg__2__MASK EQU 0x04
TimerMainTick_TimerUDB_nrstSts_stsreg__2__POS EQU 2
TimerMainTick_TimerUDB_nrstSts_stsreg__3__MASK EQU 0x08
TimerMainTick_TimerUDB_nrstSts_stsreg__3__POS EQU 3
TimerMainTick_TimerUDB_nrstSts_stsreg__MASK EQU 0x0D
TimerMainTick_TimerUDB_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
TimerMainTick_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
TimerMainTick_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
TimerMainTick_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
TimerMainTick_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1

; UartDebug_IntClock
UartDebug_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UartDebug_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UartDebug_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UartDebug_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UartDebug_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UartDebug_IntClock__PM_ACT_MSK EQU 0x02
UartDebug_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UartDebug_IntClock__PM_STBY_MSK EQU 0x02

; UartXbee_IntClock
UartXbee_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UartXbee_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UartXbee_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UartXbee_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UartXbee_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UartXbee_IntClock__PM_ACT_MSK EQU 0x04
UartXbee_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UartXbee_IntClock__PM_STBY_MSK EQU 0x04

; PinLightSkirting
PinLightSkirting__0__MASK EQU 0x40
PinLightSkirting__0__PC EQU CYREG_PRT0_PC6
PinLightSkirting__0__PORT EQU 0
PinLightSkirting__0__SHIFT EQU 6
PinLightSkirting__AG EQU CYREG_PRT0_AG
PinLightSkirting__AMUX EQU CYREG_PRT0_AMUX
PinLightSkirting__BIE EQU CYREG_PRT0_BIE
PinLightSkirting__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PinLightSkirting__BYP EQU CYREG_PRT0_BYP
PinLightSkirting__CTL EQU CYREG_PRT0_CTL
PinLightSkirting__DM0 EQU CYREG_PRT0_DM0
PinLightSkirting__DM1 EQU CYREG_PRT0_DM1
PinLightSkirting__DM2 EQU CYREG_PRT0_DM2
PinLightSkirting__DR EQU CYREG_PRT0_DR
PinLightSkirting__INP_DIS EQU CYREG_PRT0_INP_DIS
PinLightSkirting__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PinLightSkirting__LCD_EN EQU CYREG_PRT0_LCD_EN
PinLightSkirting__MASK EQU 0x40
PinLightSkirting__PORT EQU 0
PinLightSkirting__PRT EQU CYREG_PRT0_PRT
PinLightSkirting__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PinLightSkirting__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PinLightSkirting__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PinLightSkirting__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PinLightSkirting__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PinLightSkirting__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PinLightSkirting__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PinLightSkirting__PS EQU CYREG_PRT0_PS
PinLightSkirting__SHIFT EQU 6
PinLightSkirting__SLW EQU CYREG_PRT0_SLW

; IsrMotionSensor
IsrMotionSensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IsrMotionSensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IsrMotionSensor__INTC_MASK EQU 0x400
IsrMotionSensor__INTC_NUMBER EQU 10
IsrMotionSensor__INTC_PRIOR_NUM EQU 7
IsrMotionSensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
IsrMotionSensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IsrMotionSensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PinMotionSensor
PinMotionSensor__0__MASK EQU 0x02
PinMotionSensor__0__PC EQU CYREG_PRT6_PC1
PinMotionSensor__0__PORT EQU 6
PinMotionSensor__0__SHIFT EQU 1
PinMotionSensor__AG EQU CYREG_PRT6_AG
PinMotionSensor__AMUX EQU CYREG_PRT6_AMUX
PinMotionSensor__BIE EQU CYREG_PRT6_BIE
PinMotionSensor__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PinMotionSensor__BYP EQU CYREG_PRT6_BYP
PinMotionSensor__CTL EQU CYREG_PRT6_CTL
PinMotionSensor__DM0 EQU CYREG_PRT6_DM0
PinMotionSensor__DM1 EQU CYREG_PRT6_DM1
PinMotionSensor__DM2 EQU CYREG_PRT6_DM2
PinMotionSensor__DR EQU CYREG_PRT6_DR
PinMotionSensor__INP_DIS EQU CYREG_PRT6_INP_DIS
PinMotionSensor__INTSTAT EQU CYREG_PICU6_INTSTAT
PinMotionSensor__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PinMotionSensor__LCD_EN EQU CYREG_PRT6_LCD_EN
PinMotionSensor__MASK EQU 0x02
PinMotionSensor__PORT EQU 6
PinMotionSensor__PRT EQU CYREG_PRT6_PRT
PinMotionSensor__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PinMotionSensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PinMotionSensor__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PinMotionSensor__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PinMotionSensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PinMotionSensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PinMotionSensor__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PinMotionSensor__PS EQU CYREG_PRT6_PS
PinMotionSensor__SHIFT EQU 1
PinMotionSensor__SLW EQU CYREG_PRT6_SLW
PinMotionSensor__SNAP EQU CYREG_PICU6_SNAP

; PwmMotor_PWMUDB
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PwmMotor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PwmMotor_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PwmMotor_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PwmMotor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PwmMotor_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PwmMotor_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PwmMotor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PwmMotor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PwmMotor_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PwmMotor_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PwmMotor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PwmMotor_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PwmMotor_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PwmMotor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PwmMotor_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PwmMotor_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PwmMotor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PwmMotor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PwmMotor_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PwmMotor_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PwmMotor_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PwmMotor_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

; PwmPiezo_PWMUDB
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PwmPiezo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PwmPiezo_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
PwmPiezo_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
PwmPiezo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PwmPiezo_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
PwmPiezo_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
PwmPiezo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PwmPiezo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PwmPiezo_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
PwmPiezo_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB14_A0
PwmPiezo_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB14_A1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB14_D0
PwmPiezo_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB14_D1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PwmPiezo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB14_F0
PwmPiezo_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB14_F1
PwmPiezo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PwmPiezo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST

; UartDebug_BUART
UartDebug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UartDebug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UartDebug_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
UartDebug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UartDebug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
UartDebug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UartDebug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UartDebug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UartDebug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UartDebug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UartDebug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UartDebug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UartDebug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UartDebug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UartDebug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UartDebug_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
UartDebug_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UartDebug_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
UartDebug_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UartDebug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UartDebug_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
UartDebug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UartDebug_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UartDebug_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UartDebug_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UartDebug_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UartDebug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UartDebug_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UartDebug_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UartDebug_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UartDebug_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UartDebug_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UartDebug_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UartDebug_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UartDebug_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UartDebug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UartDebug_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UartDebug_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UartDebug_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UartDebug_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UartDebug_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UartDebug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UartDebug_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UartDebug_BUART_sRX_RxSts__3__MASK EQU 0x08
UartDebug_BUART_sRX_RxSts__3__POS EQU 3
UartDebug_BUART_sRX_RxSts__4__MASK EQU 0x10
UartDebug_BUART_sRX_RxSts__4__POS EQU 4
UartDebug_BUART_sRX_RxSts__5__MASK EQU 0x20
UartDebug_BUART_sRX_RxSts__5__POS EQU 5
UartDebug_BUART_sRX_RxSts__MASK EQU 0x38
UartDebug_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UartDebug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UartDebug_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UartDebug_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UartDebug_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UartDebug_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UartDebug_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UartDebug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UartDebug_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UartDebug_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UartDebug_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UartDebug_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UartDebug_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UartDebug_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UartDebug_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UartDebug_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UartDebug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UartDebug_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UartDebug_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UartDebug_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UartDebug_BUART_sTX_TxSts__0__MASK EQU 0x01
UartDebug_BUART_sTX_TxSts__0__POS EQU 0
UartDebug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UartDebug_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UartDebug_BUART_sTX_TxSts__1__MASK EQU 0x02
UartDebug_BUART_sTX_TxSts__1__POS EQU 1
UartDebug_BUART_sTX_TxSts__2__MASK EQU 0x04
UartDebug_BUART_sTX_TxSts__2__POS EQU 2
UartDebug_BUART_sTX_TxSts__3__MASK EQU 0x08
UartDebug_BUART_sTX_TxSts__3__POS EQU 3
UartDebug_BUART_sTX_TxSts__MASK EQU 0x0F
UartDebug_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UartDebug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UartDebug_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1

; AdcSar_ADC_SAR
AdcSar_ADC_SAR__CLK EQU CYREG_SAR0_CLK
AdcSar_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
AdcSar_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
AdcSar_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
AdcSar_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
AdcSar_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
AdcSar_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
AdcSar_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
AdcSar_ADC_SAR__CSR7 EQU CYREG_SAR0_CSR7
AdcSar_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
AdcSar_ADC_SAR__PM_ACT_MSK EQU 0x01
AdcSar_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
AdcSar_ADC_SAR__PM_STBY_MSK EQU 0x01
AdcSar_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
AdcSar_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
AdcSar_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
AdcSar_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
AdcSar_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
AdcSar_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
AdcSar_ADC_SAR__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR0
AdcSar_ADC_SAR__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR1
AdcSar_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
AdcSar_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; AdcSar_theACLK
AdcSar_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
AdcSar_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
AdcSar_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
AdcSar_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
AdcSar_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
AdcSar_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
AdcSar_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
AdcSar_theACLK__PM_ACT_MSK EQU 0x01
AdcSar_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
AdcSar_theACLK__PM_STBY_MSK EQU 0x01

; PinUartDebugRx
PinUartDebugRx__0__MASK EQU 0x20
PinUartDebugRx__0__PC EQU CYREG_PRT6_PC5
PinUartDebugRx__0__PORT EQU 6
PinUartDebugRx__0__SHIFT EQU 5
PinUartDebugRx__AG EQU CYREG_PRT6_AG
PinUartDebugRx__AMUX EQU CYREG_PRT6_AMUX
PinUartDebugRx__BIE EQU CYREG_PRT6_BIE
PinUartDebugRx__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PinUartDebugRx__BYP EQU CYREG_PRT6_BYP
PinUartDebugRx__CTL EQU CYREG_PRT6_CTL
PinUartDebugRx__DM0 EQU CYREG_PRT6_DM0
PinUartDebugRx__DM1 EQU CYREG_PRT6_DM1
PinUartDebugRx__DM2 EQU CYREG_PRT6_DM2
PinUartDebugRx__DR EQU CYREG_PRT6_DR
PinUartDebugRx__INP_DIS EQU CYREG_PRT6_INP_DIS
PinUartDebugRx__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PinUartDebugRx__LCD_EN EQU CYREG_PRT6_LCD_EN
PinUartDebugRx__MASK EQU 0x20
PinUartDebugRx__PORT EQU 6
PinUartDebugRx__PRT EQU CYREG_PRT6_PRT
PinUartDebugRx__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PinUartDebugRx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PinUartDebugRx__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PinUartDebugRx__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PinUartDebugRx__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PinUartDebugRx__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PinUartDebugRx__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PinUartDebugRx__PS EQU CYREG_PRT6_PS
PinUartDebugRx__SHIFT EQU 5
PinUartDebugRx__SLW EQU CYREG_PRT6_SLW

; PinUartDebugTx
PinUartDebugTx__0__MASK EQU 0x10
PinUartDebugTx__0__PC EQU CYREG_PRT6_PC4
PinUartDebugTx__0__PORT EQU 6
PinUartDebugTx__0__SHIFT EQU 4
PinUartDebugTx__AG EQU CYREG_PRT6_AG
PinUartDebugTx__AMUX EQU CYREG_PRT6_AMUX
PinUartDebugTx__BIE EQU CYREG_PRT6_BIE
PinUartDebugTx__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PinUartDebugTx__BYP EQU CYREG_PRT6_BYP
PinUartDebugTx__CTL EQU CYREG_PRT6_CTL
PinUartDebugTx__DM0 EQU CYREG_PRT6_DM0
PinUartDebugTx__DM1 EQU CYREG_PRT6_DM1
PinUartDebugTx__DM2 EQU CYREG_PRT6_DM2
PinUartDebugTx__DR EQU CYREG_PRT6_DR
PinUartDebugTx__INP_DIS EQU CYREG_PRT6_INP_DIS
PinUartDebugTx__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PinUartDebugTx__LCD_EN EQU CYREG_PRT6_LCD_EN
PinUartDebugTx__MASK EQU 0x10
PinUartDebugTx__PORT EQU 6
PinUartDebugTx__PRT EQU CYREG_PRT6_PRT
PinUartDebugTx__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PinUartDebugTx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PinUartDebugTx__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PinUartDebugTx__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PinUartDebugTx__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PinUartDebugTx__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PinUartDebugTx__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PinUartDebugTx__PS EQU CYREG_PRT6_PS
PinUartDebugTx__SHIFT EQU 4
PinUartDebugTx__SLW EQU CYREG_PRT6_SLW

; UartXbee_BUART
UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UartXbee_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UartXbee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UartXbee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UartXbee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UartXbee_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UartXbee_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UartXbee_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UartXbee_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UartXbee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UartXbee_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UartXbee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UartXbee_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UartXbee_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UartXbee_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UartXbee_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UartXbee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UartXbee_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UartXbee_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UartXbee_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UartXbee_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UartXbee_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UartXbee_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UartXbee_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UartXbee_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UartXbee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UartXbee_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UartXbee_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UartXbee_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UartXbee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UartXbee_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UartXbee_BUART_sRX_RxSts__3__MASK EQU 0x08
UartXbee_BUART_sRX_RxSts__3__POS EQU 3
UartXbee_BUART_sRX_RxSts__4__MASK EQU 0x10
UartXbee_BUART_sRX_RxSts__4__POS EQU 4
UartXbee_BUART_sRX_RxSts__5__MASK EQU 0x20
UartXbee_BUART_sRX_RxSts__5__POS EQU 5
UartXbee_BUART_sRX_RxSts__MASK EQU 0x38
UartXbee_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UartXbee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UartXbee_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UartXbee_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UartXbee_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UartXbee_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UartXbee_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UartXbee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UartXbee_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UartXbee_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UartXbee_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UartXbee_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UartXbee_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UartXbee_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UartXbee_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UartXbee_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UartXbee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UartXbee_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UartXbee_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UartXbee_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UartXbee_BUART_sTX_TxSts__0__MASK EQU 0x01
UartXbee_BUART_sTX_TxSts__0__POS EQU 0
UartXbee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UartXbee_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UartXbee_BUART_sTX_TxSts__1__MASK EQU 0x02
UartXbee_BUART_sTX_TxSts__1__POS EQU 1
UartXbee_BUART_sTX_TxSts__2__MASK EQU 0x04
UartXbee_BUART_sTX_TxSts__2__POS EQU 2
UartXbee_BUART_sTX_TxSts__3__MASK EQU 0x08
UartXbee_BUART_sTX_TxSts__3__POS EQU 3
UartXbee_BUART_sTX_TxSts__MASK EQU 0x0F
UartXbee_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UartXbee_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UartXbee_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UartXbee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UartXbee_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
UartXbee_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
UartXbee_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; ClockPwmPiezo
ClockPwmPiezo__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ClockPwmPiezo__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ClockPwmPiezo__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ClockPwmPiezo__CFG2_SRC_SEL_MASK EQU 0x07
ClockPwmPiezo__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ClockPwmPiezo__PM_ACT_MSK EQU 0x01
ClockPwmPiezo__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ClockPwmPiezo__PM_STBY_MSK EQU 0x01

; PinLightFront
PinLightFront__0__MASK EQU 0x10
PinLightFront__0__PC EQU CYREG_PRT0_PC4
PinLightFront__0__PORT EQU 0
PinLightFront__0__SHIFT EQU 4
PinLightFront__AG EQU CYREG_PRT0_AG
PinLightFront__AMUX EQU CYREG_PRT0_AMUX
PinLightFront__BIE EQU CYREG_PRT0_BIE
PinLightFront__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PinLightFront__BYP EQU CYREG_PRT0_BYP
PinLightFront__CTL EQU CYREG_PRT0_CTL
PinLightFront__DM0 EQU CYREG_PRT0_DM0
PinLightFront__DM1 EQU CYREG_PRT0_DM1
PinLightFront__DM2 EQU CYREG_PRT0_DM2
PinLightFront__DR EQU CYREG_PRT0_DR
PinLightFront__INP_DIS EQU CYREG_PRT0_INP_DIS
PinLightFront__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PinLightFront__LCD_EN EQU CYREG_PRT0_LCD_EN
PinLightFront__MASK EQU 0x10
PinLightFront__PORT EQU 0
PinLightFront__PRT EQU CYREG_PRT0_PRT
PinLightFront__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PinLightFront__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PinLightFront__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PinLightFront__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PinLightFront__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PinLightFront__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PinLightFront__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PinLightFront__PS EQU CYREG_PRT0_PS
PinLightFront__SHIFT EQU 4
PinLightFront__SLW EQU CYREG_PRT0_SLW

; PinUartXbeeRx
PinUartXbeeRx__0__MASK EQU 0x04
PinUartXbeeRx__0__PC EQU CYREG_PRT2_PC2
PinUartXbeeRx__0__PORT EQU 2
PinUartXbeeRx__0__SHIFT EQU 2
PinUartXbeeRx__AG EQU CYREG_PRT2_AG
PinUartXbeeRx__AMUX EQU CYREG_PRT2_AMUX
PinUartXbeeRx__BIE EQU CYREG_PRT2_BIE
PinUartXbeeRx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinUartXbeeRx__BYP EQU CYREG_PRT2_BYP
PinUartXbeeRx__CTL EQU CYREG_PRT2_CTL
PinUartXbeeRx__DM0 EQU CYREG_PRT2_DM0
PinUartXbeeRx__DM1 EQU CYREG_PRT2_DM1
PinUartXbeeRx__DM2 EQU CYREG_PRT2_DM2
PinUartXbeeRx__DR EQU CYREG_PRT2_DR
PinUartXbeeRx__INP_DIS EQU CYREG_PRT2_INP_DIS
PinUartXbeeRx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinUartXbeeRx__LCD_EN EQU CYREG_PRT2_LCD_EN
PinUartXbeeRx__MASK EQU 0x04
PinUartXbeeRx__PORT EQU 2
PinUartXbeeRx__PRT EQU CYREG_PRT2_PRT
PinUartXbeeRx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinUartXbeeRx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinUartXbeeRx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinUartXbeeRx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinUartXbeeRx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinUartXbeeRx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinUartXbeeRx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinUartXbeeRx__PS EQU CYREG_PRT2_PS
PinUartXbeeRx__SHIFT EQU 2
PinUartXbeeRx__SLW EQU CYREG_PRT2_SLW

; PinUartXbeeTx
PinUartXbeeTx__0__MASK EQU 0x02
PinUartXbeeTx__0__PC EQU CYREG_PRT2_PC1
PinUartXbeeTx__0__PORT EQU 2
PinUartXbeeTx__0__SHIFT EQU 1
PinUartXbeeTx__AG EQU CYREG_PRT2_AG
PinUartXbeeTx__AMUX EQU CYREG_PRT2_AMUX
PinUartXbeeTx__BIE EQU CYREG_PRT2_BIE
PinUartXbeeTx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinUartXbeeTx__BYP EQU CYREG_PRT2_BYP
PinUartXbeeTx__CTL EQU CYREG_PRT2_CTL
PinUartXbeeTx__DM0 EQU CYREG_PRT2_DM0
PinUartXbeeTx__DM1 EQU CYREG_PRT2_DM1
PinUartXbeeTx__DM2 EQU CYREG_PRT2_DM2
PinUartXbeeTx__DR EQU CYREG_PRT2_DR
PinUartXbeeTx__INP_DIS EQU CYREG_PRT2_INP_DIS
PinUartXbeeTx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinUartXbeeTx__LCD_EN EQU CYREG_PRT2_LCD_EN
PinUartXbeeTx__MASK EQU 0x02
PinUartXbeeTx__PORT EQU 2
PinUartXbeeTx__PRT EQU CYREG_PRT2_PRT
PinUartXbeeTx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinUartXbeeTx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinUartXbeeTx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinUartXbeeTx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinUartXbeeTx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinUartXbeeTx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinUartXbeeTx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinUartXbeeTx__PS EQU CYREG_PRT2_PS
PinUartXbeeTx__SHIFT EQU 1
PinUartXbeeTx__SLW EQU CYREG_PRT2_SLW

; PinLedOrange
PinLedOrange__0__MASK EQU 0x40
PinLedOrange__0__PC EQU CYREG_PRT2_PC6
PinLedOrange__0__PORT EQU 2
PinLedOrange__0__SHIFT EQU 6
PinLedOrange__AG EQU CYREG_PRT2_AG
PinLedOrange__AMUX EQU CYREG_PRT2_AMUX
PinLedOrange__BIE EQU CYREG_PRT2_BIE
PinLedOrange__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinLedOrange__BYP EQU CYREG_PRT2_BYP
PinLedOrange__CTL EQU CYREG_PRT2_CTL
PinLedOrange__DM0 EQU CYREG_PRT2_DM0
PinLedOrange__DM1 EQU CYREG_PRT2_DM1
PinLedOrange__DM2 EQU CYREG_PRT2_DM2
PinLedOrange__DR EQU CYREG_PRT2_DR
PinLedOrange__INP_DIS EQU CYREG_PRT2_INP_DIS
PinLedOrange__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinLedOrange__LCD_EN EQU CYREG_PRT2_LCD_EN
PinLedOrange__MASK EQU 0x40
PinLedOrange__PORT EQU 2
PinLedOrange__PRT EQU CYREG_PRT2_PRT
PinLedOrange__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinLedOrange__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinLedOrange__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinLedOrange__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinLedOrange__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinLedOrange__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinLedOrange__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinLedOrange__PS EQU CYREG_PRT2_PS
PinLedOrange__SHIFT EQU 6
PinLedOrange__SLW EQU CYREG_PRT2_SLW

; PinLightRear
PinLightRear__0__MASK EQU 0x20
PinLightRear__0__PC EQU CYREG_PRT0_PC5
PinLightRear__0__PORT EQU 0
PinLightRear__0__SHIFT EQU 5
PinLightRear__AG EQU CYREG_PRT0_AG
PinLightRear__AMUX EQU CYREG_PRT0_AMUX
PinLightRear__BIE EQU CYREG_PRT0_BIE
PinLightRear__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PinLightRear__BYP EQU CYREG_PRT0_BYP
PinLightRear__CTL EQU CYREG_PRT0_CTL
PinLightRear__DM0 EQU CYREG_PRT0_DM0
PinLightRear__DM1 EQU CYREG_PRT0_DM1
PinLightRear__DM2 EQU CYREG_PRT0_DM2
PinLightRear__DR EQU CYREG_PRT0_DR
PinLightRear__INP_DIS EQU CYREG_PRT0_INP_DIS
PinLightRear__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PinLightRear__LCD_EN EQU CYREG_PRT0_LCD_EN
PinLightRear__MASK EQU 0x20
PinLightRear__PORT EQU 0
PinLightRear__PRT EQU CYREG_PRT0_PRT
PinLightRear__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PinLightRear__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PinLightRear__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PinLightRear__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PinLightRear__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PinLightRear__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PinLightRear__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PinLightRear__PS EQU CYREG_PRT0_PS
PinLightRear__SHIFT EQU 5
PinLightRear__SLW EQU CYREG_PRT0_SLW

; PinXbeeSleep
PinXbeeSleep__0__MASK EQU 0x01
PinXbeeSleep__0__PC EQU CYREG_PRT2_PC0
PinXbeeSleep__0__PORT EQU 2
PinXbeeSleep__0__SHIFT EQU 0
PinXbeeSleep__AG EQU CYREG_PRT2_AG
PinXbeeSleep__AMUX EQU CYREG_PRT2_AMUX
PinXbeeSleep__BIE EQU CYREG_PRT2_BIE
PinXbeeSleep__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinXbeeSleep__BYP EQU CYREG_PRT2_BYP
PinXbeeSleep__CTL EQU CYREG_PRT2_CTL
PinXbeeSleep__DM0 EQU CYREG_PRT2_DM0
PinXbeeSleep__DM1 EQU CYREG_PRT2_DM1
PinXbeeSleep__DM2 EQU CYREG_PRT2_DM2
PinXbeeSleep__DR EQU CYREG_PRT2_DR
PinXbeeSleep__INP_DIS EQU CYREG_PRT2_INP_DIS
PinXbeeSleep__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinXbeeSleep__LCD_EN EQU CYREG_PRT2_LCD_EN
PinXbeeSleep__MASK EQU 0x01
PinXbeeSleep__PORT EQU 2
PinXbeeSleep__PRT EQU CYREG_PRT2_PRT
PinXbeeSleep__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinXbeeSleep__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinXbeeSleep__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinXbeeSleep__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinXbeeSleep__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinXbeeSleep__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinXbeeSleep__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinXbeeSleep__PS EQU CYREG_PRT2_PS
PinXbeeSleep__SHIFT EQU 0
PinXbeeSleep__SLW EQU CYREG_PRT2_SLW

; IsrMainTick
IsrMainTick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IsrMainTick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IsrMainTick__INTC_MASK EQU 0x200000
IsrMainTick__INTC_NUMBER EQU 21
IsrMainTick__INTC_PRIOR_NUM EQU 7
IsrMainTick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
IsrMainTick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IsrMainTick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PinBattVolt
PinBattVolt__0__MASK EQU 0x04
PinBattVolt__0__PC EQU CYREG_PRT0_PC2
PinBattVolt__0__PORT EQU 0
PinBattVolt__0__SHIFT EQU 2
PinBattVolt__AG EQU CYREG_PRT0_AG
PinBattVolt__AMUX EQU CYREG_PRT0_AMUX
PinBattVolt__BIE EQU CYREG_PRT0_BIE
PinBattVolt__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PinBattVolt__BYP EQU CYREG_PRT0_BYP
PinBattVolt__CTL EQU CYREG_PRT0_CTL
PinBattVolt__DM0 EQU CYREG_PRT0_DM0
PinBattVolt__DM1 EQU CYREG_PRT0_DM1
PinBattVolt__DM2 EQU CYREG_PRT0_DM2
PinBattVolt__DR EQU CYREG_PRT0_DR
PinBattVolt__INP_DIS EQU CYREG_PRT0_INP_DIS
PinBattVolt__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PinBattVolt__LCD_EN EQU CYREG_PRT0_LCD_EN
PinBattVolt__MASK EQU 0x04
PinBattVolt__PORT EQU 0
PinBattVolt__PRT EQU CYREG_PRT0_PRT
PinBattVolt__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PinBattVolt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PinBattVolt__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PinBattVolt__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PinBattVolt__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PinBattVolt__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PinBattVolt__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PinBattVolt__PS EQU CYREG_PRT0_PS
PinBattVolt__SHIFT EQU 2
PinBattVolt__SLW EQU CYREG_PRT0_SLW

; PinLedGreen
PinLedGreen__0__MASK EQU 0x80
PinLedGreen__0__PC EQU CYREG_PRT2_PC7
PinLedGreen__0__PORT EQU 2
PinLedGreen__0__SHIFT EQU 7
PinLedGreen__AG EQU CYREG_PRT2_AG
PinLedGreen__AMUX EQU CYREG_PRT2_AMUX
PinLedGreen__BIE EQU CYREG_PRT2_BIE
PinLedGreen__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinLedGreen__BYP EQU CYREG_PRT2_BYP
PinLedGreen__CTL EQU CYREG_PRT2_CTL
PinLedGreen__DM0 EQU CYREG_PRT2_DM0
PinLedGreen__DM1 EQU CYREG_PRT2_DM1
PinLedGreen__DM2 EQU CYREG_PRT2_DM2
PinLedGreen__DR EQU CYREG_PRT2_DR
PinLedGreen__INP_DIS EQU CYREG_PRT2_INP_DIS
PinLedGreen__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinLedGreen__LCD_EN EQU CYREG_PRT2_LCD_EN
PinLedGreen__MASK EQU 0x80
PinLedGreen__PORT EQU 2
PinLedGreen__PRT EQU CYREG_PRT2_PRT
PinLedGreen__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinLedGreen__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinLedGreen__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinLedGreen__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinLedGreen__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinLedGreen__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinLedGreen__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinLedGreen__PS EQU CYREG_PRT2_PS
PinLedGreen__SHIFT EQU 7
PinLedGreen__SLW EQU CYREG_PRT2_SLW

; PinPwmMotor
PinPwmMotor__0__MASK EQU 0x40
PinPwmMotor__0__PC EQU CYREG_PRT12_PC6
PinPwmMotor__0__PORT EQU 12
PinPwmMotor__0__SHIFT EQU 6
PinPwmMotor__AG EQU CYREG_PRT12_AG
PinPwmMotor__BIE EQU CYREG_PRT12_BIE
PinPwmMotor__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PinPwmMotor__BYP EQU CYREG_PRT12_BYP
PinPwmMotor__DM0 EQU CYREG_PRT12_DM0
PinPwmMotor__DM1 EQU CYREG_PRT12_DM1
PinPwmMotor__DM2 EQU CYREG_PRT12_DM2
PinPwmMotor__DR EQU CYREG_PRT12_DR
PinPwmMotor__INP_DIS EQU CYREG_PRT12_INP_DIS
PinPwmMotor__MASK EQU 0x40
PinPwmMotor__PORT EQU 12
PinPwmMotor__PRT EQU CYREG_PRT12_PRT
PinPwmMotor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PinPwmMotor__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PinPwmMotor__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PinPwmMotor__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PinPwmMotor__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PinPwmMotor__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PinPwmMotor__PS EQU CYREG_PRT12_PS
PinPwmMotor__SHIFT EQU 6
PinPwmMotor__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PinPwmMotor__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PinPwmMotor__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PinPwmMotor__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PinPwmMotor__SLW EQU CYREG_PRT12_SLW

; PinPwmPiezo
PinPwmPiezo__0__MASK EQU 0x10
PinPwmPiezo__0__PC EQU CYREG_PRT4_PC4
PinPwmPiezo__0__PORT EQU 4
PinPwmPiezo__0__SHIFT EQU 4
PinPwmPiezo__AG EQU CYREG_PRT4_AG
PinPwmPiezo__AMUX EQU CYREG_PRT4_AMUX
PinPwmPiezo__BIE EQU CYREG_PRT4_BIE
PinPwmPiezo__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PinPwmPiezo__BYP EQU CYREG_PRT4_BYP
PinPwmPiezo__CTL EQU CYREG_PRT4_CTL
PinPwmPiezo__DM0 EQU CYREG_PRT4_DM0
PinPwmPiezo__DM1 EQU CYREG_PRT4_DM1
PinPwmPiezo__DM2 EQU CYREG_PRT4_DM2
PinPwmPiezo__DR EQU CYREG_PRT4_DR
PinPwmPiezo__INP_DIS EQU CYREG_PRT4_INP_DIS
PinPwmPiezo__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PinPwmPiezo__LCD_EN EQU CYREG_PRT4_LCD_EN
PinPwmPiezo__MASK EQU 0x10
PinPwmPiezo__PORT EQU 4
PinPwmPiezo__PRT EQU CYREG_PRT4_PRT
PinPwmPiezo__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PinPwmPiezo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PinPwmPiezo__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PinPwmPiezo__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PinPwmPiezo__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PinPwmPiezo__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PinPwmPiezo__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PinPwmPiezo__PS EQU CYREG_PRT4_PS
PinPwmPiezo__SHIFT EQU 4
PinPwmPiezo__SLW EQU CYREG_PRT4_SLW

; AdcSar_IRQ
AdcSar_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
AdcSar_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
AdcSar_IRQ__INTC_MASK EQU 0x1000
AdcSar_IRQ__INTC_NUMBER EQU 12
AdcSar_IRQ__INTC_PRIOR_NUM EQU 7
AdcSar_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
AdcSar_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
AdcSar_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PinLedRed
PinLedRed__0__MASK EQU 0x20
PinLedRed__0__PC EQU CYREG_PRT2_PC5
PinLedRed__0__PORT EQU 2
PinLedRed__0__SHIFT EQU 5
PinLedRed__AG EQU CYREG_PRT2_AG
PinLedRed__AMUX EQU CYREG_PRT2_AMUX
PinLedRed__BIE EQU CYREG_PRT2_BIE
PinLedRed__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinLedRed__BYP EQU CYREG_PRT2_BYP
PinLedRed__CTL EQU CYREG_PRT2_CTL
PinLedRed__DM0 EQU CYREG_PRT2_DM0
PinLedRed__DM1 EQU CYREG_PRT2_DM1
PinLedRed__DM2 EQU CYREG_PRT2_DM2
PinLedRed__DR EQU CYREG_PRT2_DR
PinLedRed__INP_DIS EQU CYREG_PRT2_INP_DIS
PinLedRed__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinLedRed__LCD_EN EQU CYREG_PRT2_LCD_EN
PinLedRed__MASK EQU 0x20
PinLedRed__PORT EQU 2
PinLedRed__PRT EQU CYREG_PRT2_PRT
PinLedRed__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinLedRed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinLedRed__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinLedRed__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinLedRed__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinLedRed__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinLedRed__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinLedRed__PS EQU CYREG_PRT2_PS
PinLedRed__SHIFT EQU 5
PinLedRed__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_APPLICATION_ID EQU 0x0000
CYDEV_APPLICATION_VERSION EQU 0x0000
CYDEV_BOOTLOADER_CHECKSUM EQU CYDEV_BOOTLOADER_CHECKSUM_BASIC
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_FAST_VERIFY EQU 0
CYDEV_BOOTLOADER_VERSION EQU 0x0000
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 200
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E136069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CUSTOM_ID EQU 0x00000000
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x0400
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x1000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
