// Seed: 3310330436
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  supply1 id_5;
  assign id_5 = 1;
  wire id_6;
  id_7(
      id_1
  ); module_2(
      id_4, id_6, id_6
  );
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3,
    input tri id_4
);
  wire id_6, id_7, id_8, id_9;
  module_0(
      id_8, id_9, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4 = ~id_1, id_5, id_6;
  wire id_7;
  tri1 id_8;
  wire id_9, id_10;
  id_11(
      1, id_9 - id_8
  );
  assign id_2 = 1;
  always_latch id_9 = 1'h0;
endmodule
