Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec  9 04:44:55 2021
| Host         : DESKTOP-UE6QJEH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.739     -253.749                    317                35065        0.008        0.000                      0                35065        3.750        0.000                       0                 15263  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.739     -253.749                    317                35065        0.008        0.000                      0                35065        3.750        0.000                       0                 15263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          317  Failing Endpoints,  Worst Slack       -2.739ns,  Total Violation     -253.749ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.739ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 3.184ns (26.356%)  route 8.897ns (73.644%))
  Logic Levels:           22  (LUT5=2 LUT6=20)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.639     2.933    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X51Y27         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=37, routed)          0.672     4.061    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[3]
    SLICE_X51Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.185 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3323/O
                         net (fo=2, routed)           0.655     4.841    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3323_n_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I1_O)        0.124     4.965 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3598/O
                         net (fo=1, routed)           0.801     5.765    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3598_n_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.889 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3589/O
                         net (fo=1, routed)           0.379     6.268    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3589_n_2
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.392 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3578/O
                         net (fo=1, routed)           0.595     6.987    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3578_n_2
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.111 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3564/O
                         net (fo=1, routed)           0.154     7.265    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3564_n_2
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.389 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3548/O
                         net (fo=1, routed)           0.287     7.676    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3548_n_2
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.800 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3536/O
                         net (fo=1, routed)           0.431     8.232    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3536_n_2
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3519/O
                         net (fo=1, routed)           0.295     8.651    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3519_n_2
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.775 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3499/O
                         net (fo=1, routed)           0.303     9.078    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3499_n_2
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.202 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3482/O
                         net (fo=1, routed)           0.291     9.494    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3482_n_2
    SLICE_X56Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3466/O
                         net (fo=1, routed)           0.159     9.776    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3466_n_2
    SLICE_X56Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.900 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3444/O
                         net (fo=1, routed)           0.301    10.201    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3444_n_2
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3420/O
                         net (fo=1, routed)           0.427    10.752    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3420_n_2
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.876 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3378/O
                         net (fo=1, routed)           0.459    11.336    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3378_n_2
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.460 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3310/O
                         net (fo=1, routed)           0.296    11.756    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3310_n_2
    SLICE_X63Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.880 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3079/O
                         net (fo=1, routed)           0.263    12.143    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3079_n_2
    SLICE_X63Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.267 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2524/O
                         net (fo=1, routed)           0.151    12.418    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2524_n_2
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.542 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1663__0/O
                         net (fo=1, routed)           0.291    12.833    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1663__0_n_2
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.957 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_828__0/O
                         net (fo=1, routed)           0.307    13.264    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_828__0_n_2
    SLICE_X57Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_297__0/O
                         net (fo=1, routed)           0.488    13.876    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_297__0_n_2
    SLICE_X56Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.000 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_78__0/O
                         net (fo=1, routed)           0.305    14.305    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_78__0_n_2
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.429 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_9__0/O
                         net (fo=2, routed)           0.585    15.014    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[1]
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.586    12.765    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.274    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                         -15.014    
  -------------------------------------------------------------------
                         slack                                 -2.739    

Slack (VIOLATED) :        -2.739ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 3.184ns (26.356%)  route 8.897ns (73.644%))
  Logic Levels:           22  (LUT5=2 LUT6=20)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.639     2.933    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X51Y27         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=37, routed)          0.672     4.061    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[3]
    SLICE_X51Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.185 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3323/O
                         net (fo=2, routed)           0.655     4.841    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3323_n_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I1_O)        0.124     4.965 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3598/O
                         net (fo=1, routed)           0.801     5.765    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3598_n_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.889 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3589/O
                         net (fo=1, routed)           0.379     6.268    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3589_n_2
    SLICE_X55Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.392 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3578/O
                         net (fo=1, routed)           0.595     6.987    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3578_n_2
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.111 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3564/O
                         net (fo=1, routed)           0.154     7.265    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3564_n_2
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.389 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3548/O
                         net (fo=1, routed)           0.287     7.676    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3548_n_2
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.800 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3536/O
                         net (fo=1, routed)           0.431     8.232    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3536_n_2
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124     8.356 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3519/O
                         net (fo=1, routed)           0.295     8.651    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3519_n_2
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.775 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3499/O
                         net (fo=1, routed)           0.303     9.078    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3499_n_2
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.202 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3482/O
                         net (fo=1, routed)           0.291     9.494    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3482_n_2
    SLICE_X56Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.618 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3466/O
                         net (fo=1, routed)           0.159     9.776    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3466_n_2
    SLICE_X56Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.900 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3444/O
                         net (fo=1, routed)           0.301    10.201    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3444_n_2
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3420/O
                         net (fo=1, routed)           0.427    10.752    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3420_n_2
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.876 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3378/O
                         net (fo=1, routed)           0.459    11.336    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3378_n_2
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.460 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3310/O
                         net (fo=1, routed)           0.296    11.756    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3310_n_2
    SLICE_X63Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.880 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3079/O
                         net (fo=1, routed)           0.263    12.143    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3079_n_2
    SLICE_X63Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.267 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2524/O
                         net (fo=1, routed)           0.151    12.418    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2524_n_2
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.542 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1663__0/O
                         net (fo=1, routed)           0.291    12.833    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1663__0_n_2
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.957 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_828__0/O
                         net (fo=1, routed)           0.307    13.264    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_828__0_n_2
    SLICE_X57Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_297__0/O
                         net (fo=1, routed)           0.488    13.876    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_297__0_n_2
    SLICE_X56Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.000 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_78__0/O
                         net (fo=1, routed)           0.305    14.305    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_78__0_n_2
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.429 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_9__0/O
                         net (fo=2, routed)           0.585    15.014    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[1]
    RAMB18_X3Y7          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.586    12.765    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.274    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                         -15.014    
  -------------------------------------------------------------------
                         slack                                 -2.739    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.842ns  (logic 3.288ns (27.765%)  route 8.554ns (72.235%))
  Logic Levels:           21  (LUT4=1 LUT5=2 LUT6=18)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.639     2.933    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X51Y27         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[15]/Q
                         net (fo=38, routed)          0.707     4.096    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[14]
    SLICE_X50Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.220 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1689__0/O
                         net (fo=5, routed)           0.740     4.959    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1689__0_n_2
    SLICE_X51Y27         LUT5 (Prop_lut5_I0_O)        0.150     5.109 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2536/O
                         net (fo=2, routed)           0.746     5.855    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2536_n_2
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.326     6.181 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3571/O
                         net (fo=1, routed)           0.521     6.703    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3571_n_2
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.827 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3555/O
                         net (fo=1, routed)           0.162     6.988    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3555_n_2
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.112 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3542/O
                         net (fo=1, routed)           0.345     7.457    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3542_n_2
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.581 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3526/O
                         net (fo=1, routed)           0.340     7.922    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3526_n_2
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.046 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3506/O
                         net (fo=1, routed)           0.533     8.579    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3506_n_2
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.703 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3489/O
                         net (fo=1, routed)           0.294     8.997    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3489_n_2
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.121 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3473/O
                         net (fo=1, routed)           0.573     9.694    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3473_n_2
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.818 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3453/O
                         net (fo=1, routed)           0.292    10.110    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3453_n_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.234 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3429/O
                         net (fo=1, routed)           0.307    10.541    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3429_n_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.665 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3395/O
                         net (fo=1, routed)           0.292    10.957    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3395_n_2
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124    11.081 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3356/O
                         net (fo=1, routed)           0.283    11.364    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3356_n_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.488 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3289/O
                         net (fo=1, routed)           0.290    11.778    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3289_n_2
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.902 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3063/O
                         net (fo=1, routed)           0.151    12.053    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3063_n_2
    SLICE_X59Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.177 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2511/O
                         net (fo=1, routed)           0.290    12.467    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2511_n_2
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.591 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1640__0/O
                         net (fo=1, routed)           0.154    12.745    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1640__0_n_2
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.869 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_799__0/O
                         net (fo=1, routed)           0.350    13.219    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_799__0_n_2
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.343 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_278__0/O
                         net (fo=1, routed)           0.162    13.505    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_278__0_n_2
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.629 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_69__0/O
                         net (fo=1, routed)           0.413    14.042    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_69__0_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.166 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_7/O
                         net (fo=2, routed)           0.610    14.775    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[3]
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.586    12.765    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.274    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.842ns  (logic 3.288ns (27.765%)  route 8.554ns (72.235%))
  Logic Levels:           21  (LUT4=1 LUT5=2 LUT6=18)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.639     2.933    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X51Y27         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[15]/Q
                         net (fo=38, routed)          0.707     4.096    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[14]
    SLICE_X50Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.220 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1689__0/O
                         net (fo=5, routed)           0.740     4.959    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1689__0_n_2
    SLICE_X51Y27         LUT5 (Prop_lut5_I0_O)        0.150     5.109 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2536/O
                         net (fo=2, routed)           0.746     5.855    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2536_n_2
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.326     6.181 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3571/O
                         net (fo=1, routed)           0.521     6.703    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3571_n_2
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.827 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3555/O
                         net (fo=1, routed)           0.162     6.988    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3555_n_2
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.112 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3542/O
                         net (fo=1, routed)           0.345     7.457    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3542_n_2
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.581 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3526/O
                         net (fo=1, routed)           0.340     7.922    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3526_n_2
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.046 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3506/O
                         net (fo=1, routed)           0.533     8.579    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3506_n_2
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.703 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3489/O
                         net (fo=1, routed)           0.294     8.997    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3489_n_2
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.121 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3473/O
                         net (fo=1, routed)           0.573     9.694    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3473_n_2
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.818 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3453/O
                         net (fo=1, routed)           0.292    10.110    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3453_n_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.234 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3429/O
                         net (fo=1, routed)           0.307    10.541    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3429_n_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.665 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3395/O
                         net (fo=1, routed)           0.292    10.957    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3395_n_2
    SLICE_X56Y20         LUT5 (Prop_lut5_I2_O)        0.124    11.081 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3356/O
                         net (fo=1, routed)           0.283    11.364    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3356_n_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.488 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3289/O
                         net (fo=1, routed)           0.290    11.778    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3289_n_2
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.902 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3063/O
                         net (fo=1, routed)           0.151    12.053    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3063_n_2
    SLICE_X59Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.177 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2511/O
                         net (fo=1, routed)           0.290    12.467    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2511_n_2
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.591 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1640__0/O
                         net (fo=1, routed)           0.154    12.745    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1640__0_n_2
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.869 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_799__0/O
                         net (fo=1, routed)           0.350    13.219    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_799__0_n_2
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.343 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_278__0/O
                         net (fo=1, routed)           0.162    13.505    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_278__0_n_2
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.629 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_69__0/O
                         net (fo=1, routed)           0.413    14.042    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_69__0_n_2
    SLICE_X56Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.166 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_7/O
                         net (fo=2, routed)           0.610    14.775    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[3]
    RAMB18_X3Y7          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.586    12.765    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.274    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.799ns  (logic 3.246ns (27.510%)  route 8.553ns (72.490%))
  Logic Levels:           22  (LUT4=1 LUT6=21)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.642     2.936    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X50Y28         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518     3.454 r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=41, routed)          0.687     4.141    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[11]
    SLICE_X53Y28         LUT4 (Prop_lut4_I0_O)        0.124     4.265 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3364/O
                         net (fo=2, routed)           0.167     4.431    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3364_n_2
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.555 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3594/O
                         net (fo=1, routed)           0.678     5.233    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3594_n_2
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.357 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3585/O
                         net (fo=1, routed)           0.159     5.516    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3585_n_2
    SLICE_X52Y28         LUT6 (Prop_lut6_I3_O)        0.124     5.640 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3572/O
                         net (fo=1, routed)           0.384     6.024    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3572_n_2
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3557/O
                         net (fo=1, routed)           0.263     6.411    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3557_n_2
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.535 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3543/O
                         net (fo=1, routed)           0.485     7.020    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3543_n_2
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3529/O
                         net (fo=1, routed)           0.305     7.449    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3529_n_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.573 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3511/O
                         net (fo=1, routed)           0.302     7.875    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3511_n_2
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.999 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3493/O
                         net (fo=1, routed)           0.434     8.433    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3493_n_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3475/O
                         net (fo=1, routed)           0.151     8.709    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3475_n_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.833 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3457/O
                         net (fo=1, routed)           0.302     9.135    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3457_n_2
    SLICE_X56Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.259 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3433/O
                         net (fo=1, routed)           0.403     9.662    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3433_n_2
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.786 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3401/O
                         net (fo=1, routed)           0.304    10.090    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3401_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.214 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3359/O
                         net (fo=1, routed)           0.340    10.554    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3359_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.678 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3294/O
                         net (fo=1, routed)           0.455    11.133    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3294_n_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.257 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3066/O
                         net (fo=1, routed)           0.292    11.550    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3066_n_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.674 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2516/O
                         net (fo=1, routed)           0.301    11.975    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2516_n_2
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.099 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1654__0/O
                         net (fo=1, routed)           0.319    12.418    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1654__0_n_2
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.542 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_820__0/O
                         net (fo=1, routed)           0.303    12.845    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_820__0_n_2
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.969 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_289__0/O
                         net (fo=1, routed)           0.310    13.279    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_289__0_n_2
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.403 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_73__0/O
                         net (fo=1, routed)           0.481    13.885    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_73__0_n_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.009 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_8/O
                         net (fo=2, routed)           0.727    14.735    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[2]
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.586    12.765    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.274    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.461ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.799ns  (logic 3.246ns (27.510%)  route 8.553ns (72.490%))
  Logic Levels:           22  (LUT4=1 LUT6=21)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.642     2.936    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X50Y28         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.518     3.454 r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[12]/Q
                         net (fo=41, routed)          0.687     4.141    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[11]
    SLICE_X53Y28         LUT4 (Prop_lut4_I0_O)        0.124     4.265 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3364/O
                         net (fo=2, routed)           0.167     4.431    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3364_n_2
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.555 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3594/O
                         net (fo=1, routed)           0.678     5.233    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3594_n_2
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.357 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3585/O
                         net (fo=1, routed)           0.159     5.516    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3585_n_2
    SLICE_X52Y28         LUT6 (Prop_lut6_I3_O)        0.124     5.640 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3572/O
                         net (fo=1, routed)           0.384     6.024    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3572_n_2
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3557/O
                         net (fo=1, routed)           0.263     6.411    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3557_n_2
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.535 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3543/O
                         net (fo=1, routed)           0.485     7.020    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3543_n_2
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3529/O
                         net (fo=1, routed)           0.305     7.449    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3529_n_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.573 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3511/O
                         net (fo=1, routed)           0.302     7.875    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3511_n_2
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.999 f  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3493/O
                         net (fo=1, routed)           0.434     8.433    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3493_n_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3475/O
                         net (fo=1, routed)           0.151     8.709    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3475_n_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.833 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3457/O
                         net (fo=1, routed)           0.302     9.135    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3457_n_2
    SLICE_X56Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.259 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3433/O
                         net (fo=1, routed)           0.403     9.662    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3433_n_2
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.786 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3401/O
                         net (fo=1, routed)           0.304    10.090    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3401_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.214 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3359/O
                         net (fo=1, routed)           0.340    10.554    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3359_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.678 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3294/O
                         net (fo=1, routed)           0.455    11.133    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3294_n_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.257 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3066/O
                         net (fo=1, routed)           0.292    11.550    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3066_n_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.674 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2516/O
                         net (fo=1, routed)           0.301    11.975    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2516_n_2
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.099 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1654__0/O
                         net (fo=1, routed)           0.319    12.418    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1654__0_n_2
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.542 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_820__0/O
                         net (fo=1, routed)           0.303    12.845    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_820__0_n_2
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.969 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_289__0/O
                         net (fo=1, routed)           0.310    13.279    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_289__0_n_2
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.403 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_73__0/O
                         net (fo=1, routed)           0.481    13.885    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_73__0_n_2
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.009 r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_8/O
                         net (fo=2, routed)           0.727    14.735    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[2]
    RAMB18_X3Y7          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.586    12.765    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.274    system_i/ACCEL/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                 -2.461    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_391_reg_19743_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 2.454ns (20.865%)  route 9.307ns (79.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.759     3.053    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.507 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOADO[6]
                         net (fo=254, routed)         9.307    14.815    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q0[6]
    SLICE_X29Y1          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_391_reg_19743_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.572    12.752    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X29Y1          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_391_reg_19743_reg[6]/C
                         clock pessimism              0.129    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X29Y1          FDRE (Setup_fdre_C_D)       -0.067    12.659    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_391_reg_19743_reg[6]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_405_reg_19883_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.663ns  (logic 2.454ns (21.041%)  route 9.209ns (78.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.759     3.053    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.507 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOADO[6]
                         net (fo=254, routed)         9.209    14.716    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q0[6]
    SLICE_X39Y1          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_405_reg_19883_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.496    12.675    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X39Y1          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_405_reg_19883_reg[6]/C
                         clock pessimism              0.129    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X39Y1          FDRE (Setup_fdre_C_D)       -0.067    12.583    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_405_reg_19883_reg[6]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_401_reg_19843_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.663ns  (logic 2.454ns (21.041%)  route 9.209ns (78.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.759     3.053    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.507 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOADO[6]
                         net (fo=254, routed)         9.209    14.716    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q0[6]
    SLICE_X38Y1          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_401_reg_19843_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.496    12.675    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X38Y1          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_401_reg_19843_reg[6]/C
                         clock pessimism              0.129    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X38Y1          FDRE (Setup_fdre_C_D)       -0.031    12.619    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_401_reg_19843_reg[6]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                 -2.097    

Slack (VIOLATED) :        -2.071ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_423_reg_20063_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.586ns  (logic 2.454ns (21.181%)  route 9.132ns (78.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.759     3.053    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y6          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.507 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOADO[6]
                         net (fo=254, routed)         9.132    14.639    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q0[6]
    SLICE_X39Y3          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_423_reg_20063_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       1.495    12.674    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X39Y3          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_423_reg_20063_reg[6]/C
                         clock pessimism              0.129    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.081    12.568    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_423_reg_20063_reg[6]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                 -2.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.351%)  route 0.137ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.563     0.899    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=104, routed)         0.137     1.163    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WE
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.825     1.191    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_WE)
                                                     -0.006     1.155    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.351%)  route 0.137ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.563     0.899    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=104, routed)         0.137     1.163    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WE
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.825     1.191    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_WE)
                                                     -0.006     1.155    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.351%)  route 0.137ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.563     0.899    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=104, routed)         0.137     1.163    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WE
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.825     1.191    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_WE)
                                                     -0.006     1.155    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.351%)  route 0.137ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.563     0.899    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=104, routed)         0.137     1.163    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WE
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.825     1.191    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_WE)
                                                     -0.006     1.155    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.351%)  route 0.137ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.563     0.899    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=104, routed)         0.137     1.163    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WE
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.825     1.191    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_WE)
                                                     -0.006     1.155    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.351%)  route 0.137ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.563     0.899    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=104, routed)         0.137     1.163    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WE
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.825     1.191    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X42Y50         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_WE)
                                                     -0.006     1.155    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.351%)  route 0.137ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.563     0.899    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=104, routed)         0.137     1.163    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WE
    SLICE_X42Y50         RAMS32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.825     1.191    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X42Y50         RAMS32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         RAMS32 (Hold_rams32_CLK_WE)
                                                     -0.006     1.155    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.351%)  route 0.137ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.563     0.899    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=104, routed)         0.137     1.163    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WE
    SLICE_X42Y50         RAMS32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.825     1.191    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X42Y50         RAMS32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         RAMS32 (Hold_rams32_CLK_WE)
                                                     -0.006     1.155    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arprot_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1135]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.790%)  route 0.166ns (42.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.577     0.913    system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X29Y50         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arprot_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arprot_d_reg[1]/Q
                         net (fo=2, routed)           0.166     1.206    system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1136]_0[1]
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.099     1.305 r  system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1135]_i_1/O
                         net (fo=1, routed)           0.000     1.305    system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1135]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.859     1.225    system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X28Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1135]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/SYSTEM/PL2PS_AXI/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1135]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1048]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1048]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (47.978%)  route 0.205ns (52.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.584     0.920    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X57Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1048]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1048]/Q
                         net (fo=1, routed)           0.205     1.265    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg_n_0_[1048]
    SLICE_X57Y50         LUT3 (Prop_lut3_I0_O)        0.048     1.313 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[1048]_i_1/O
                         net (fo=1, routed)           0.000     1.313    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[1048]_i_1_n_0
    SLICE_X57Y50         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1048]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15264, routed)       0.848     1.214    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X57Y50         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1048]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.107     1.291    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1048]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y51  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK



