{
  "_cqa_text_report":
    {
      "_objects":
        {
          "image_vec_align":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/vec_align.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x32_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_128.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_4x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_256.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x64_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_128.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_4x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_8x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/8x32_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_256.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_2x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_2x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_256.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_256.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_4x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x64_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_row_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/row_maj.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_col_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/col_maj.svg",
              "size":
                {
                  "x": 500,
                },
            },
        },
      "AVG":
        {
          "hint":
            [
              {
                "details": "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - tensorflow::TensorShapeBase<tensorflow::TensorShape>::dim_size(int) const: 1 occurrences\n",
                "title": "CALL instructions",
                "txt": "Detected function call instructions.\n",
              },
              {
                "title": "Type of elements and instruction set",
                "txt": "No instructions are processing arithmetic or math operations on FP elements. This loop is probably writing/copying data or processing integer elements.",
              },
              {
                "title": "Matching between your loop (in the source code) and the binary loop",
                "txt": "The binary loop does not contain any FP arithmetical operations.\nThe binary loop does not load or store any data.",
              },
            ],
          "expert":
            [
              {
                "title": "General properties",
                "txt": "nb instructions    : 18.33\nnb uops            : 19.33\nloop length        : 52.33\nused x86 registers : 7.67\nused mmx registers : 0\nused xmm registers : 0\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 0\n",
              },
              {
                "title": "Front-end",
                "txt": "MACRO FUSION NOT POSSIBLE\nmicro-operation queue: 3.87 cycles\nfront end            : 3.87 cycles\n",
              },
              {
                "title": "Back-end",
                "txt": "       | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8   | P9\n----------------------------------------------------------------------------\nuops   | 4.50 | 4.50 | 0.00 | 0.00 | 0.50 | 4.50 | 4.50 | 0.50 | 0.50 | 0.50\ncycles | 4.50 | 4.50 | 0.00 | 0.00 | 0.50 | 4.50 | 4.50 | 0.50 | 0.50 | 0.50\n\nExecution ports to units layout:\n - P0 (256 bits): VPU, ALU, DIV/SQRT\n - P1 (256 bits): ALU, VPU\n - P2 (512 bits): load\n - P3 (512 bits): load\n - P4 (256 bits): store data\n - P5 (512 bits): ALU, VPU\n - P6: ALU\n - P7: store address\n - P8: store address\n - P9 (256 bits): store data\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 2.00\n",
              },
              {
                "title": "Cycles summary",
                "txt": "Front-end : 3.87\nDispatch  : 4.50\nData deps.: 2.00\nOverall L1: 4.50\n",
              },
              {
                "title": "Vectorization ratios",
                "txt": "all     : 0%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n",
              },
              {
                "title": "Vector efficiency ratios",
                "txt": "all     : 11%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 12%\nadd-sub : 6%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 11%\n",
              },
              {
                "title": "Cycles and memory resources usage",
                "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 4.50 cycles. At this rate:\n",
              },
            ],
          "header":
            [
            "0% of peak computational performance is used (0.00 out of 64.00 FLOP per cycle (GFLOPS @ 1GHz))",
            ],
          "brief":
            [
            ],
          "gain":
            [
              {
                "workaround": " - Try another compiler or update/tune your current one\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA)\n",
                "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                "title": "Vectorization",
                "txt": "Your loop is not vectorized.\nOnly 11% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 4.50 to 0.35 cycles (12.71x speedup).",
              },
            ],
          "potential":
            [
            ],
        },
      "paths":
        [
          {
            "hint":
              [
                {
                  "details": "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - tensorflow::TensorShapeBase<tensorflow::TensorShape>::dim_size(int) const: 1 occurrences\n",
                  "title": "CALL instructions",
                  "txt": "Detected function call instructions.\n",
                },
                {
                  "title": "Type of elements and instruction set",
                  "txt": "No instructions are processing arithmetic or math operations on FP elements. This loop is probably writing/copying data or processing integer elements.",
                },
                {
                  "title": "Matching between your loop (in the source code) and the binary loop",
                  "txt": "The binary loop does not contain any FP arithmetical operations.\nThe binary loop does not load or store any data.",
                },
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 13\nnb uops            : 14\nloop length        : 37\nused x86 registers : 7\nused mmx registers : 0\nused xmm registers : 0\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 0\n",
                },
                {
                  "title": "Front-end",
                  "txt": "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 2.80 cycles\nfront end            : 2.80 cycles\n",
                },
                {
                  "title": "Back-end",
                  "txt": "       | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8   | P9\n----------------------------------------------------------------------------\nuops   | 3.00 | 3.00 | 0.00 | 0.00 | 0.50 | 3.00 | 3.00 | 0.50 | 0.50 | 0.50\ncycles | 3.00 | 3.00 | 0.00 | 0.00 | 0.50 | 3.00 | 3.00 | 0.50 | 0.50 | 0.50\n\nExecution ports to units layout:\n - P0 (256 bits): VPU, ALU, DIV/SQRT\n - P1 (256 bits): ALU, VPU\n - P2 (512 bits): load\n - P3 (512 bits): load\n - P4 (256 bits): store data\n - P5 (512 bits): ALU, VPU\n - P6: ALU\n - P7: store address\n - P8: store address\n - P9 (256 bits): store data\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 2.00\n",
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 2.80\nDispatch  : 3.00\nData deps.: 2.00\nOverall L1: 3.00\n",
                },
                {
                  "title": "Vectorization ratios",
                  "txt": "all     : 0%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n",
                },
                {
                  "title": "Vector efficiency ratios",
                  "txt": "all     : 10%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : NA (no mul vectorizable/vectorized instructions)\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 10%\n",
                },
                {
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 3.00 cycles. At this rate:\n",
                },
                {
                  "title": "Front-end bottlenecks",
                  "txt": "Found no such bottlenecks.",
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the loop is: 663ebb0\n\nInstruction                                                                                    | Nb FU | P0   | P1   | P2 | P3 | P4   | P5   | P6   | P7   | P8   | P9   | Latency | Recip. throughput\n------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nMOV %R14,%RDI                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nMOV %R15D,%ESI                                                                                 | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nCALL 7632ac0 <_ZNK10tensorflow15TensorShapeBaseINS_11TensorShapeEE8dim_sizeEi@plt>             | 2     | 0    | 0    | 0  | 0  | 0.50 | 0    | 1    | 0.50 | 0.50 | 0.50 | 0       | 2\nMOV %RAX,%RSI                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nOR %R12,%RSI                                                                                   | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJS 663ebf5 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x85>  | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nTEST %R12,%R12                                                                                 | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJE 663ebec <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x7c>  | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nINC %R15D                                                                                      | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nCMP %R15D,%R13D                                                                                | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJNE 663ebb0 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x40> | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nXOR %R12D,%R12D                                                                                | 1     | 0    | 0    | 0  | 0  | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nJMP 663ebe2 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x72> | 1     | 0    | 0    | 0  | 0  | 0    | 0    | 1    | 0    | 0    | 0    | 0       | 1-2\n",
                },
              ],
            "header":
              [
              "Warnings:\nget_path_cqa_results:\n - Detected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.\n",
              "0% of peak computational performance is used (0.00 out of 64.00 FLOP per cycle (GFLOPS @ 1GHz))",
              ],
            "brief":
              [
              ],
            "gain":
              [
                {
                  "workaround": " - Try another compiler or update/tune your current one\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA)\n",
                  "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                  "title": "Vectorization",
                  "txt": "Your loop is not vectorized.\nOnly 10% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 3.00 to 0.22 cycles (13.71x speedup).",
                },
                {
                  "title": "Execution units bottlenecks",
                  "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks.",
                },
              ],
            "potential":
              [
              ],
          },
          {
            "hint":
              [
                {
                  "details": "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - tensorflow::TensorShapeBase<tensorflow::TensorShape>::dim_size(int) const: 1 occurrences\n",
                  "title": "CALL instructions",
                  "txt": "Detected function call instructions.\n",
                },
                {
                  "details": "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - MUL: 1 occurrences\n",
                  "title": "Complex instructions",
                  "txt": "Detected COMPLEX INSTRUCTIONS.\n",
                },
                {
                  "title": "Type of elements and instruction set",
                  "txt": "No instructions are processing arithmetic or math operations on FP elements. This loop is probably writing/copying data or processing integer elements.",
                },
                {
                  "title": "Matching between your loop (in the source code) and the binary loop",
                  "txt": "The binary loop does not contain any FP arithmetical operations.\nThe binary loop does not load or store any data.",
                },
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 20\nnb uops            : 21\nloop length        : 58\nused x86 registers : 8\nused mmx registers : 0\nused xmm registers : 0\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 0\n",
                },
                {
                  "title": "Front-end",
                  "txt": "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 4.20 cycles\nfront end            : 4.20 cycles\n",
                },
                {
                  "title": "Back-end",
                  "txt": "       | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8   | P9\n----------------------------------------------------------------------------\nuops   | 5.00 | 5.00 | 0.00 | 0.00 | 0.50 | 5.00 | 5.00 | 0.50 | 0.50 | 0.50\ncycles | 5.00 | 5.00 | 0.00 | 0.00 | 0.50 | 5.00 | 5.00 | 0.50 | 0.50 | 0.50\n\nExecution ports to units layout:\n - P0 (256 bits): VPU, ALU, DIV/SQRT\n - P1 (256 bits): ALU, VPU\n - P2 (512 bits): load\n - P3 (512 bits): load\n - P4 (256 bits): store data\n - P5 (512 bits): ALU, VPU\n - P6: ALU\n - P7: store address\n - P8: store address\n - P9 (256 bits): store data\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 2.00\n",
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 4.20\nDispatch  : 5.00\nData deps.: 2.00\nOverall L1: 5.00\n",
                },
                {
                  "title": "Vectorization ratios",
                  "txt": "all     : 0%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 0%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n",
                },
                {
                  "title": "Vector efficiency ratios",
                  "txt": "all     : 11%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 12%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 11%\n",
                },
                {
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 5.00 cycles. At this rate:\n",
                },
                {
                  "title": "Front-end bottlenecks",
                  "txt": "Found no such bottlenecks.",
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the loop is: 663ebb0\n\nInstruction                                                                                    | Nb FU | P0   | P1   | P2 | P3 | P4   | P5   | P6   | P7   | P8   | P9   | Latency | Recip. throughput\n------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nMOV %R14,%RDI                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nMOV %R15D,%ESI                                                                                 | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nCALL 7632ac0 <_ZNK10tensorflow15TensorShapeBaseINS_11TensorShapeEE8dim_sizeEi@plt>             | 2     | 0    | 0    | 0  | 0  | 0.50 | 0    | 1    | 0.50 | 0.50 | 0.50 | 0       | 2\nMOV %RAX,%RSI                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nOR %R12,%RSI                                                                                   | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJS 663ebf5 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x85>  | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nTEST %R12,%R12                                                                                 | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJE 663ebec <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x7c>  | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nMOV %RAX,%RCX                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nMOV %R12,%RAX                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nMUL %RCX                                                                                       | 2     | 0    | 1    | 0  | 0  | 0    | 1    | 0    | 0    | 0    | 0    | 3       | 1\nSETO %CL                                                                                       | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 1       | 0.50\nSHR $0x20,%RSI                                                                                 | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 1       | 0.50\nMOV %RAX,%R12                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJNE 663ebf1 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x81> | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nTEST %R12,%R12                                                                                 | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJS 663ebf5 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x85>  | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nINC %R15D                                                                                      | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nCMP %R15D,%R13D                                                                                | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJNE 663ebb0 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x40> | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\n",
                },
              ],
            "header":
              [
              "Warnings:\nget_path_cqa_results:\n - Detected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.\n",
              "0% of peak computational performance is used (0.00 out of 64.00 FLOP per cycle (GFLOPS @ 1GHz))",
              ],
            "brief":
              [
              ],
            "gain":
              [
                {
                  "workaround": " - Try another compiler or update/tune your current one\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA)\n",
                  "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                  "title": "Vectorization",
                  "txt": "Your loop is not vectorized.\nOnly 11% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 5.00 to 0.41 cycles (12.31x speedup).",
                },
                {
                  "title": "Execution units bottlenecks",
                  "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks.",
                },
              ],
            "potential":
              [
              ],
          },
          {
            "hint":
              [
                {
                  "details": "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - tensorflow::TensorShapeBase<tensorflow::TensorShape>::dim_size(int) const: 1 occurrences\n",
                  "title": "CALL instructions",
                  "txt": "Detected function call instructions.\n",
                },
                {
                  "details": "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - MUL: 1 occurrences\n",
                  "title": "Complex instructions",
                  "txt": "Detected COMPLEX INSTRUCTIONS.\n",
                },
                {
                  "title": "Type of elements and instruction set",
                  "txt": "No instructions are processing arithmetic or math operations on FP elements. This loop is probably writing/copying data or processing integer elements.",
                },
                {
                  "title": "Matching between your loop (in the source code) and the binary loop",
                  "txt": "The binary loop does not contain any FP arithmetical operations.\nThe binary loop does not load or store any data.",
                },
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 22\nnb uops            : 23\nloop length        : 62\nused x86 registers : 8\nused mmx registers : 0\nused xmm registers : 0\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 0\n",
                },
                {
                  "title": "Front-end",
                  "txt": "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 4.60 cycles\nfront end            : 4.60 cycles\n",
                },
                {
                  "title": "Back-end",
                  "txt": "       | P0   | P1   | P2   | P3   | P4   | P5   | P6   | P7   | P8   | P9\n----------------------------------------------------------------------------\nuops   | 5.50 | 5.50 | 0.00 | 0.00 | 0.50 | 5.50 | 5.50 | 0.50 | 0.50 | 0.50\ncycles | 5.50 | 5.50 | 0.00 | 0.00 | 0.50 | 5.50 | 5.50 | 0.50 | 0.50 | 0.50\n\nExecution ports to units layout:\n - P0 (256 bits): VPU, ALU, DIV/SQRT\n - P1 (256 bits): ALU, VPU\n - P2 (512 bits): load\n - P3 (512 bits): load\n - P4 (256 bits): store data\n - P5 (512 bits): ALU, VPU\n - P6: ALU\n - P7: store address\n - P8: store address\n - P9 (256 bits): store data\n\nCycles executing div or sqrt instructions: NA\nLongest recurrence chain latency (RecMII): 2.00\n",
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 4.60\nDispatch  : 5.50\nData deps.: 2.00\nOverall L1: 5.50\n",
                },
                {
                  "title": "Vectorization ratios",
                  "txt": "all     : 0%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n",
                },
                {
                  "title": "Vector efficiency ratios",
                  "txt": "all     : 10%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 12%\nadd-sub : 6%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 11%\n",
                },
                {
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 5.50 cycles. At this rate:\n",
                },
                {
                  "title": "Front-end bottlenecks",
                  "txt": "Found no such bottlenecks.",
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the loop is: 663ebb0\n\nInstruction                                                                                    | Nb FU | P0   | P1   | P2 | P3 | P4   | P5   | P6   | P7   | P8   | P9   | Latency | Recip. throughput\n------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\nMOV %R14,%RDI                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nMOV %R15D,%ESI                                                                                 | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nCALL 7632ac0 <_ZNK10tensorflow15TensorShapeBaseINS_11TensorShapeEE8dim_sizeEi@plt>             | 2     | 0    | 0    | 0  | 0  | 0.50 | 0    | 1    | 0.50 | 0.50 | 0.50 | 0       | 2\nMOV %RAX,%RSI                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nOR %R12,%RSI                                                                                   | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJS 663ebf5 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x85>  | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nTEST %R12,%R12                                                                                 | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJE 663ebec <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x7c>  | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nMOV %RAX,%RCX                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nMOV %R12,%RAX                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nMUL %RCX                                                                                       | 2     | 0    | 1    | 0  | 0  | 0    | 1    | 0    | 0    | 0    | 0    | 3       | 1\nSETO %CL                                                                                       | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 1       | 0.50\nSHR $0x20,%RSI                                                                                 | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 1       | 0.50\nMOV %RAX,%R12                                                                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJNE 663ebf1 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x81> | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nTEST %R12,%R12                                                                                 | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJS 663ebf5 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x85>  | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nINC %R15D                                                                                      | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nCMP %R15D,%R13D                                                                                | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJNE 663ebb0 <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x40> | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\nTEST %CL,%CL                                                                                   | 1     | 0.25 | 0.25 | 0  | 0  | 0    | 0.25 | 0.25 | 0    | 0    | 0    | 1       | 0.25\nJE 663ebdd <_ZN10tensorflow15TensorShapeBaseINS_11TensorShapeEE20RecomputeNumElementsEv+0x6d>  | 1     | 0.50 | 0    | 0  | 0  | 0    | 0    | 0.50 | 0    | 0    | 0    | 0       | 0.50-1\n",
                },
              ],
            "header":
              [
              "Warnings:\nget_path_cqa_results:\n - Detected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.\n",
              "0% of peak computational performance is used (0.00 out of 64.00 FLOP per cycle (GFLOPS @ 1GHz))",
              ],
            "brief":
              [
              ],
            "gain":
              [
                {
                  "workaround": " - Try another compiler or update/tune your current one\n - Remove inter-iterations dependences from your loop and make it unit-stride:\n  * If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly\n  * If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA)\n",
                  "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized loop can use their full power.\n",
                  "title": "Vectorization",
                  "txt": "Your loop is not vectorized.\nOnly 10% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your loop, you can lower the cost of an iteration from 5.50 to 0.44 cycles (12.57x speedup).",
                },
                {
                  "title": "Execution units bottlenecks",
                  "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks.",
                },
              ],
            "potential":
              [
              ],
          },
        ],
      "common":
        {
          "header":
            [
            "",
            "This loop has 3 execution paths.\n",
            "The presence of multiple execution paths is typically the main/first bottleneck.\nTry to simplify control inside loop: ideally, try to remove all conditional expressions, for example by (if applicable):\n - hoisting them (moving them outside the loop)\n - turning them into conditional moves, MIN or MAX\n\n",
            ],
          "nb_paths": 3,
        },
    },
}
