<cgra.tile_0.pe_1_0.mux1.internalNode_0>
cgra.tile_0.pe_1_0.mux1.input_4
cgra.tile_0.pe_1_0.mux1.out_0
<cgra.tile_0.ioBlock.muxN2O_0.internalNode_0>
cgra.tile_0.ioBlock.muxN2O_0.input_1
cgra.tile_0.ioBlock.muxN2O_0.out_0
<cgra.tile_0.pe_1_0.rf0.internalNode_1>
cgra.tile_0.pe_1_0.rf0.input_0
cgra.tile_0.pe_1_0.rf0.out_1
<cgra.tile_0.pe_1_0.muxOut.internalNode_0>
cgra.tile_0.pe_1_0.muxOut.input_1
cgra.tile_0.pe_1_0.muxOut.out_0
<cgra.tile_0.pe_0_0.mux0.internalNode_0>
cgra.tile_0.pe_0_0.mux0.input_2
cgra.tile_0.pe_0_0.mux0.out_0
<cgra.tile_0.pe_0_0.muxOut.internalNode_0>
cgra.tile_0.pe_0_0.muxOut.input_1
cgra.tile_0.pe_0_0.muxOut.out_0
<cgra.tile_0.ioBlock.muxI2N_0.internalNode_0>
cgra.tile_0.ioBlock.muxI2N_0.input_1
cgra.tile_0.ioBlock.muxI2N_0.out_0
<cgra.tile_0.pe_1_0.mux0.internalNode_0>
cgra.tile_0.pe_1_0.mux0.input_1
cgra.tile_0.pe_1_0.mux0.out_0
<cgra.tile_0.pe_0_0.mux1.internalNode_0>
cgra.tile_0.pe_0_0.mux1.input_4
cgra.tile_0.pe_0_0.mux1.out_0
<cgra.tile_0.pe_0_0.rf0.internalNode_1>
cgra.tile_0.pe_0_0.rf0.input_0
cgra.tile_0.pe_0_0.rf0.out_1
<cgra.tile_0.pe_1_0.alu0.internalNode_0>
SELECTED_OP
10
<cgra.tile_0.pe_0_0.const0.internalNode_0>
SELECTED_OP
7
<cgra.tile_0.pe_0_0.alu0.internalNode_0>
SELECTED_OP
8
<cgra.tile_0.pe_1_0.const0.internalNode_0>
SELECTED_OP
7
