Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 21 05:36:22 2020
| Host         : DESKTOP-TECA72M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: counterclock_generator/divided_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: refreshclock_generator/divided_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.488        0.000                      0                  194        0.188        0.000                      0                  194        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.488        0.000                      0                  194        0.188        0.000                      0                  194        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/hundreds_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 1.021ns (24.042%)  route 3.226ns (75.958%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.630     5.151    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/Q
                         net (fo=1, routed)           0.661     6.291    Convert_Binary_to_BCD/OLD_eight_bit_value[4]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.295     6.586 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2/O
                         net (fo=4, routed)           1.052     7.637    Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.761 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_1/O
                         net (fo=41, routed)          0.872     8.633    Convert_Binary_to_BCD/i1
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.757 r  Convert_Binary_to_BCD/hundreds[3]_i_1/O
                         net (fo=12, routed)          0.640     9.398    Convert_Binary_to_BCD/hundreds[3]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511    14.852    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.886    Convert_Binary_to_BCD/hundreds_reg[0]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/tens_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 1.021ns (24.042%)  route 3.226ns (75.958%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.630     5.151    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/Q
                         net (fo=1, routed)           0.661     6.291    Convert_Binary_to_BCD/OLD_eight_bit_value[4]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.295     6.586 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2/O
                         net (fo=4, routed)           1.052     7.637    Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.761 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_1/O
                         net (fo=41, routed)          0.872     8.633    Convert_Binary_to_BCD/i1
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.757 r  Convert_Binary_to_BCD/hundreds[3]_i_1/O
                         net (fo=12, routed)          0.640     9.398    Convert_Binary_to_BCD/hundreds[3]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511    14.852    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.886    Convert_Binary_to_BCD/tens_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/tens_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 1.021ns (24.042%)  route 3.226ns (75.958%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.630     5.151    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/Q
                         net (fo=1, routed)           0.661     6.291    Convert_Binary_to_BCD/OLD_eight_bit_value[4]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.295     6.586 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2/O
                         net (fo=4, routed)           1.052     7.637    Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.761 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_1/O
                         net (fo=41, routed)          0.872     8.633    Convert_Binary_to_BCD/i1
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.757 r  Convert_Binary_to_BCD/hundreds[3]_i_1/O
                         net (fo=12, routed)          0.640     9.398    Convert_Binary_to_BCD/hundreds[3]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511    14.852    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.886    Convert_Binary_to_BCD/tens_reg[2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/tens_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 1.021ns (24.042%)  route 3.226ns (75.958%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.630     5.151    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/Q
                         net (fo=1, routed)           0.661     6.291    Convert_Binary_to_BCD/OLD_eight_bit_value[4]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.295     6.586 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2/O
                         net (fo=4, routed)           1.052     7.637    Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.761 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_1/O
                         net (fo=41, routed)          0.872     8.633    Convert_Binary_to_BCD/i1
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.757 r  Convert_Binary_to_BCD/hundreds[3]_i_1/O
                         net (fo=12, routed)          0.640     9.398    Convert_Binary_to_BCD/hundreds[3]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511    14.852    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Convert_Binary_to_BCD/tens_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.886    Convert_Binary_to_BCD/tens_reg[3]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 counterclock_generator/counter_value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterclock_generator/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.890ns (22.796%)  route 3.014ns (77.204%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.624     5.145    counterclock_generator/clock_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counterclock_generator/counter_value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  counterclock_generator/counter_value_reg[20]/Q
                         net (fo=2, routed)           0.809     6.473    counterclock_generator/counter_value_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.597 f  counterclock_generator/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.401     6.998    counterclock_generator/counter_value[31]_i_7_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.122 f  counterclock_generator/counter_value[31]_i_3/O
                         net (fo=2, routed)           0.805     7.927    counterclock_generator/counter_value[31]_i_3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.051 r  counterclock_generator/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.998     9.049    counterclock_generator/divided_clock
    SLICE_X60Y23         FDRE                                         r  counterclock_generator/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.844    counterclock_generator/clock_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  counterclock_generator/counter_value_reg[29]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    14.559    counterclock_generator/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 counterclock_generator/counter_value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterclock_generator/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.890ns (22.796%)  route 3.014ns (77.204%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.624     5.145    counterclock_generator/clock_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counterclock_generator/counter_value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  counterclock_generator/counter_value_reg[20]/Q
                         net (fo=2, routed)           0.809     6.473    counterclock_generator/counter_value_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.597 f  counterclock_generator/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.401     6.998    counterclock_generator/counter_value[31]_i_7_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.122 f  counterclock_generator/counter_value[31]_i_3/O
                         net (fo=2, routed)           0.805     7.927    counterclock_generator/counter_value[31]_i_3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.051 r  counterclock_generator/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.998     9.049    counterclock_generator/divided_clock
    SLICE_X60Y23         FDRE                                         r  counterclock_generator/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.844    counterclock_generator/clock_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  counterclock_generator/counter_value_reg[30]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    14.559    counterclock_generator/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 counterclock_generator/counter_value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterclock_generator/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.890ns (22.796%)  route 3.014ns (77.204%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.624     5.145    counterclock_generator/clock_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counterclock_generator/counter_value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  counterclock_generator/counter_value_reg[20]/Q
                         net (fo=2, routed)           0.809     6.473    counterclock_generator/counter_value_reg_n_0_[20]
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.597 f  counterclock_generator/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.401     6.998    counterclock_generator/counter_value[31]_i_7_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.122 f  counterclock_generator/counter_value[31]_i_3/O
                         net (fo=2, routed)           0.805     7.927    counterclock_generator/counter_value[31]_i_3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.051 r  counterclock_generator/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.998     9.049    counterclock_generator/divided_clock
    SLICE_X60Y23         FDRE                                         r  counterclock_generator/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.503    14.844    counterclock_generator/clock_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  counterclock_generator/counter_value_reg[31]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    14.559    counterclock_generator/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/hundreds_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.021ns (24.582%)  route 3.132ns (75.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.630     5.151    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/Q
                         net (fo=1, routed)           0.661     6.291    Convert_Binary_to_BCD/OLD_eight_bit_value[4]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.295     6.586 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2/O
                         net (fo=4, routed)           1.052     7.637    Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.761 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_1/O
                         net (fo=41, routed)          0.872     8.633    Convert_Binary_to_BCD/i1
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.757 r  Convert_Binary_to_BCD/hundreds[3]_i_1/O
                         net (fo=12, routed)          0.547     9.305    Convert_Binary_to_BCD/hundreds[3]_i_1_n_0
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513    14.854    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.874    Convert_Binary_to_BCD/hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/hundreds_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.021ns (24.582%)  route 3.132ns (75.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.630     5.151    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/Q
                         net (fo=1, routed)           0.661     6.291    Convert_Binary_to_BCD/OLD_eight_bit_value[4]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.295     6.586 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2/O
                         net (fo=4, routed)           1.052     7.637    Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.761 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_1/O
                         net (fo=41, routed)          0.872     8.633    Convert_Binary_to_BCD/i1
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.757 r  Convert_Binary_to_BCD/hundreds[3]_i_1/O
                         net (fo=12, routed)          0.547     9.305    Convert_Binary_to_BCD/hundreds[3]_i_1_n_0
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513    14.854    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.874    Convert_Binary_to_BCD/hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/hundreds_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.021ns (24.582%)  route 3.132ns (75.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.630     5.151    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/Q
                         net (fo=1, routed)           0.661     6.291    Convert_Binary_to_BCD/OLD_eight_bit_value[4]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.295     6.586 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2/O
                         net (fo=4, routed)           1.052     7.637    Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_2_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.761 r  Convert_Binary_to_BCD/OLD_eight_bit_value[7]_i_1/O
                         net (fo=41, routed)          0.872     8.633    Convert_Binary_to_BCD/i1
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.757 r  Convert_Binary_to_BCD/hundreds[3]_i_1/O
                         net (fo=12, routed)          0.547     9.305    Convert_Binary_to_BCD/hundreds[3]_i_1_n_0
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513    14.854    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.874    Convert_Binary_to_BCD/hundreds_reg[3]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.390%)  route 0.119ns (38.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.473    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  Convert_Binary_to_BCD/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Convert_Binary_to_BCD/i_reg[1]/Q
                         net (fo=7, routed)           0.119     1.733    Convert_Binary_to_BCD/i_reg_n_0_[1]
    SLICE_X58Y15         LUT4 (Prop_lut4_I1_O)        0.048     1.781 r  Convert_Binary_to_BCD/i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    Convert_Binary_to_BCD/i[3]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  Convert_Binary_to_BCD/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     1.985    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  Convert_Binary_to_BCD/i_reg[3]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.107     1.593    Convert_Binary_to_BCD/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.473    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  Convert_Binary_to_BCD/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Convert_Binary_to_BCD/i_reg[2]/Q
                         net (fo=6, routed)           0.110     1.724    Convert_Binary_to_BCD/i_reg_n_0_[2]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  Convert_Binary_to_BCD/i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    Convert_Binary_to_BCD/i[0]_i_1_n_0
    SLICE_X59Y15         FDRE                                         r  Convert_Binary_to_BCD/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     1.985    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  Convert_Binary_to_BCD/i_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.092     1.578    Convert_Binary_to_BCD/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.473    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  Convert_Binary_to_BCD/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Convert_Binary_to_BCD/i_reg[1]/Q
                         net (fo=7, routed)           0.119     1.733    Convert_Binary_to_BCD/i_reg_n_0_[1]
    SLICE_X58Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.778 r  Convert_Binary_to_BCD/i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    Convert_Binary_to_BCD/i[2]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  Convert_Binary_to_BCD/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     1.985    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  Convert_Binary_to_BCD/i_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.091     1.577    Convert_Binary_to_BCD/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/temp_hundreds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/hundreds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.591     1.474    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Convert_Binary_to_BCD/temp_hundreds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Convert_Binary_to_BCD/temp_hundreds_reg[1]/Q
                         net (fo=5, routed)           0.120     1.735    Convert_Binary_to_BCD/temp_hundreds_reg_n_0_[1]
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  Convert_Binary_to_BCD/hundreds[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    Convert_Binary_to_BCD/hundreds[1]_i_1_n_0
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     1.987    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.091     1.578    Convert_Binary_to_BCD/hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/temp_hundreds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/hundreds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.591     1.474    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Convert_Binary_to_BCD/temp_hundreds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Convert_Binary_to_BCD/temp_hundreds_reg[1]/Q
                         net (fo=5, routed)           0.121     1.736    Convert_Binary_to_BCD/temp_hundreds_reg_n_0_[1]
    SLICE_X63Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  Convert_Binary_to_BCD/hundreds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    Convert_Binary_to_BCD/hundreds[2]_i_1_n_0
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     1.987    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  Convert_Binary_to_BCD/hundreds_reg[2]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.092     1.579    Convert_Binary_to_BCD/hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/temp_ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.591     1.474    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Convert_Binary_to_BCD/temp_ones_reg[1]/Q
                         net (fo=7, routed)           0.148     1.763    Convert_Binary_to_BCD/temp_ones[1]
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  Convert_Binary_to_BCD/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    Convert_Binary_to_BCD/ones[2]_i_1_n_0
    SLICE_X61Y15         FDRE                                         r  Convert_Binary_to_BCD/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     1.985    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  Convert_Binary_to_BCD/ones_reg[2]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.091     1.598    Convert_Binary_to_BCD/ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/temp_ones_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.473    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Convert_Binary_to_BCD/temp_ones_reg[3]/Q
                         net (fo=7, routed)           0.132     1.746    Convert_Binary_to_BCD/temp_ones[3]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  Convert_Binary_to_BCD/ones[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    Convert_Binary_to_BCD/ones[1]_i_1_n_0
    SLICE_X62Y16         FDRE                                         r  Convert_Binary_to_BCD/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     1.986    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  Convert_Binary_to_BCD/ones_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X62Y16         FDRE (Hold_fdre_C_D)         0.091     1.577    Convert_Binary_to_BCD/ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/temp_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/temp_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.563%)  route 0.178ns (48.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.473    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Convert_Binary_to_BCD/temp_ones_reg[0]/Q
                         net (fo=8, routed)           0.178     1.793    Convert_Binary_to_BCD/temp_ones[0]
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.049     1.842 r  Convert_Binary_to_BCD/temp_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    Convert_Binary_to_BCD/temp_ones[2]_i_1_n_0
    SLICE_X62Y15         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     1.987    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.107     1.616    Convert_Binary_to_BCD/temp_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/temp_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/temp_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.031%)  route 0.178ns (48.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.473    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Convert_Binary_to_BCD/temp_ones_reg[0]/Q
                         net (fo=8, routed)           0.178     1.793    Convert_Binary_to_BCD/temp_ones[0]
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  Convert_Binary_to_BCD/temp_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    Convert_Binary_to_BCD/temp_ones[1]_i_1_n_0
    SLICE_X62Y15         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     1.987    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Convert_Binary_to_BCD/temp_ones_reg[1]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.092     1.601    Convert_Binary_to_BCD/temp_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Convert_Binary_to_BCD/shift_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Convert_Binary_to_BCD/shift_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.881%)  route 0.195ns (51.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.590     1.473    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Convert_Binary_to_BCD/shift_register_reg[3]/Q
                         net (fo=2, routed)           0.195     1.809    Convert_Binary_to_BCD/shift_register_reg_n_0_[3]
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  Convert_Binary_to_BCD/shift_register[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    Convert_Binary_to_BCD/shift_register[4]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     1.986    Convert_Binary_to_BCD/clock_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  Convert_Binary_to_BCD/shift_register_reg[4]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.120     1.608    Convert_Binary_to_BCD/shift_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   Convert_Binary_to_BCD/hundreds_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   Convert_Binary_to_BCD/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   Convert_Binary_to_BCD/i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   Convert_Binary_to_BCD/i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   counterclock_generator/counter_value_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   counterclock_generator/counter_value_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   counterclock_generator/counter_value_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   counterclock_generator/counter_value_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counterclock_generator/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counterclock_generator/counter_value_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counterclock_generator/counter_value_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counterclock_generator/counter_value_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   counterclock_generator/divided_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   Convert_Binary_to_BCD/OLD_eight_bit_value_reg[7]/C



