

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_readB'
================================================================
* Date:           Fri Nov 22 21:50:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       50|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       50|       81|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_361_p2         |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_355_p2        |      icmp|   0|  0|  12|          13|          14|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  36|          28|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   13|         26|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_1_fu_118               |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_421                     |   8|   0|    8|          0|
    |empty_reg_421_pp0_iter1_reg       |   8|   0|    8|          0|
    |gmem_addr_read_reg_430            |   8|   0|    8|          0|
    |i_1_fu_118                        |  13|   0|   13|          0|
    |trunc_ln2_reg_426                 |   4|   0|    4|          0|
    |trunc_ln2_reg_426_pp0_iter1_reg   |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  50|   0|   50|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readB|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readB|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readB|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readB|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readB|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readB|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                    gmem|       pointer|
|in2                  |   in|   64|     ap_none|                     in2|        scalar|
|B_V_address0         |  out|    8|   ap_memory|                     B_V|         array|
|B_V_ce0              |  out|    1|   ap_memory|                     B_V|         array|
|B_V_we0              |  out|    1|   ap_memory|                     B_V|         array|
|B_V_d0               |  out|    8|   ap_memory|                     B_V|         array|
|B_V_1_address0       |  out|    8|   ap_memory|                   B_V_1|         array|
|B_V_1_ce0            |  out|    1|   ap_memory|                   B_V_1|         array|
|B_V_1_we0            |  out|    1|   ap_memory|                   B_V_1|         array|
|B_V_1_d0             |  out|    8|   ap_memory|                   B_V_1|         array|
|B_V_2_address0       |  out|    8|   ap_memory|                   B_V_2|         array|
|B_V_2_ce0            |  out|    1|   ap_memory|                   B_V_2|         array|
|B_V_2_we0            |  out|    1|   ap_memory|                   B_V_2|         array|
|B_V_2_d0             |  out|    8|   ap_memory|                   B_V_2|         array|
|B_V_3_address0       |  out|    8|   ap_memory|                   B_V_3|         array|
|B_V_3_ce0            |  out|    1|   ap_memory|                   B_V_3|         array|
|B_V_3_we0            |  out|    1|   ap_memory|                   B_V_3|         array|
|B_V_3_d0             |  out|    8|   ap_memory|                   B_V_3|         array|
|B_V_4_address0       |  out|    8|   ap_memory|                   B_V_4|         array|
|B_V_4_ce0            |  out|    1|   ap_memory|                   B_V_4|         array|
|B_V_4_we0            |  out|    1|   ap_memory|                   B_V_4|         array|
|B_V_4_d0             |  out|    8|   ap_memory|                   B_V_4|         array|
|B_V_5_address0       |  out|    8|   ap_memory|                   B_V_5|         array|
|B_V_5_ce0            |  out|    1|   ap_memory|                   B_V_5|         array|
|B_V_5_we0            |  out|    1|   ap_memory|                   B_V_5|         array|
|B_V_5_d0             |  out|    8|   ap_memory|                   B_V_5|         array|
|B_V_6_address0       |  out|    8|   ap_memory|                   B_V_6|         array|
|B_V_6_ce0            |  out|    1|   ap_memory|                   B_V_6|         array|
|B_V_6_we0            |  out|    1|   ap_memory|                   B_V_6|         array|
|B_V_6_d0             |  out|    8|   ap_memory|                   B_V_6|         array|
|B_V_7_address0       |  out|    8|   ap_memory|                   B_V_7|         array|
|B_V_7_ce0            |  out|    1|   ap_memory|                   B_V_7|         array|
|B_V_7_we0            |  out|    1|   ap_memory|                   B_V_7|         array|
|B_V_7_d0             |  out|    8|   ap_memory|                   B_V_7|         array|
|B_V_8_address0       |  out|    8|   ap_memory|                   B_V_8|         array|
|B_V_8_ce0            |  out|    1|   ap_memory|                   B_V_8|         array|
|B_V_8_we0            |  out|    1|   ap_memory|                   B_V_8|         array|
|B_V_8_d0             |  out|    8|   ap_memory|                   B_V_8|         array|
|B_V_9_address0       |  out|    8|   ap_memory|                   B_V_9|         array|
|B_V_9_ce0            |  out|    1|   ap_memory|                   B_V_9|         array|
|B_V_9_we0            |  out|    1|   ap_memory|                   B_V_9|         array|
|B_V_9_d0             |  out|    8|   ap_memory|                   B_V_9|         array|
|B_V_10_address0      |  out|    8|   ap_memory|                  B_V_10|         array|
|B_V_10_ce0           |  out|    1|   ap_memory|                  B_V_10|         array|
|B_V_10_we0           |  out|    1|   ap_memory|                  B_V_10|         array|
|B_V_10_d0            |  out|    8|   ap_memory|                  B_V_10|         array|
|B_V_11_address0      |  out|    8|   ap_memory|                  B_V_11|         array|
|B_V_11_ce0           |  out|    1|   ap_memory|                  B_V_11|         array|
|B_V_11_we0           |  out|    1|   ap_memory|                  B_V_11|         array|
|B_V_11_d0            |  out|    8|   ap_memory|                  B_V_11|         array|
|B_V_12_address0      |  out|    8|   ap_memory|                  B_V_12|         array|
|B_V_12_ce0           |  out|    1|   ap_memory|                  B_V_12|         array|
|B_V_12_we0           |  out|    1|   ap_memory|                  B_V_12|         array|
|B_V_12_d0            |  out|    8|   ap_memory|                  B_V_12|         array|
|B_V_13_address0      |  out|    8|   ap_memory|                  B_V_13|         array|
|B_V_13_ce0           |  out|    1|   ap_memory|                  B_V_13|         array|
|B_V_13_we0           |  out|    1|   ap_memory|                  B_V_13|         array|
|B_V_13_d0            |  out|    8|   ap_memory|                  B_V_13|         array|
|B_V_14_address0      |  out|    8|   ap_memory|                  B_V_14|         array|
|B_V_14_ce0           |  out|    1|   ap_memory|                  B_V_14|         array|
|B_V_14_we0           |  out|    1|   ap_memory|                  B_V_14|         array|
|B_V_14_d0            |  out|    8|   ap_memory|                  B_V_14|         array|
|B_V_15_address0      |  out|    8|   ap_memory|                  B_V_15|         array|
|B_V_15_ce0           |  out|    1|   ap_memory|                  B_V_15|         array|
|B_V_15_we0           |  out|    1|   ap_memory|                  B_V_15|         array|
|B_V_15_d0            |  out|    8|   ap_memory|                  B_V_15|         array|
+---------------------+-----+-----+------------+------------------------+--------------+

