[connectivity]
sp=sbl_d_32_opt_accel_1.img_1_merged828_read_pipe0:DDR[0]
sp=sbl_d_32_opt_accel_1.sbl_d_32_1_merged837_write_pipe0:DDR[1]
