INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sources_1/new/lightcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sources_1/new/trafficlight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficlight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sim_1/new/trafficlight_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficlight_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
