# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx --top-module uart_rx --vpi --public-flat-rw --prefix Vtop -o uart_rx -LDFLAGS -Wl,-rpath,/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -L/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --timing -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv"
S      3832 127956607  1767145920           0  1767145920           0 "Z244np1ohlOZtri89cUsrGsH9QYUJEAXyhFH09UZ" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv"
T      5142 128072950  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop.cpp"
T      3663 128072949  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop.h"
T      2423 128072960  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop.mk"
T       669 128072948  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Dpi.cpp"
T       520 128072947  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Dpi.h"
T      4268 128072945  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Syms.cpp"
T      1293 128072946  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Syms.h"
T       290 128072957  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__TraceDecls__0__Slow.cpp"
T      2664 128072958  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Trace__0.cpp"
T      8325 128072956  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Trace__0__Slow.cpp"
T      2030 128072952  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop___024root.h"
T     14899 128072955  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop___024root__0.cpp"
T      9276 128072954  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop___024root__0__Slow.cpp"
T       877 128072953  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop___024root__Slow.cpp"
T       773 128072951  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__pch.h"
T      2067 128072961  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__ver.d"
T         0        0  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__verFiles.dat"
T      1753 128072959  1767177749           0  1767177749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop_classes.mk"
S  11730208 125263226  1766356077           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 125263345  1766356077           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 125263346  1766356077           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
