{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565437597258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565437597265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 16:16:37 2019 " "Processing started: Sat Aug 10 16:16:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565437597265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437597265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_with_FIFO -c NIOS_with_FIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_with_FIFO -c NIOS_with_FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437597265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565437599025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565437599025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_irq_mapper.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_002 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611585 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux_002 " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_002 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_002 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_018_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_018_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611647 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_018 " "Found entity 2: unsaved_mm_interconnect_0_router_018" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_012_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_012_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611655 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_012 " "Found entity 2: unsaved_mm_interconnect_0_router_012" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_011_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_011_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611663 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_011 " "Found entity 2: unsaved_mm_interconnect_0_router_011" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_006_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_006_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611672 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_006 " "Found entity 2: unsaved_mm_interconnect_0_router_006" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_005_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_005_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611681 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_005 " "Found entity 2: unsaved_mm_interconnect_0_router_005" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_004_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611689 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_004 " "Found entity 2: unsaved_mm_interconnect_0_router_004" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_003_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_003_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611698 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_003 " "Found entity 2: unsaved_mm_interconnect_0_router_003" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611706 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611715 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565437611720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611724 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory2_1 " "Found entity 1: unsaved_onchip_memory2_1" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory2_0 " "Found entity 1: unsaved_onchip_memory2_0" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_1 " "Found entity 1: unsaved_nios2_gen2_1" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_1_cpu_register_bank_a_module " "Found entity 1: unsaved_nios2_gen2_1_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_gen2_1_cpu_register_bank_b_module " "Found entity 2: unsaved_nios2_gen2_1_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_gen2_1_cpu_nios2_oci_debug " "Found entity 3: unsaved_nios2_gen2_1_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_gen2_1_cpu_nios2_oci_break " "Found entity 4: unsaved_nios2_gen2_1_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_gen2_1_cpu_nios2_oci_xbrk " "Found entity 5: unsaved_nios2_gen2_1_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_gen2_1_cpu_nios2_oci_dbrk " "Found entity 6: unsaved_nios2_gen2_1_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_gen2_1_cpu_nios2_oci_itrace " "Found entity 7: unsaved_nios2_gen2_1_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_gen2_1_cpu_nios2_oci_td_mode " "Found entity 8: unsaved_nios2_gen2_1_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace " "Found entity 9: unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: unsaved_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_gen2_1_cpu_nios2_oci_fifo " "Found entity 13: unsaved_nios2_gen2_1_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_gen2_1_cpu_nios2_oci_pib " "Found entity 14: unsaved_nios2_gen2_1_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_gen2_1_cpu_nios2_oci_im " "Found entity 15: unsaved_nios2_gen2_1_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_gen2_1_cpu_nios2_performance_monitors " "Found entity 16: unsaved_nios2_gen2_1_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_gen2_1_cpu_nios2_avalon_reg " "Found entity 17: unsaved_nios2_gen2_1_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module " "Found entity 18: unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_gen2_1_cpu_nios2_ocimem " "Found entity 19: unsaved_nios2_gen2_1_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_gen2_1_cpu_nios2_oci " "Found entity 20: unsaved_nios2_gen2_1_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2_gen2_1_cpu " "Found entity 21: unsaved_nios2_gen2_1_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_1_cpu_debug_slave_sysclk " "Found entity 1: unsaved_nios2_gen2_1_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_1_cpu_debug_slave_tck " "Found entity 1: unsaved_nios2_gen2_1_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_1_cpu_debug_slave_wrapper " "Found entity 1: unsaved_nios2_gen2_1_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_1_cpu_test_bench " "Found entity 1: unsaved_nios2_gen2_1_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0 " "Found entity 1: unsaved_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: unsaved_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: unsaved_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: unsaved_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: unsaved_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: unsaved_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: unsaved_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: unsaved_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: unsaved_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: unsaved_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2_gen2_0_cpu " "Found entity 21: unsaved_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437611999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437611999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_0_sim_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612020 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_jtag_uart_0_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612020 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_0_sim_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612020 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_jtag_uart_0_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612020 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart_0 " "Found entity 5: unsaved_jtag_uart_0" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437612020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_st2mmfifo_0.v 6 6 " "Found 6 design units, including 6 entities, in source file unsaved/synthesis/submodules/unsaved_st2mmfifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_ST2MMFIFO_0_single_clock_fifo " "Found entity 1: unsaved_ST2MMFIFO_0_single_clock_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612043 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_ST2MMFIFO_0_scfifo_with_controls " "Found entity 2: unsaved_ST2MMFIFO_0_scfifo_with_controls" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612043 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm " "Found entity 3: unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612043 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info " "Found entity 4: unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612043 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm_other_info " "Found entity 5: unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm_other_info" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612043 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_ST2MMFIFO_0 " "Found entity 6: unsaved_ST2MMFIFO_0" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437612043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm2stfifo_0.v 7 7 " "Found 7 design units, including 7 entities, in source file unsaved/synthesis/submodules/unsaved_mm2stfifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_MM2STFIFO_0_single_clock_fifo " "Found entity 1: unsaved_MM2STFIFO_0_single_clock_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612068 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_MM2STFIFO_0_scfifo_with_controls " "Found entity 2: unsaved_MM2STFIFO_0_scfifo_with_controls" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612068 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst " "Found entity 3: unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612068 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info " "Found entity 4: unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612068 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info " "Found entity 5: unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612068 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_MM2STFIFO_0_map_fifo_other_info_to_avalonst " "Found entity 6: unsaved_MM2STFIFO_0_map_fifo_other_info_to_avalonst" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 607 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612068 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_MM2STFIFO_0 " "Found entity 7: unsaved_MM2STFIFO_0" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437612068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_inst_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_inst_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Inst_mem_1 " "Found entity 1: unsaved_Inst_mem_1" {  } { { "unsaved/synthesis/submodules/unsaved_Inst_mem_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_Inst_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437612078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_inst_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_inst_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Inst_mem_0 " "Found entity 1: unsaved_Inst_mem_0" {  } { { "unsaved/synthesis/submodules/unsaved_Inst_mem_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_Inst_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437612088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unsaved " "Elaborating entity \"unsaved\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565437612296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Inst_mem_0 unsaved_Inst_mem_0:inst_mem_0 " "Elaborating entity \"unsaved_Inst_mem_0\" for hierarchy \"unsaved_Inst_mem_0:inst_mem_0\"" {  } { { "unsaved/synthesis/unsaved.v" "inst_mem_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437612370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Inst_mem_0.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_Inst_mem_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437612513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Inst_mem_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_Inst_mem_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437612537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_Inst_mem_0.hex " "Parameter \"init_file\" = \"unsaved_Inst_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437612538 ""}  } { { "unsaved/synthesis/submodules/unsaved_Inst_mem_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_Inst_mem_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437612538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsm1 " "Found entity 1: altsyncram_vsm1" {  } { { "db/altsyncram_vsm1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_vsm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437612642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437612642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsm1 unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram\|altsyncram_vsm1:auto_generated " "Elaborating entity \"altsyncram_vsm1\" for hierarchy \"unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram\|altsyncram_vsm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437612648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437613357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437613357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram\|altsyncram_vsm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram\|altsyncram_vsm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_vsm1.tdf" "decode3" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_vsm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437613366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437613492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437613492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram\|altsyncram_vsm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"unsaved_Inst_mem_0:inst_mem_0\|altsyncram:the_altsyncram\|altsyncram_vsm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_vsm1.tdf" "mux2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_vsm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437613502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Inst_mem_1 unsaved_Inst_mem_1:inst_mem_1 " "Elaborating entity \"unsaved_Inst_mem_1\" for hierarchy \"unsaved_Inst_mem_1:inst_mem_1\"" {  } { { "unsaved/synthesis/unsaved.v" "inst_mem_1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437613852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_Inst_mem_1:inst_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_Inst_mem_1:inst_mem_1\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Inst_mem_1.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_Inst_mem_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437613884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_Inst_mem_1:inst_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_Inst_mem_1:inst_mem_1\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Inst_mem_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_Inst_mem_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437613905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_Inst_mem_1:inst_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_Inst_mem_1:inst_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_Inst_mem_1.hex " "Parameter \"init_file\" = \"unsaved_Inst_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437613905 ""}  } { { "unsaved/synthesis/submodules/unsaved_Inst_mem_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_Inst_mem_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437613905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tm1 " "Found entity 1: altsyncram_0tm1" {  } { { "db/altsyncram_0tm1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_0tm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437614002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437614002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tm1 unsaved_Inst_mem_1:inst_mem_1\|altsyncram:the_altsyncram\|altsyncram_0tm1:auto_generated " "Elaborating entity \"altsyncram_0tm1\" for hierarchy \"unsaved_Inst_mem_1:inst_mem_1\|altsyncram:the_altsyncram\|altsyncram_0tm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437614008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_MM2STFIFO_0 unsaved_MM2STFIFO_0:mm2stfifo_0 " "Elaborating entity \"unsaved_MM2STFIFO_0\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\"" {  } { { "unsaved/synthesis/unsaved.v" "mm2stfifo_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437614934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_MM2STFIFO_0_scfifo_with_controls unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"unsaved_MM2STFIFO_0_scfifo_with_controls\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "the_scfifo_with_controls" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437614965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_MM2STFIFO_0_single_clock_fifo unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo " "Elaborating entity \"unsaved_MM2STFIFO_0_single_clock_fifo\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "the_scfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "single_clock_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437615299 ""}  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437615299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_42a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_42a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_42a1 " "Found entity 1: scfifo_42a1" {  } { { "db/scfifo_42a1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/scfifo_42a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437615385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437615385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_42a1 unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated " "Elaborating entity \"scfifo_42a1\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_b8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_b8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_b8a1 " "Found entity 1: a_dpfifo_b8a1" {  } { { "db/a_dpfifo_b8a1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_b8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437615451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437615451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_b8a1 unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo " "Elaborating entity \"a_dpfifo_b8a1\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\"" {  } { { "db/scfifo_42a1.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/scfifo_42a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437615525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437615525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_b8a1.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_b8a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437615635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437615635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw " "Elaborating entity \"cntr_tg7\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqs1 " "Found entity 1: altsyncram_iqs1" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_iqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437615754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437615754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqs1 unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|altsyncram_iqs1:FIFOram " "Elaborating entity \"altsyncram_iqs1\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|altsyncram_iqs1:FIFOram\"" {  } { { "db/a_dpfifo_b8a1.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_b8a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437615871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437615871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|cntr_hgb:rd_ptr_count " "Elaborating entity \"cntr_hgb\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_MM2STFIFO_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|cntr_hgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_b8a1.tdf" "rd_ptr_count" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_b8a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "the_map_avalonmm_to_avalonst" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "the_scfifo_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437615968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "single_clock_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437616149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 523 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437616165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Instantiated megafunction \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437616165 ""}  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 523 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437616165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_se81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_se81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_se81 " "Found entity 1: scfifo_se81" {  } { { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/scfifo_se81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437616265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437616265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_se81 unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated " "Elaborating entity \"scfifo_se81\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437616273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3l81 " "Found entity 1: a_dpfifo_3l81" {  } { { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_3l81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437616339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437616339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3l81 unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo " "Elaborating entity \"a_dpfifo_3l81\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\"" {  } { { "db/scfifo_se81.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/scfifo_se81.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437616348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437616433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437616433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_3l81.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_3l81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437616450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mqs1 " "Found entity 1: altsyncram_mqs1" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_mqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437616587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437616587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mqs1 unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram " "Elaborating entity \"altsyncram_mqs1\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\"" {  } { { "db/a_dpfifo_3l81.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_3l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437616599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info " "Elaborating entity \"unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "the_map_avalonmm_to_avalonst_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437616674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_MM2STFIFO_0_map_fifo_other_info_to_avalonst unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst " "Elaborating entity \"unsaved_MM2STFIFO_0_map_fifo_other_info_to_avalonst\" for hierarchy \"unsaved_MM2STFIFO_0:mm2stfifo_0\|unsaved_MM2STFIFO_0_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst\"" {  } { { "unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" "the_map_fifo_other_info_to_avalonst" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_MM2STFIFO_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437616706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_ST2MMFIFO_0 unsaved_ST2MMFIFO_0:st2mmfifo_0 " "Elaborating entity \"unsaved_ST2MMFIFO_0\" for hierarchy \"unsaved_ST2MMFIFO_0:st2mmfifo_0\"" {  } { { "unsaved/synthesis/unsaved.v" "st2mmfifo_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437617382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_ST2MMFIFO_0_scfifo_with_controls unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"unsaved_ST2MMFIFO_0_scfifo_with_controls\" for hierarchy \"unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "the_scfifo_with_controls" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437617414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_ST2MMFIFO_0_single_clock_fifo unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo " "Elaborating entity \"unsaved_ST2MMFIFO_0_single_clock_fifo\" for hierarchy \"unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_scfifo_with_controls:the_scfifo_with_controls\|unsaved_ST2MMFIFO_0_single_clock_fifo:the_scfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "the_scfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437617463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm\" for hierarchy \"unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "the_map_avalonst_to_avalonmm" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437617764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info\" for hierarchy \"unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "the_scfifo_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437617783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm_other_info unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info " "Elaborating entity \"unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm_other_info\" for hierarchy \"unsaved_ST2MMFIFO_0:st2mmfifo_0\|unsaved_ST2MMFIFO_0_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info\"" {  } { { "unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" "the_map_avalonst_to_avalonmm_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_ST2MMFIFO_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437618086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_0 unsaved_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"unsaved_jtag_uart_0\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\"" {  } { { "unsaved/synthesis/unsaved.v" "jtag_uart_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437618718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_0_scfifo_w unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w " "Elaborating entity \"unsaved_jtag_uart_0_scfifo_w\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "the_unsaved_jtag_uart_0_scfifo_w" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437618764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "wfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437618942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437618956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437618956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437618956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437618956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437618956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437618956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437618956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437618956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437618956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437618956 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437618956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437619042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437619042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437619049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437619109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437619109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437619119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437619182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437619182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437619195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437619293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437619293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437619309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437619410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437619410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437619423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437619521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437619521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437619538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_0_scfifo_r unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r " "Elaborating entity \"unsaved_jtag_uart_0_scfifo_r\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "the_unsaved_jtag_uart_0_scfifo_r" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437619616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "unsaved_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437620198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437620240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437620241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437620241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437620241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437620241 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437620241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437620926 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437620942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437620995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"unsaved_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0 unsaved_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_nios2_gen2_0\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\"" {  } { { "unsaved/synthesis/unsaved.v" "nios2_gen2_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_nios2_gen2_0_cpu\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_test_bench unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_register_bank_a_module unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621280 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437621280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437621378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437621378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_register_bank_b_module unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_debug unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437621666 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437621666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_break unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_itrace unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437621996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_pib unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_oci_im unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_avalon_reg unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_nios2_ocimem unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "unsaved_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622394 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437622394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437622494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437622494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_wrapper unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_tck unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_0_cpu_debug_slave_sysclk unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "unsaved_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437622922 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437622922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622933 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437622955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437623173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved_nios2_gen2_0:nios2_gen2_0\|unsaved_nios2_gen2_0_cpu:cpu\|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci\|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437623461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1 unsaved_nios2_gen2_1:nios2_gen2_1 " "Elaborating entity \"unsaved_nios2_gen2_1\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\"" {  } { { "unsaved/synthesis/unsaved.v" "nios2_gen2_1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437623578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu " "Elaborating entity \"unsaved_nios2_gen2_1_cpu\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437623607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_test_bench unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_test_bench:the_unsaved_nios2_gen2_1_cpu_test_bench " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_test_bench\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_test_bench:the_unsaved_nios2_gen2_1_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437623741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_register_bank_a_module unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_register_bank_a_module:unsaved_nios2_gen2_1_cpu_register_bank_a " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_register_bank_a_module\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_register_bank_a_module:unsaved_nios2_gen2_1_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "unsaved_nios2_gen2_1_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437623777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_register_bank_b_module unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_register_bank_b_module:unsaved_nios2_gen2_1_cpu_register_bank_b " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_register_bank_b_module\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_register_bank_b_module:unsaved_nios2_gen2_1_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "unsaved_nios2_gen2_1_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437623859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437623927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_debug unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_1_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_debug\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_1_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437623987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_break unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_break:the_unsaved_nios2_gen2_1_cpu_nios2_oci_break " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_break\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_break:the_unsaved_nios2_gen2_1_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_xbrk unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_1_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_1_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_dbrk unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_1_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_1_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_itrace unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_1_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_itrace\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_1_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_td_mode unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_1_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_1_cpu_nios2_oci_dtrace\|unsaved_nios2_gen2_1_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "unsaved_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_fifo unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_fifo\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo\|unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_pib unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_1_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_pib\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_1_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_oci_im unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_im:the_unsaved_nios2_gen2_1_cpu_nios2_oci_im " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_oci_im\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_oci_im:the_unsaved_nios2_gen2_1_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_avalon_reg unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_avalon_reg\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_nios2_ocimem unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_nios2_ocimem\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem\|unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_1_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_nios2_ocimem:the_unsaved_nios2_gen2_1_cpu_nios2_ocimem\|unsaved_nios2_gen2_1_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_1_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "unsaved_nios2_gen2_1_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_debug_slave_wrapper unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_debug_slave_wrapper\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" "the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_debug_slave_tck unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_debug_slave_tck\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_1_cpu_debug_slave_tck:the_unsaved_nios2_gen2_1_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_1_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_gen2_1_cpu_debug_slave_sysclk unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_nios2_gen2_1_cpu_debug_slave_sysclk\" for hierarchy \"unsaved_nios2_gen2_1:nios2_gen2_1\|unsaved_nios2_gen2_1_cpu:cpu\|unsaved_nios2_gen2_1_cpu_nios2_oci:the_unsaved_nios2_gen2_1_cpu_nios2_oci\|unsaved_nios2_gen2_1_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_1_cpu_debug_slave_wrapper\|unsaved_nios2_gen2_1_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_gen2_1_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_nios2_gen2_1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437624944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_onchip_memory2_0 unsaved_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"unsaved_onchip_memory2_0\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\"" {  } { { "unsaved/synthesis/unsaved.v" "onchip_memory2_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437625095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437625130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437625155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_onchip_memory2_0.hex " "Parameter \"init_file\" = \"unsaved_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437625155 ""}  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437625155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efn1 " "Found entity 1: altsyncram_efn1" {  } { { "db/altsyncram_efn1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_efn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437625263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437625263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efn1 unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_efn1:auto_generated " "Elaborating entity \"altsyncram_efn1\" for hierarchy \"unsaved_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_efn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437625271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_onchip_memory2_1 unsaved_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"unsaved_onchip_memory2_1\" for hierarchy \"unsaved_onchip_memory2_1:onchip_memory2_1\"" {  } { { "unsaved/synthesis/unsaved.v" "onchip_memory2_1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437626187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437626227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437626253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_onchip_memory2_1.hex " "Parameter \"init_file\" = \"unsaved_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565437626253 ""}  } { { "unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565437626253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffn1 " "Found entity 1: altsyncram_ffn1" {  } { { "db/altsyncram_ffn1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/altsyncram_ffn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437626374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437626374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffn1 unsaved_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_ffn1:auto_generated " "Elaborating entity \"altsyncram_ffn1\" for hierarchy \"unsaved_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_ffn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437626383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0 unsaved_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_mm_interconnect_0\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/unsaved.v" "mm_interconnect_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437627356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437627843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_1_instruction_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437627882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437627922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437627954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm2stfifo_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm2stfifo_0_in_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "mm2stfifo_0_in_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437627998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm2stfifo_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm2stfifo_0_in_csr_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "mm2stfifo_0_in_csr_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:st2mmfifo_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:st2mmfifo_0_out_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "st2mmfifo_0_out_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_1_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_1_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_1_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_mm_interconnect_0_router\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_mm_interconnect_0_router_001\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_mm_interconnect_0_router_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_003 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"unsaved_mm_interconnect_0_router_003\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_003" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_003_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\|unsaved_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_003_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\|unsaved_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"unsaved_mm_interconnect_0_router_004\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437628984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_004_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_004_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_004:router_004\|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_005 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"unsaved_mm_interconnect_0_router_005\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_005:router_005\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_005" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_005_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_005:router_005\|unsaved_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_005_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_005:router_005\|unsaved_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_006 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"unsaved_mm_interconnect_0_router_006\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_006:router_006\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_006" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_006_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_006:router_006\|unsaved_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_006_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_006:router_006\|unsaved_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_011 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"unsaved_mm_interconnect_0_router_011\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_011:router_011\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_011" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_011_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_011:router_011\|unsaved_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_011_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_011:router_011\|unsaved_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_012 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"unsaved_mm_interconnect_0_router_012\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_012:router_012\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_012" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_012_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_012:router_012\|unsaved_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_012_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_012:router_012\|unsaved_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_012.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_018 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"unsaved_mm_interconnect_0_router_018\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_018:router_018\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_018" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_018_default_decode unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_018:router_018\|unsaved_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_018_default_decode\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_018:router_018\|unsaved_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_018.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux_001 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 4977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 5023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 5063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 5342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 5611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437629999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux_001 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 5670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux_002 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux_002\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 5693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 5745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_irq_mapper unsaved_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_irq_mapper\" for hierarchy \"unsaved_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/unsaved.v" "irq_mapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/unsaved.v" "rst_controller" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/unsaved.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437630559 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565437633223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437635747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437635787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437635834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.10.16:17:19 Progress: Loading sld66dbd7a4/alt_sld_fab_wrapper_hw.tcl " "2019.08.10.16:17:19 Progress: Loading sld66dbd7a4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437639294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437642630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437642804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437647082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437647380 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437647684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437648003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437648012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437648014 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565437648759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66dbd7a4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66dbd7a4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld66dbd7a4/alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/ip/sld66dbd7a4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437649214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437649214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437649392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437649392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437649412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437649412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437649553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437649553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437649719 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437649719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437649719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/db/ip/sld66dbd7a4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565437649870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437649870 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565437656434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437659441 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "186 " "186 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565437662101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/output_files/NIOS_with_FIFO.map.smsg " "Generated suppressed messages file C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_FIFO/output_files/NIOS_with_FIFO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437663919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565437670258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565437670258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3965 " "Implemented 3965 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565437670893 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565437670893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3302 " "Implemented 3302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565437670893 ""} { "Info" "ICUT_CUT_TM_RAMS" "656 " "Implemented 656 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565437670893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565437670893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5088 " "Peak virtual memory: 5088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565437671010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 16:17:51 2019 " "Processing ended: Sat Aug 10 16:17:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565437671010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565437671010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565437671010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565437671010 ""}
