$date
	Mon Aug 25 11:04:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! p [3:0] $end
$var reg 2 " x [1:0] $end
$var reg 2 # y [1:0] $end
$scope module m $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 1 & w3 $end
$var wire 1 ' w4 $end
$var wire 2 ( x [1:0] $end
$var wire 2 ) y [1:0] $end
$var wire 4 * p [3:0] $end
$var wire 1 + c1 $end
$scope module h1 $end
$var wire 1 + cout $end
$var wire 1 , s $end
$var wire 1 % x $end
$var wire 1 & y $end
$upscope $end
$scope module h2 $end
$var wire 1 - cout $end
$var wire 1 . s $end
$var wire 1 ' x $end
$var wire 1 + y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
1-
0,
1+
b1001 *
b11 )
b11 (
1'
1&
1%
1$
b11 #
b11 "
b1001 !
$end
#20
1.
0-
1,
0+
b110 !
b110 *
0$
0%
b10 "
b10 (
#40
0,
b0 !
b0 *
0.
0&
0'
b0 #
b0 )
b1 "
b1 (
#60
b100 !
b100 *
1.
1'
b10 #
b10 )
b10 "
b10 (
#80
