

================================================================
== Synthesis Summary Report of 'forward'
================================================================
+ General Information: 
    * Date:           Thu Jun 13 11:26:15 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        hls_DepthwiseSeparableConvBlock
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu200-fsgd2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+----------+----------+------------+------------+-----+
    |                 Modules                 |  Issue |       | Latency |  Latency  | Iteration|         |  Trip  |          |          |          |            |            |     |
    |                 & Loops                 |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+----------+----------+------------+------------+-----+
    |+ forward*                               |  Timing|  -0.99|   935769|  3.199e+06|         -|   935732|       -|  dataflow|  410 (9%)|  19 (~0%)|  3792 (~0%)|  4374 (~0%)|    -|
    | + node4                                 |  Timing|  -0.26|   207954|  6.925e+05|         -|   207954|       -|        no|  203 (4%)|   2 (~0%)|   421 (~0%)|   979 (~0%)|    -|
    |  + node4_Pipeline_loop15_loop16_loop17  |  Timing|  -0.26|   103974|  3.462e+05|         -|   103974|       -|        no|         -|   1 (~0%)|   145 (~0%)|   342 (~0%)|    -|
    |   o loop15_loop16_loop17                |       -|   2.43|   103972|  3.462e+05|         6|        1|  103968|       yes|         -|         -|           -|           -|    -|
    |  + node4_Pipeline_loop18_loop19_loop20  |  Timing|  -0.26|   103977|  3.462e+05|         -|   103977|       -|        no|         -|   1 (~0%)|   269 (~0%)|   526 (~0%)|    -|
    |   o loop18_loop19_loop20                |       -|   2.43|   103975|  3.462e+05|         9|        1|  103968|       yes|         -|         -|           -|           -|    -|
    | + node3                                 |  Timing|  -0.99|   935731|  3.199e+06|         -|   935731|       -|        no|  203 (4%)|   7 (~0%)|  1327 (~0%)|  1343 (~0%)|    -|
    |  o loop10_loop11_loop12_loop13_loop14   |       -|   2.43|   935729|  3.199e+06|        19|        1|  935712|       yes|         -|         -|           -|           -|    -|
    | + node2                                 |  Timing|  -0.84|   802830|  2.673e+06|         -|   802830|       -|        no|         -|   5 (~0%)|   871 (~0%)|   845 (~0%)|    -|
    |  o loop6_loop7_loop8_loop9              |       -|   2.43|   802828|  2.673e+06|        14|        1|  802816|       yes|         -|         -|           -|           -|    -|
    | + node1                                 |       -|   0.09|   100368|  3.342e+05|         -|   100368|       -|        no|         -|   5 (~0%)|   670 (~0%)|   476 (~0%)|    -|
    |  o loop3_loop4_loop5                    |       -|   2.43|   100366|  3.342e+05|        16|        1|  100352|       yes|         -|         -|           -|           -|    -|
    | + node0                                 |  Timing|  -0.26|   100355|  3.342e+05|         -|   100355|       -|        no|         -|         -|   120 (~0%)|   376 (~0%)|    -|
    |  o loop0_loop1_loop2                    |       -|   2.43|   100353|  3.342e+05|         3|        1|  100352|       yes|         -|         -|           -|           -|    -|
    +-----------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| v69_address0 | out       | 17       |
| v69_address1 | out       | 17       |
| v69_d0       | out       | 32       |
| v69_d1       | out       | 32       |
| v69_q0       | in        | 32       |
| v69_q1       | in        | 32       |
| v70_address0 | out       | 6        |
| v70_address1 | out       | 6        |
| v70_d0       | out       | 32       |
| v70_d1       | out       | 32       |
| v70_q0       | in        | 32       |
| v70_q1       | in        | 32       |
| v71_address0 | out       | 7        |
| v71_address1 | out       | 7        |
| v71_d0       | out       | 32       |
| v71_d1       | out       | 32       |
| v71_q0       | in        | 32       |
| v71_q1       | in        | 32       |
| v72_address0 | out       | 17       |
| v72_address1 | out       | 17       |
| v72_d0       | out       | 32       |
| v72_d1       | out       | 32       |
| v72_q0       | in        | 32       |
| v72_q1       | in        | 32       |
+--------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v69      | in        | float*   |
| v70      | in        | float*   |
| v71      | in        | float*   |
| v72      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| v69      | v69_address0 | port    | offset   |
| v69      | v69_ce0      | port    |          |
| v69      | v69_d0       | port    |          |
| v69      | v69_q0       | port    |          |
| v69      | v69_we0      | port    |          |
| v69      | v69_address1 | port    | offset   |
| v69      | v69_ce1      | port    |          |
| v69      | v69_d1       | port    |          |
| v69      | v69_q1       | port    |          |
| v69      | v69_we1      | port    |          |
| v70      | v70_address0 | port    | offset   |
| v70      | v70_ce0      | port    |          |
| v70      | v70_d0       | port    |          |
| v70      | v70_q0       | port    |          |
| v70      | v70_we0      | port    |          |
| v70      | v70_address1 | port    | offset   |
| v70      | v70_ce1      | port    |          |
| v70      | v70_d1       | port    |          |
| v70      | v70_q1       | port    |          |
| v70      | v70_we1      | port    |          |
| v71      | v71_address0 | port    | offset   |
| v71      | v71_ce0      | port    |          |
| v71      | v71_d0       | port    |          |
| v71      | v71_q0       | port    |          |
| v71      | v71_we0      | port    |          |
| v71      | v71_address1 | port    | offset   |
| v71      | v71_ce1      | port    |          |
| v71      | v71_d1       | port    |          |
| v71      | v71_q1       | port    |          |
| v71      | v71_we1      | port    |          |
| v72      | v72_address0 | port    | offset   |
| v72      | v72_ce0      | port    |          |
| v72      | v72_d0       | port    |          |
| v72      | v72_q0       | port    |          |
| v72      | v72_we0      | port    |          |
| v72      | v72_address1 | port    | offset   |
| v72      | v72_ce1      | port    |          |
| v72      | v72_d1       | port    |          |
| v72      | v72_q1       | port    |          |
| v72      | v72_we1      | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+-------------+------+-----------+---------+
| Name                                         | DSP | Pragma | Variable    | Op   | Impl      | Latency |
+----------------------------------------------+-----+--------+-------------+------+-----------+---------+
| + forward                                    | 19  |        |             |      |           |         |
|  + node4                                     | 2   |        |             |      |           |         |
|   + node4_Pipeline_loop15_loop16_loop17      | 1   |        |             |      |           |         |
|     add_ln143_1_fu_118_p2                    |     |        | add_ln143_1 | add  | fabric    | 0       |
|     add_ln143_fu_246_p2                      |     |        | add_ln143   | add  | fabric    | 0       |
|     add_ln144_fu_213_p2                      |     |        | add_ln144   | add  | fabric    | 0       |
|     mul_4ns_8ns_11_1_1_U1                    |     |        | mul_ln147   | mul  | auto      | 0       |
|     ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2 | 1   |        | add_ln147   | add  | dsp_slice | 3       |
|     ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2 | 1   |        | mul_ln147_1 | mul  | dsp_slice | 3       |
|     ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2 | 1   |        | add_ln147_1 | add  | dsp_slice | 3       |
|     add_ln145_fu_168_p2                      |     |        | add_ln145   | add  | fabric    | 0       |
|     add_ln144_1_fu_174_p2                    |     |        | add_ln144_1 | add  | fabric    | 0       |
|   + node4_Pipeline_loop18_loop19_loop20      | 1   |        |             |      |           |         |
|     add_ln151_1_fu_172_p2                    |     |        | add_ln151_1 | add  | fabric    | 0       |
|     add_ln151_fu_294_p2                      |     |        | add_ln151   | add  | fabric    | 0       |
|     add_ln152_fu_264_p2                      |     |        | add_ln152   | add  | fabric    | 0       |
|     empty_fu_311_p2                          |     |        | empty       | add  | fabric    | 0       |
|     empty_9_fu_321_p2                        |     |        | empty_9     | sub  | fabric    | 0       |
|     empty_10_fu_339_p2                       |     |        | empty_10    | add  | fabric    | 0       |
|     empty_11_fu_349_p2                       |     |        | empty_11    | sub  | fabric    | 0       |
|     sub_ln156_fu_408_p2                      |     |        | sub_ln156   | sub  | fabric    | 0       |
|     add_ln156_fu_418_p2                      |     |        | add_ln156   | add  | fabric    | 0       |
|     mul_4ns_8ns_11_1_1_U6                    |     |        | mul_ln159   | mul  | auto      | 0       |
|     ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7 | 1   |        | add_ln159   | add  | dsp_slice | 3       |
|     ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7 | 1   |        | mul_ln159_1 | mul  | dsp_slice | 3       |
|     ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7 | 1   |        | add_ln159_1 | add  | dsp_slice | 3       |
|     add_ln153_fu_219_p2                      |     |        | add_ln153   | add  | fabric    | 0       |
|     add_ln152_1_fu_225_p2                    |     |        | add_ln152_1 | add  | fabric    | 0       |
|  + node3                                     | 7   |        |             |      |           |         |
|    add_ln104_1_fu_272_p2                     |     |        | add_ln104_1 | add  | fabric    | 0       |
|    add_ln104_fu_623_p2                       |     |        | add_ln104   | add  | fabric    | 0       |
|    add_ln105_fu_334_p2                       |     |        | add_ln105   | add  | fabric    | 0       |
|    add_ln106_fu_529_p2                       |     |        | add_ln106   | add  | fabric    | 0       |
|    add_ln107_fu_549_p2                       |     |        | add_ln107   | add  | fabric    | 0       |
|    empty_fu_644_p2                           |     |        | empty       | add  | fabric    | 0       |
|    empty_13_fu_568_p2                        |     |        | empty_13    | add  | fabric    | 0       |
|    empty_15_fu_671_p2                        |     |        | empty_15    | add  | fabric    | 0       |
|    empty_16_fu_578_p2                        |     |        | empty_16    | add  | fabric    | 0       |
|    mul_4ns_8ns_11_1_1_U16                    |     |        | mul_ln112   | mul  | auto      | 0       |
|    ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U17 | 1   |        | add_ln112   | add  | dsp_slice | 3       |
|    ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U17 | 1   |        | mul_ln112_1 | mul  | dsp_slice | 3       |
|    ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U17 | 1   |        | add_ln112_1 | add  | dsp_slice | 3       |
|    add_ln115_fu_610_p2                       |     |        | add_ln115   | add  | fabric    | 0       |
|    mac_muladd_12s_7ns_8s_17_4_1_U18          | 1   |        | mul_ln115   | mul  | dsp_slice | 3       |
|    mac_muladd_12s_7ns_8s_17_4_1_U18          | 1   |        | add_ln115_1 | add  | dsp_slice | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U15         | 3   |        | v54         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U14        | 2   |        | v55         | fadd | fulldsp   | 6       |
|    add_ln108_fu_438_p2                       |     |        | add_ln108   | add  | fabric    | 0       |
|    add_ln107_1_fu_444_p2                     |     |        | add_ln107_1 | add  | fabric    | 0       |
|    add_ln106_1_fu_458_p2                     |     |        | add_ln106_1 | add  | fabric    | 0       |
|    add_ln105_1_fu_472_p2                     |     |        | add_ln105_1 | add  | fabric    | 0       |
|  + node2                                     | 5   |        |             |      |           |         |
|    add_ln67_fu_191_p2                        |     |        | add_ln67    | add  | fabric    | 0       |
|    add_ln69_fu_359_p2                        |     |        | add_ln69    | add  | fabric    | 0       |
|    add_ln77_fu_399_p2                        |     |        | add_ln77    | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U28         | 3   |        | v36         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U27        | 2   |        | v37         | fadd | fulldsp   | 6       |
|    add_ln70_fu_295_p2                        |     |        | add_ln70    | add  | fabric    | 0       |
|    add_ln69_1_fu_301_p2                      |     |        | add_ln69_1  | add  | fabric    | 0       |
|    add_ln68_fu_315_p2                        |     |        | add_ln68    | add  | fabric    | 0       |
|  + node1                                     | 5   |        |             |      |           |         |
|    add_ln40_fu_96_p2                         |     |        | add_ln40    | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U33         | 3   |        | v18         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U32        | 2   |        | v19         | fadd | fulldsp   | 6       |
|  + node0                                     | 0   |        |             |      |           |         |
|    add_ln21_1_fu_137_p2                      |     |        | add_ln21_1  | add  | fabric    | 0       |
|    add_ln21_fu_228_p2                        |     |        | add_ln21    | add  | fabric    | 0       |
|    add_ln22_fu_248_p2                        |     |        | add_ln22    | add  | fabric    | 0       |
|    sub_ln26_fu_287_p2                        |     |        | sub_ln26    | sub  | fabric    | 0       |
|    add_ln26_fu_297_p2                        |     |        | add_ln26    | add  | fabric    | 0       |
|    add_ln23_fu_187_p2                        |     |        | add_ln23    | add  | fabric    | 0       |
|    add_ln22_1_fu_193_p2                      |     |        | add_ln22_1  | add  | fabric    | 0       |
+----------------------------------------------+-----+--------+-------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+-----------+---------------+--------+------+------+--------+----------+--------+---------+------------------+
| Name      | Usage         | Type   | BRAM | URAM | Pragma | Variable | Impl   | Latency | Bitwidth, Depth, |
|           |               |        |      |      |        |          |        |         | Banks            |
+-----------+---------------+--------+------+------+--------+----------+--------+---------+------------------+
| + forward |               |        | 410  | 0    |        |          |        |         |                  |
|   v76_U   | fifo channel  | stream | 1    |      |        | v76      | memory | 0       | 32, 103968, 1    |
|   v75_U   | fifo channel  | stream | 1    |      |        | v75      | memory | 0       | 32, 100352, 1    |
|   v74_U   | fifo channel  | stream | 1    |      |        | v74      | memory | 0       | 32, 100352, 1    |
|   v73_U   | fifo channel  | stream | 1    |      |        | v73      | memory | 0       | 32, 100352, 1    |
|  + node4  |               |        | 203  | 0    |        |          |        |         |                  |
|    v60_U  | ram_s2p array |        | 203  |      |        | v60      | auto   | 1       | 32, 103968, 1    |
|  + node3  |               |        | 203  | 0    |        |          |        |         |                  |
|    v43_U  | ram_s2p array |        |      |      |        | v43      | auto   | 1       | 32, 8, 1         |
|    v44_U  | ram_s2p array |        | 203  |      |        | v44      | auto   | 1       | 32, 103968, 1    |
|  + node2  |               |        | 0    | 0    |        |          |        |         |                  |
|    v26_U  | ram_s2p array |        |      |      |        | v26      | auto   | 1       | 32, 8, 1         |
+-----------+---------------+--------+------+------+--------+----------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------------------------+---------------------------------------------------------+
| Type     | Options                   | Location                                                |
+----------+---------------------------+---------------------------------------------------------+
| pipeline | II=1                      | src/DepthwiseSeparableConvBlock.cpp:24 in node0         |
| pipeline | II=1                      | src/DepthwiseSeparableConvBlock.cpp:43 in node1         |
| pipeline | II=1                      | src/DepthwiseSeparableConvBlock.cpp:71 in node2         |
| pipeline | II=1                      | src/DepthwiseSeparableConvBlock.cpp:109 in node3        |
| pipeline | II=1                      | src/DepthwiseSeparableConvBlock.cpp:146 in node4        |
| pipeline | II=1                      | src/DepthwiseSeparableConvBlock.cpp:154 in node4        |
| dataflow |                           | src/DepthwiseSeparableConvBlock.cpp:173 in forward      |
| stream   | variable=v73 depth=100352 | src/DepthwiseSeparableConvBlock.cpp:175 in forward, v73 |
| stream   | variable=v74 depth=100352 | src/DepthwiseSeparableConvBlock.cpp:177 in forward, v74 |
| stream   | variable=v75 depth=100352 | src/DepthwiseSeparableConvBlock.cpp:179 in forward, v75 |
| stream   | variable=v76 depth=103968 | src/DepthwiseSeparableConvBlock.cpp:181 in forward, v76 |
+----------+---------------------------+---------------------------------------------------------+


