# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NanoProcessor.srcs/sources_1/new/Adder_3_bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Adder_Subtractor_4_bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/DD_FF.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/FA.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/HA.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_3_bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Multiplexer_2_way_4_bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Mux_8_to_1.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Nano_Processor.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Program_Counter.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Program_ROM.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Reg.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Seven_Segment_Display.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../NanoProcessor.srcs/sim_1/new/TB_Nano_Processor.vhd" \

# Do not sort compile order
nosort
