# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../seeg.ip_user_files/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/sim/xpm_cdc_1bit_xpm_cdc_0_0.v" \
"../../../../seeg.ip_user_files/bd/xpm_cdc_1bit/sim/xpm_cdc_1bit.v" \
"../../../../seeg.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../../rhd/src/rhd.v" \
"../../../../../rhd/src/rhd_S00_AXI.v" \
"../../../../../rhd/src/rhd_axi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
