{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572039254205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572039254208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 17:34:13 2019 " "Processing started: Fri Oct 25 17:34:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572039254208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572039254208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c example " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572039254208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572039254986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572039254986 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1572039270037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-struct " "Found design unit 1: mux-struct" {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572039270037 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572039270037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572039270037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff-mixed " "Found design unit 1: ff-mixed" {  } { { "ff.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572039270044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "ff.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/ff.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572039270044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572039270044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 example-mixed " "Found design unit 1: example-mixed" {  } { { "example.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/example.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572039270050 ""} { "Info" "ISGN_ENTITY_NAME" "1 example " "Found entity 1: example" {  } { { "example.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/example.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572039270050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572039270050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux " "Elaborating entity \"mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572039270492 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"10000000\" 8 9 mux.vhd(20) " "VHDL Expression error at mux.vhd(20): expression \"\"10000000\"\" has 8 elements ; expected 9 elements." {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 20 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1572039270495 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01000000\" 8 9 mux.vhd(21) " "VHDL Expression error at mux.vhd(21): expression \"\"01000000\"\" has 8 elements ; expected 9 elements." {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 21 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1572039270496 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00100000\" 8 9 mux.vhd(22) " "VHDL Expression error at mux.vhd(22): expression \"\"00100000\"\" has 8 elements ; expected 9 elements." {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 22 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1572039270496 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00010000\" 8 9 mux.vhd(23) " "VHDL Expression error at mux.vhd(23): expression \"\"00010000\"\" has 8 elements ; expected 9 elements." {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 23 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1572039270496 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00001000\" 8 9 mux.vhd(24) " "VHDL Expression error at mux.vhd(24): expression \"\"00001000\"\" has 8 elements ; expected 9 elements." {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 24 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1572039270496 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01000100\" 8 9 mux.vhd(25) " "VHDL Expression error at mux.vhd(25): expression \"\"01000100\"\" has 8 elements ; expected 9 elements." {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 25 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1572039270496 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01000010\" 8 9 mux.vhd(26) " "VHDL Expression error at mux.vhd(26): expression \"\"01000010\"\" has 8 elements ; expected 9 elements." {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 26 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1572039270496 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"01000001\" 8 9 mux.vhd(27) " "VHDL Expression error at mux.vhd(27): expression \"\"01000001\"\" has 8 elements ; expected 9 elements." {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab3/mux.vhd" 27 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1572039270496 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572039270497 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1271 " "Peak virtual memory: 1271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572039270650 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 25 17:34:30 2019 " "Processing ended: Fri Oct 25 17:34:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572039270650 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572039270650 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572039270650 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572039270650 ""}
