Steve Haga , Andrew Webber , Yi Zhang , Nghi Nguyen , Rajeev Barua, Reducing code size in VLIW instruction scheduling, Journal of Embedded Computing, v.1 n.3, p.415-433, August 2005
B. Davis , R. Baird , P. Gavin , M. Själander , I. Finlayson , F. Rasapour , G. Cook , G.-R. Uh , D. Whalley , G. Tyson, Scheduling instruction effects for a statically pipelined processor, Proceedings of the 2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, p.167-176, October 04-09, 2015, Amsterdam, The Netherlands
Hongtao Zhong , Kevin Fan , Scott Mahlke , Michael Schlansker, A Distributed Control Path Architecture for VLIW Processors, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.197-206, September 17-21, 2005
Todd T. Hahn , Eric Stotzer , Dineel Sule , Mike Asal, Compilation strategies for reducing code size on a VLIW processor with variable length instructions, Proceedings of the 3rd international conference on High performance embedded architectures and compilers, January 27-29, 2008, Göteborg, Sweden
Jari Heikkinen , Jarmo Takala, Effects of program compression, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.10, p.679-688, October, 2007
Jari Heikkinen , Jarmo Takala , Henk Corporaal, Dictionary-based program compression on customizable processor architectures, Microprocessors & Microsystems, v.33 n.2, p.139-153, March, 2009
Chang Hong Lin , Yuan Xie , Wayne Wolf, Code compression for VLIW embedded systems using a self-generating table, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.10, p.1160-1171, October 2007
Peter J. Vidler , Michael J. Pont, Computer assisted source-code parallelisation, Proceedings of the 2006 international conference on Computational Science and Its Applications, May 08-11, 2006, Glasgow, UK
