// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mux_42_dEe.h"
#include "matmul_hw_mul_32seOg.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_mux_42_dEe<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_dEe_U1;
    matmul_hw_mux_42_dEe<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_dEe_U2;
    matmul_hw_mul_32seOg<1,6,32,32,32>* matmul_hw_mul_32seOg_U3;
    matmul_hw_mux_42_dEe<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_dEe_U4;
    matmul_hw_mul_32seOg<1,6,32,32,32>* matmul_hw_mul_32seOg_U5;
    matmul_hw_mux_42_dEe<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_dEe_U6;
    matmul_hw_mul_32seOg<1,6,32,32,32>* matmul_hw_mul_32seOg_U7;
    matmul_hw_mul_32seOg<1,6,32,32,32>* matmul_hw_mul_32seOg_U8;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_258;
    sc_signal< sc_lv<3> > i_reg_269;
    sc_signal< sc_lv<3> > j_reg_280;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_291_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1228;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1228;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1228;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1228;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1228;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_297_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_1232;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > j_mid2_fu_315_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1237;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_1237;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_j_mid2_reg_1237;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_j_mid2_reg_1237;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_j_mid2_reg_1237;
    sc_signal< sc_lv<1> > tmp_mid2_fu_335_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1245;
    sc_signal< sc_lv<3> > tmp_1_mid2_v_fu_343_p3;
    sc_signal< sc_lv<3> > tmp_1_mid2_v_reg_1265;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_1265;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_tmp_1_mid2_v_reg_1265;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_tmp_1_mid2_v_reg_1265;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_tmp_1_mid2_v_reg_1265;
    sc_signal< sc_lv<4> > tmp_1_fu_351_p3;
    sc_signal< sc_lv<4> > tmp_1_reg_1271;
    sc_signal< sc_lv<2> > tmp_fu_371_p1;
    sc_signal< sc_lv<2> > tmp_reg_1296;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_3_fu_414_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_1317;
    sc_signal< sc_lv<32> > a_row_0_reg_1325;
    sc_signal< sc_lv<32> > a_row_2_reg_1330;
    sc_signal< sc_lv<1> > sel_tmp_fu_434_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_1345;
    sc_signal< sc_lv<1> > sel_tmp2_fu_447_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_1353;
    sc_signal< sc_lv<1> > sel_tmp4_fu_460_p2;
    sc_signal< sc_lv<1> > sel_tmp4_reg_1363;
    sc_signal< sc_lv<32> > tmp_4_fu_649_p6;
    sc_signal< sc_lv<32> > tmp_4_reg_1375;
    sc_signal< sc_lv<32> > tmp_7_fu_662_p6;
    sc_signal< sc_lv<32> > tmp_7_reg_1380;
    sc_signal< sc_lv<3> > j_1_fu_675_p2;
    sc_signal< sc_lv<3> > j_1_reg_1385;
    sc_signal< sc_lv<32> > a_row_3_1_fu_756_p3;
    sc_signal< sc_lv<32> > a_row_3_1_reg_1390;
    sc_signal< sc_lv<32> > a_row_2_1_fu_763_p3;
    sc_signal< sc_lv<32> > a_row_1_1_fu_769_p3;
    sc_signal< sc_lv<32> > a_row_1_1_reg_1400;
    sc_signal< sc_lv<32> > a_row_0_1_fu_776_p3;
    sc_signal< sc_lv<32> > tmp_5_fu_969_p6;
    sc_signal< sc_lv<32> > tmp_5_reg_1410;
    sc_signal< sc_lv<32> > tmp_8_fu_987_p6;
    sc_signal< sc_lv<32> > tmp_8_reg_1415;
    sc_signal< sc_lv<32> > grp_fu_964_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1420;
    sc_signal< sc_lv<32> > grp_fu_982_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1425;
    sc_signal< sc_lv<32> > grp_fu_1060_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1430;
    sc_signal< sc_lv<32> > grp_fu_1064_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_1435;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_262_p4;
    sc_signal< sc_lv<3> > i_phi_fu_273_p4;
    sc_signal< sc_lv<3> > j_phi_fu_284_p4;
    sc_signal< sc_lv<64> > tmp_9_fu_359_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_365_p1;
    sc_signal< sc_lv<64> > tmp_11_fu_404_p3;
    sc_signal< sc_lv<64> > tmp_14_cast_fu_428_p1;
    sc_signal< sc_lv<64> > tmp_15_cast_fu_1088_p1;
    sc_signal< sc_lv<32> > a_row_0_2_fu_86;
    sc_signal< sc_lv<32> > a_row_1_2_fu_90;
    sc_signal< sc_lv<32> > a_row_2_2_fu_94;
    sc_signal< sc_lv<32> > a_row_3_2_fu_98;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_102;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_642_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_106;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_635_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_110;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_628_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_114;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_621_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_118;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_957_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_122;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_950_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_126;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_943_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_130;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_936_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_134;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_614_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_138;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_607_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_142;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_600_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_146;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_593_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_150;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_929_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_154;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_922_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_158;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_915_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_162;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_908_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_309_p2;
    sc_signal< sc_lv<3> > i_1_fu_303_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_323_p2;
    sc_signal< sc_lv<1> > tmp1_fu_329_p2;
    sc_signal< sc_lv<4> > tmp_10_fu_399_p2;
    sc_signal< sc_lv<4> > tmp_6_cast_fu_419_p1;
    sc_signal< sc_lv<4> > tmp_13_fu_422_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_439_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_452_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_473_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_481_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_497_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_521_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_529_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_545_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_553_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_569_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_537_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_561_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_577_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_585_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_465_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_489_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_505_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_513_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_649_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_649_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_649_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_649_p4;
    sc_signal< sc_lv<32> > tmp_7_fu_662_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_662_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_662_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_662_p4;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_782_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_789_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_803_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_810_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_824_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_845_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_852_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_866_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_873_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_887_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_859_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_880_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_894_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_901_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_796_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_817_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_831_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_838_p3;
    sc_signal< sc_lv<32> > grp_fu_964_p1;
    sc_signal< sc_lv<32> > tmp_5_fu_969_p1;
    sc_signal< sc_lv<32> > tmp_5_fu_969_p2;
    sc_signal< sc_lv<32> > tmp_5_fu_969_p3;
    sc_signal< sc_lv<32> > tmp_5_fu_969_p4;
    sc_signal< sc_lv<32> > grp_fu_982_p1;
    sc_signal< sc_lv<32> > tmp_8_fu_987_p1;
    sc_signal< sc_lv<32> > tmp_8_fu_987_p2;
    sc_signal< sc_lv<32> > tmp_8_fu_987_p3;
    sc_signal< sc_lv<32> > tmp_8_fu_987_p4;
    sc_signal< sc_lv<5> > tmp_12_fu_1068_p3;
    sc_signal< sc_lv<6> > tmp_13_cast_fu_1075_p1;
    sc_signal< sc_lv<6> > tmp_6_cast5_fu_1079_p1;
    sc_signal< sc_lv<6> > tmp_14_fu_1082_p2;
    sc_signal< sc_lv<32> > tmp9_fu_1093_p2;
    sc_signal< sc_lv<32> > tmp2_fu_1097_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state12;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<60> ap_const_lv60_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_row_0_1_fu_776_p3();
    void thread_a_row_1_1_fu_769_p3();
    void thread_a_row_2_1_fu_763_p3();
    void thread_a_row_3_1_fu_756_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_copy_0_3_14_fu_505_p3();
    void thread_b_copy_0_3_15_fu_513_p3();
    void thread_b_copy_0_3_16_fu_628_p3();
    void thread_b_copy_0_3_17_fu_635_p3();
    void thread_b_copy_0_3_18_fu_642_p3();
    void thread_b_copy_0_3_2_fu_465_p3();
    void thread_b_copy_0_3_3_fu_621_p3();
    void thread_b_copy_0_3_4_fu_452_p3();
    void thread_b_copy_0_3_5_fu_473_p3();
    void thread_b_copy_0_3_6_fu_481_p3();
    void thread_b_copy_0_3_7_fu_489_p3();
    void thread_b_copy_0_3_9_fu_497_p3();
    void thread_b_copy_0_3_fu_439_p3();
    void thread_b_copy_1_3_14_fu_831_p3();
    void thread_b_copy_1_3_15_fu_838_p3();
    void thread_b_copy_1_3_16_fu_943_p3();
    void thread_b_copy_1_3_17_fu_950_p3();
    void thread_b_copy_1_3_18_fu_957_p3();
    void thread_b_copy_1_3_2_fu_796_p3();
    void thread_b_copy_1_3_3_fu_936_p3();
    void thread_b_copy_1_3_4_fu_789_p3();
    void thread_b_copy_1_3_5_fu_803_p3();
    void thread_b_copy_1_3_6_fu_810_p3();
    void thread_b_copy_1_3_7_fu_817_p3();
    void thread_b_copy_1_3_9_fu_824_p3();
    void thread_b_copy_1_3_fu_782_p3();
    void thread_b_copy_2_3_14_fu_577_p3();
    void thread_b_copy_2_3_15_fu_585_p3();
    void thread_b_copy_2_3_16_fu_600_p3();
    void thread_b_copy_2_3_17_fu_607_p3();
    void thread_b_copy_2_3_18_fu_614_p3();
    void thread_b_copy_2_3_2_fu_537_p3();
    void thread_b_copy_2_3_3_fu_593_p3();
    void thread_b_copy_2_3_4_fu_529_p3();
    void thread_b_copy_2_3_5_fu_545_p3();
    void thread_b_copy_2_3_6_fu_553_p3();
    void thread_b_copy_2_3_7_fu_561_p3();
    void thread_b_copy_2_3_9_fu_569_p3();
    void thread_b_copy_2_3_fu_521_p3();
    void thread_b_copy_3_3_14_fu_894_p3();
    void thread_b_copy_3_3_15_fu_901_p3();
    void thread_b_copy_3_3_16_fu_915_p3();
    void thread_b_copy_3_3_17_fu_922_p3();
    void thread_b_copy_3_3_18_fu_929_p3();
    void thread_b_copy_3_3_2_fu_859_p3();
    void thread_b_copy_3_3_3_fu_908_p3();
    void thread_b_copy_3_3_4_fu_852_p3();
    void thread_b_copy_3_3_5_fu_866_p3();
    void thread_b_copy_3_3_6_fu_873_p3();
    void thread_b_copy_3_3_7_fu_880_p3();
    void thread_b_copy_3_3_9_fu_887_p3();
    void thread_b_copy_3_3_fu_845_p3();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_291_p2();
    void thread_exitcond_fu_309_p2();
    void thread_grp_fu_964_p1();
    void thread_grp_fu_982_p1();
    void thread_i_1_fu_303_p2();
    void thread_i_phi_fu_273_p4();
    void thread_indvar_flatten_next_fu_297_p2();
    void thread_indvar_flatten_phi_fu_262_p4();
    void thread_j_1_fu_675_p2();
    void thread_j_mid2_fu_315_p3();
    void thread_j_phi_fu_284_p4();
    void thread_sel_tmp2_fu_447_p2();
    void thread_sel_tmp4_fu_460_p2();
    void thread_sel_tmp_fu_434_p2();
    void thread_tmp1_fu_329_p2();
    void thread_tmp2_fu_1097_p2();
    void thread_tmp9_fu_1093_p2();
    void thread_tmp_10_fu_399_p2();
    void thread_tmp_11_fu_404_p3();
    void thread_tmp_12_fu_1068_p3();
    void thread_tmp_13_cast_fu_1075_p1();
    void thread_tmp_13_fu_422_p2();
    void thread_tmp_14_cast_fu_428_p1();
    void thread_tmp_14_fu_1082_p2();
    void thread_tmp_15_cast_fu_1088_p1();
    void thread_tmp_1_fu_351_p3();
    void thread_tmp_1_mid2_v_fu_343_p3();
    void thread_tmp_3_fu_414_p2();
    void thread_tmp_4_fu_649_p1();
    void thread_tmp_4_fu_649_p2();
    void thread_tmp_4_fu_649_p3();
    void thread_tmp_4_fu_649_p4();
    void thread_tmp_5_fu_969_p1();
    void thread_tmp_5_fu_969_p2();
    void thread_tmp_5_fu_969_p3();
    void thread_tmp_5_fu_969_p4();
    void thread_tmp_6_cast5_fu_1079_p1();
    void thread_tmp_6_cast_fu_419_p1();
    void thread_tmp_6_fu_365_p1();
    void thread_tmp_7_fu_662_p1();
    void thread_tmp_7_fu_662_p2();
    void thread_tmp_7_fu_662_p3();
    void thread_tmp_7_fu_662_p4();
    void thread_tmp_8_fu_987_p1();
    void thread_tmp_8_fu_987_p2();
    void thread_tmp_8_fu_987_p3();
    void thread_tmp_8_fu_987_p4();
    void thread_tmp_9_fu_359_p1();
    void thread_tmp_fu_371_p1();
    void thread_tmp_mid1_fu_323_p2();
    void thread_tmp_mid2_fu_335_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
