// Seed: 1602928900
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  always begin : LABEL_0
    @(posedge !1'b0, id_1) id_1 = -1'b0;
  end
  wire id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    input  tri0 id_4
);
  tri id_6;
  parameter id_7 = 1'b0;
  wire id_8;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_6
  );
  wire id_11;
endmodule
