EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4700 900  1000 1500
U 5DC83261
F0 "SDRAM" 50
F1 "sdram.sch" 50
F2 "SDRAM_BA[1..0]" I L 4700 1900 50 
F3 "SDRAM_A[12..0]" I L 4700 2000 50 
F4 "SDRAM_DM[1..0]" I L 4700 2200 50 
F5 "SDRAM_CS0" I L 4700 1300 50 
F6 "SDRAM_CKE" I L 4700 1100 50 
F7 "SDRAM_CLK" I L 4700 1200 50 
F8 "SDRAM_WE" I L 4700 1700 50 
F9 "SDRAM_CAS" I L 4700 1500 50 
F10 "SDRAM_RAS" I L 4700 1600 50 
F11 "SDRAM_CS1" I L 4700 1400 50 
F12 "SDRAM_D[15..0]" I L 4700 2100 50 
$EndSheet
Wire Wire Line
	3600 1100 4700 1100
Wire Wire Line
	3600 1200 4700 1200
Wire Wire Line
	3600 1300 4700 1300
Wire Wire Line
	3600 1400 4700 1400
Wire Wire Line
	3600 1500 4700 1500
Wire Wire Line
	3600 1600 4700 1600
Wire Wire Line
	3600 1700 4700 1700
Wire Bus Line
	3600 1900 4700 1900
Wire Bus Line
	3600 2000 4700 2000
Wire Bus Line
	3600 2100 4700 2100
Wire Bus Line
	3600 2200 4700 2200
$Sheet
S 1800 900  1800 6550
U 5D0408DF
F0 "MCU" 50
F1 "mcu.sch" 50
F2 "LCD_CLK" O R 3600 2800 50 
F3 "LCD_EN" O R 3600 2900 50 
F4 "LCD_HSYNC" O R 3600 3000 50 
F5 "LCD_VSYNC" O R 3600 3100 50 
F6 "CSI_HSYNC" I R 3600 3400 50 
F7 "CSI_MCLK" O R 3600 3500 50 
F8 "CSI_PCLK" I R 3600 3600 50 
F9 "CSI_VSYNC" I R 3600 3700 50 
F10 "SD_CLK" O R 3600 4050 50 
F11 "SD_CMD" O R 3600 4150 50 
F12 "QSPI_SCK" O R 3600 4500 50 
F13 "QSPI_SS_B" O R 3600 4600 50 
F14 "LCD_PWM" O R 3600 2600 50 
F15 "I2C_SDA" B R 3600 4850 50 
F16 "I2C_SCL" O R 3600 4950 50 
F17 "USB_DN" B R 3600 5500 50 
F18 "USB_DP" B R 3600 5400 50 
F19 "USB_VBUS" I R 3600 5600 50 
F20 "SD_D[3..0]" B R 3600 4250 50 
F21 "QSPI_D[3..0]" B R 3600 4700 50 
F22 "BOOT0" I R 3600 6700 50 
F23 "BOOT1" I R 3600 6800 50 
F24 "JTAG_MOD" I R 3600 6000 50 
F25 "JTAG_TCK" I R 3600 6100 50 
F26 "JTAG_TDI" I R 3600 6200 50 
F27 "JTAG_TDO" O R 3600 6300 50 
F28 "JTAG_TMS" B R 3600 6400 50 
F29 "JTAG_TRSTB" I R 3600 6500 50 
F30 "SD_VSELECT" O R 3600 3950 50 
F31 "SD_WP" O R 3600 4350 50 
F32 "SD_CD_B" O R 3600 4450 50 
F33 "UART_RX" I R 3600 2300 50 
F34 "UART_TX" O R 3600 2400 50 
F35 "SPI_SCK" O R 3600 3150 50 
F36 "SPI_MOSI" O R 3600 3250 50 
F37 "SPI_CS" O R 3600 3350 50 
F38 "LCD_D[0..17]" O R 3600 2700 50 
F39 "CSI_D[0..13]" I R 3600 3800 50 
F40 "SDRAM_CKE" O R 3600 1100 50 
F41 "SDRAM_CLK" O R 3600 1200 50 
F42 "SDRAM_CS0" O R 3600 1300 50 
F43 "SDRAM_RAS" O R 3600 1600 50 
F44 "SDRAM_WE" O R 3600 1700 50 
F45 "SDRAM_D[15..0]" B R 3600 2100 50 
F46 "ARM_NMI" I R 3600 5050 50 
F47 "PMIC_ON_REQ" O R 3600 5150 50 
F48 "PMIC_STBY_REQ" O R 3600 5250 50 
F49 "SDRAM_A[12..0]" O R 3600 2000 50 
F50 "SDRAM_CAS" O R 3600 1500 50 
F51 "SDRAM_DM[1..0]" O R 3600 2200 50 
F52 "SDRAM_BA[1..0]" O R 3600 1900 50 
F53 "SDRAM_CS1" O R 3600 1400 50 
$EndSheet
$Sheet
S 4750 3450 950  1050
U 5D0B94DA
F0 "afe" 50
F1 "afe.sch" 50
$EndSheet
$Sheet
S 6400 4900 1000 700 
U 5F5596FF
F0 "vsub" 50
F1 "vsub.sch" 50
F2 "VAB_ADJ" I L 6400 5200 50 
F3 "VAB_EN" I L 6400 5100 50 
F4 "STROBE_AB" I L 6400 5300 50 
F5 "VSUB" O R 7400 5200 50 
F6 "SUBCK" I L 6400 5400 50 
$EndSheet
$Sheet
S 7900 3500 900  2200
U 5F4D8A66
F0 "ccd" 50
F1 "ccd.sch" 50
F2 "RL" I L 7900 3700 50 
F3 "H1BINL" I L 7900 3800 50 
F4 "H2SL" I L 7900 3900 50 
F5 "H1SL" I L 7900 4000 50 
F6 "H1BL" I L 7900 4100 50 
F7 "H2BL" I L 7900 4200 50 
F8 "H2BR" I L 7900 4300 50 
F9 "H1SR" I L 7900 4400 50 
F10 "H2SR" I L 7900 4600 50 
F11 "H1BINR" I L 7900 4700 50 
F12 "RR" I L 7900 4800 50 
F13 "H1BR" I L 7900 4500 50 
F14 "FDG" I L 7900 5000 50 
F15 "VSUB" I L 7900 5200 50 
F16 "VOG" I L 7900 4900 50 
F17 "V1" I L 7900 5400 50 
F18 "V2" I L 7900 5500 50 
F19 "VOUTL" O R 8800 4500 50 
F20 "VOUTR" O R 8800 4700 50 
$EndSheet
$Sheet
S 6500 3200 1000 900 
U 5FAA94D1
F0 "hdriver" 50
F1 "hdriver.sch" 50
$EndSheet
$EndSCHEMATC
