{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@76:91@HdlStmProcess", "wire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\nwire patternalign_en_s;\n\nalways @(posedge clk) begin\n  char <= char_s;\n  charisk <= charisk_s;\n  notintable <= notintable_s;\n  disperr <= disperr_s;\nend\n\ngenerate\ngenvar lane;\ngenvar i;\nif (REGISTER_INPUTS > 0) begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@73:83", "wire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\nwire patternalign_en_s;\n\nalways @(posedge clk) begin\n  char <= char_s;\n  charisk <= charisk_s;\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@74:84", "\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\nwire patternalign_en_s;\n\nalways @(posedge clk) begin\n  char <= char_s;\n  charisk <= charisk_s;\n  notintable <= notintable_s;\n"]], "Diff Content": {"Delete": [[81, "always @(posedge clk) begin\n"], [82, "  char <= char_s;\n"], [83, "  charisk <= charisk_s;\n"], [84, "  notintable <= notintable_s;\n"], [85, "  disperr <= disperr_s;\n"], [86, "end\n"]], "Add": []}}