verilog work "clock_divider.v"
verilog work "clock_dividerTest.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
