EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# PAN9026
#
DEF PAN9026 MOD 0 40 Y Y 1 F N
F0 "MOD" 200 400 50 H V C CNN
F1 "PAN9026" 200 500 50 H V C CNN
F2 "" 200 400 50 H I C CNN
F3 "" 200 400 50 H I C CNN
DRAW
S 0 350 2700 -3750 0 1 6 f
X GPIO[5]/PCM_DOUT A1 -200 -1800 200 R 50 50 1 1 O
X 32KHZ_IN A2 -200 -250 200 R 50 50 1 1 I
X PDN A3 -200 -3550 200 R 50 50 1 1 I
X VDD_1V8 A4 1000 550 200 D 50 50 1 1 W
X VDD_1V8 A5 1200 550 200 D 50 50 1 1 W
X VDD_2V2 A6 1600 550 200 D 50 50 1 1 W
X RF_SW1 A7 2900 -250 200 L 50 50 1 1 I
X GND A8 900 -3950 200 U 50 50 1 1 P
X RF_OUT A9 2900 0 200 L 50 50 1 1 O
X GPIO[6]PCM_CLK B1 -200 -1900 200 R 50 50 1 1 B
X GPIO[4]/PCM_DIN B2 -200 -1700 200 R 50 50 1 1 I
X GPIO[7]/PCM_SYNC B3 -200 -2000 200 R 50 50 1 1 B
X 32KHZ_EN B4 -200 0 200 R 50 50 1 1 I
X VDD_2V2 B5 2000 550 200 D 50 50 1 1 W
X VDD_2V2 B6 1800 550 200 D 50 50 1 1 W
X RF_SW2 B7 2900 -350 200 L 50 50 1 1 I
X GND B8 1000 -3950 200 U 50 50 1 1 P
X GND B9 1100 -3950 200 U 50 50 1 1 P
X GPIO[2]/TDI/DVSC[0] C1 -200 -3000 200 R 50 50 1 1 O
X GPIO[3]/TDO/DVSC[1] C2 -200 -3100 200 R 50 50 1 1 O
X GPIO[1] C3 -200 -1150 200 R 50 50 1 1 B
X UART_LTE_SIN C4 2900 -1100 200 L 50 50 1 1 I
X GND C9 1200 -3950 200 U 50 50 1 1 P
X GPIO[15]/TMS D1 -200 -3300 200 R 50 50 1 1 B
X GPIO[14]TCK D2 -200 -3200 200 R 50 50 1 1 B
X DNC/E3 D3 2900 -600 200 L 50 50 1 1 N
X UART_LTE_SOUT D4 2900 -1200 200 L 50 50 1 1 O
X GND D9 1300 -3950 200 U 50 50 1 1 P
X SD_CLK E1 2900 -2450 200 L 50 50 1 1 B
X SD_CMD E2 2900 -2550 200 L 50 50 1 1 B
X GPIO[0]/XOSC_EN/CLK_REQ E3 -200 -1050 200 R 50 50 1 1 B
X DNC/E4 E4 2900 -700 200 L 50 50 1 1 N
X GND E9 1400 -3950 200 U 50 50 1 1 P
X EP1 EP1 1850 -3950 200 U 50 50 1 1 P
X EP2 EP2 2000 -3950 200 U 50 50 1 1 P
X SD_DAT[0] F1 2900 -2050 200 L 50 50 1 1 B
X SD_DAT[1] F2 2900 -2150 200 L 50 50 1 1 B
X GPIO[8]UART_SOUT/BT_FREQ F3 -200 -2350 200 R 50 50 1 1 O
X GPIO[9]/UART_SIN/BT_STATE F4 -200 -2450 200 R 50 50 1 1 I
X GPIO[11]/UART_RTS/BT_REQ F5 -200 -2650 200 R 50 50 1 1 I
X GPIO[12] F6 -200 -1250 200 R 50 50 1 1 B
X CNTL_1 F7 2900 -3200 200 L 50 50 1 1 O
X CNTL_0 F8 2900 -3100 200 L 50 50 1 1 I
X GND F9 1500 -3950 200 U 50 50 1 1 P
X SD_DAT[2] G1 2900 -2250 200 L 50 50 1 1 B
X SD_DAT[3] G2 2900 -2350 200 L 50 50 1 1 B
X VIO_SD G3 2900 -1800 200 L 50 50 1 1 W
X VIO G4 -200 -700 200 R 50 50 1 1 I
X GPIO[10]/UART_CTS/BT_GRANT G5 -200 -2550 200 R 50 50 1 1 I
X GPIO[13] G6 -200 -1350 200 R 50 50 1 1 B
X VIORF G7 2900 -1550 200 L 50 50 1 1 W
X DNC G8 2900 -3300 200 L 50 50 1 1 N
X GND G9 1600 -3950 200 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
