#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x244d970 .scope module, "userlogic_test" "userlogic_test" 2 5;
 .timescale -9 -11;
P_0x241ee68 .param/l "ADDR_WIDTH" 2 9, +C4<01111>;
P_0x241ee90 .param/l "AXIS_DWIDTH" 2 7, +C4<0100000>;
P_0x241eeb8 .param/l "BUF_SIZE" 2 8, +C4<01000000000000000>;
P_0x241eee0 .param/l "NUM_READ_OUT_MUX_BITS" 2 11, +C4<0>;
v0x24a42f0_0 .var "clk", 0 0;
v0x24a4370_0 .var "cycle_count", 32 1;
RS_0x7f9e6326cca8 .resolv tri, L_0x24a7dd0, L_0x24a7f70, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x24a4410_0 .net8 "data_out", 31 0, RS_0x7f9e6326cca8; 2 drivers
v0x24a44b0_0 .var/i "dump_vars", 31 0;
v0x24a4530_0 .var "dump_vars_filename", 8192 1;
v0x24a45d0_0 .var/i "i", 31 0;
v0x24a46b0_0 .var "image_n_columns", 9 0;
v0x24a4750_0 .var "image_n_rows", 9 0;
v0x24a47f0_0 .var "input_buffer_filename", 8192 1;
v0x24a4890_0 .var "instr_mem_filename", 8192 1;
v0x24a4930 .array "intermediate_data_out", 0 1;
v0x24a4930_0 .net v0x24a4930 0, 15 0, v0x248e320_0; 1 drivers
v0x24a4930_1 .net v0x24a4930 1, 15 0, v0x248d1f0_0; 1 drivers
RS_0x7f9e6326ce28 .resolv tri, L_0x24a5ee0, L_0x24a6820, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x24a49d0_0 .net8 "intermediate_read_data", 63 0, RS_0x7f9e6326ce28; 2 drivers
v0x24a4a50_0 .var "num_cycles", 32 1;
v0x24a4ad0_0 .var "out_end_addr", 32 0;
v0x24a4bf0_0 .var "out_start_addr", 32 0;
v0x24a4c90_0 .var/i "outfile", 31 0;
v0x24a4b50 .array "output_buffer_addr", 0 1;
v0x24a4b50_0 .net v0x24a4b50 0, 31 0, L_0x24a7210; 1 drivers
v0x24a4b50_1 .net v0x24a4b50 1, 31 0, L_0x24a7c40; 1 drivers
v0x24a4e20_0 .var "output_buffer_filename", 8192 1;
v0x24a4f40_0 .var "read_addr", 14 0;
v0x24a4fc0_0 .var/i "read_input_buffer", 31 0;
v0x24a4ea0_0 .var/i "read_instr_mem", 31 0;
v0x24a50f0_0 .var/i "result", 31 0;
v0x24a5040_0 .var "rst_n", 0 0;
v0x24a5230_0 .var "test_result_filename", 8192 1;
v0x24a5170_0 .var "ul_command", 31 0;
v0x24a5380_0 .net "ul_instr", 31 0, v0x24a4130_0; 1 drivers
v0x24a52b0_0 .net "ul_instr_addr", 31 0, C4<00000000000000000000000000000000>; 1 drivers
RS_0x7f9e6326c8e8 .resolv tri, L_0x24aa7c0, L_0x24ab760, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x24a54e0_0 .net8 "ul_read_addr", 63 0, RS_0x7f9e6326c8e8; 2 drivers
RS_0x7f9e6326c7f8 .resolv tri, L_0x24a5f80, L_0x24a68c0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x24a5400_0 .net8 "ul_read_data", 31 0, RS_0x7f9e6326c7f8; 2 drivers
v0x24a5650_0 .net "ul_status", 31 0, L_0x24b2120; 1 drivers
v0x24a5560_0 .net "ul_test", 31 0, C4<00000000000000000000000000000000>; 1 drivers
RS_0x7f9e6326bb68 .resolv tri, L_0x24af0d0, L_0x24af6c0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x24a57d0_0 .net8 "ul_write_addr", 63 0, RS_0x7f9e6326bb68; 2 drivers
v0x24a56d0_0 .net "ul_write_data", 31 0, L_0x24b14f0; 1 drivers
RS_0x7f9e6326bbc8 .resolv tri, L_0x24afd00, L_0x24b02d0, L_0x24b08e0, L_0x24b0ea0;
v0x24a5750_0 .net8 "ul_write_en", 3 0, RS_0x7f9e6326bbc8; 4 drivers
v0x24a5970_0 .var/i "write_output_buffer", 31 0;
v0x24a59f0_0 .var/i "write_test_result", 31 0;
L_0x24a5850 .part RS_0x7f9e6326c8e8, 0, 15;
L_0x24a5ee0 .part/pv v0x248fd20_0, 0, 32, 64;
L_0x24a5f80 .part/pv L_0x24a60b0, 0, 16, 32;
L_0x24a60b0 .part RS_0x7f9e6326ce28, 0, 16;
L_0x24a61a0 .part RS_0x7f9e6326c8e8, 32, 15;
L_0x24a6820 .part/pv v0x248f080_0, 32, 32, 64;
L_0x24a68c0 .part/pv L_0x24a6960, 16, 16, 32;
L_0x24a6960 .part RS_0x7f9e6326ce28, 48, 16;
L_0x24a6b80 .part RS_0x7f9e6326bbc8, 0, 2;
L_0x24a6cb0 .part L_0x24b14f0, 0, 16;
L_0x24a6e10 .part RS_0x7f9e6326bbc8, 1, 1;
L_0x24a6ee0 .part RS_0x7f9e6326bbc8, 0, 1;
L_0x24a6fe0 .part RS_0x7f9e6326bb68, 0, 32;
L_0x24a7440 .part RS_0x7f9e6326bbc8, 2, 2;
L_0x24a7560 .part L_0x24b14f0, 16, 16;
L_0x24a7600 .part RS_0x7f9e6326bbc8, 3, 1;
L_0x24a77b0 .part RS_0x7f9e6326bbc8, 2, 1;
L_0x24a79b0 .part RS_0x7f9e6326bb68, 32, 32;
L_0x24a7dd0 .part/pv L_0x24a7e70, 0, 16, 32;
L_0x24a7f70 .part/pv L_0x24a7a50, 16, 16, 32;
L_0x24a81b0 .part C4<00000000000000000000000000000000>, 0, 16;
S_0x24a3d20 .scope module, "instr_mem" "dataram2" 2 178, 3 1, S_0x244d970;
 .timescale -9 -11;
P_0x24a3e18 .param/l "AWIDTH" 3 4, +C4<010000>;
P_0x24a3e40 .param/l "DWIDTH" 3 5, +C4<0100000>;
P_0x24a3e68 .param/l "SIZE" 3 3, +C4<010000000000000000>;
v0x24a3f50_0 .net "addr", 15 0, L_0x24a81b0; 1 drivers
v0x24a4010_0 .net "clk", 0 0, v0x24a42f0_0; 1 drivers
v0x24a4090_0 .net "din", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x24a4130_0 .var "dout", 31 0;
v0x24a41b0 .array "mem", 65535 0, 31 0;
v0x24a4230_0 .net "we", 0 0, C4<0>; 1 drivers
S_0x2490380 .scope module, "ul" "userlogic" 2 256, 4 16, S_0x244d970;
 .timescale -9 -11;
P_0x2490478 .param/l "ADDR_WIDTH" 4 19, +C4<01111>;
P_0x24904a0 .param/l "AXIS_DWIDTH" 4 20, +C4<0100000>;
P_0x24904c8 .param/l "BUF_SIZE" 4 18, +C4<01000000000000000>;
L_0x24a7be0 .functor NOT 1, v0x24a5040_0, C4<0>, C4<0>, C4<0>;
L_0x24a8420 .functor OR 1, L_0x24a7be0, L_0x24a8330, C4<0>, C4<0>;
v0x24a2d50_0 .net *"_s0", 0 0, L_0x24a7be0; 1 drivers
v0x24a2dd0_0 .net *"_s13", 9 0, L_0x24a87f0; 1 drivers
v0x24a2e50_0 .net *"_s14", 9 0, C4<0000000010>; 1 drivers
v0x24a2ed0_0 .net *"_s3", 0 0, L_0x24a8330; 1 drivers
v0x24a2f50_0 .net *"_s7", 9 0, L_0x24a8520; 1 drivers
v0x24a2fd0_0 .net *"_s8", 9 0, C4<0000000010>; 1 drivers
v0x24a3050_0 .alias "clk", 0 0, v0x24a4010_0;
v0x24a30d0_0 .net "command", 31 0, v0x24a5170_0; 1 drivers
v0x24a31c0_0 .alias "instr", 31 0, v0x24a5380_0;
v0x24a3260_0 .alias "instr_addr", 31 0, v0x24a52b0_0;
v0x24a3300_0 .alias "read_addr", 63 0, v0x24a54e0_0;
v0x24a3380_0 .alias "read_data", 31 0, v0x24a5400_0;
v0x24a3450_0 .net "rst_n", 0 0, v0x24a5040_0; 1 drivers
v0x24a34f0_0 .net "sobel_go", 0 0, v0x24a2c50_0; 1 drivers
v0x24a35f0_0 .net "sobel_image_n_cols", 9 0, L_0x24a8960; 1 drivers
v0x24a3670_0 .net "sobel_image_n_rows", 9 0, L_0x24a8600; 1 drivers
v0x24a3570_0 .net "sobel_reset", 0 0, L_0x24a8420; 1 drivers
v0x24966c0_0 .alias "status", 31 0, v0x24a5650_0;
v0x24a36f0_0 .alias "test", 31 0, v0x24a5560_0;
v0x24a3a30_0 .alias "write_addr", 63 0, v0x24a57d0_0;
v0x24a3b60_0 .alias "write_data", 31 0, v0x24a56d0_0;
v0x24a3be0_0 .alias "write_en", 3 0, v0x24a5750_0;
L_0x24a8330 .part v0x24a5170_0, 1, 1;
L_0x24a8520 .part v0x24a5170_0, 2, 10;
L_0x24a8600 .arith/sum 10, L_0x24a8520, C4<0000000010>;
L_0x24a87f0 .part v0x24a5170_0, 12, 10;
L_0x24a8960 .arith/sum 10, L_0x24a87f0, C4<0000000010>;
L_0x24a8a90 .part v0x24a5170_0, 0, 1;
S_0x24a2a60 .scope module, "go_r" "dffr" 4 58, 5 3, S_0x2490380;
 .timescale -9 -11;
P_0x24a1878 .param/l "WIDTH" 5 3, +C4<01>;
v0x24a2b50_0 .alias "clk", 0 0, v0x24a4010_0;
v0x24a2bd0_0 .net "d", 0 0, L_0x24a8a90; 1 drivers
v0x24a2c50_0 .var "q", 0 0;
v0x24a2cd0_0 .alias "r", 0 0, v0x24a3570_0;
S_0x2490630 .scope module, "sobel" "sobel_top" 4 66, 6 15, S_0x2490380;
 .timescale -9 -11;
P_0x2490728 .param/l "IMAGE_DIM_WIDTH" 6 18, +C4<01010>;
P_0x2490750 .param/l "IOBUF_ADDR_WIDTH" 6 17, +C4<0100000>;
P_0x2490778 .param/l "STATUS_REG_WIDTH" 6 19, +C4<0100000>;
v0x24a1ba0_0 .alias "clk", 0 0, v0x24a4010_0;
v0x24a1c40_0 .alias "go", 0 0, v0x24a34f0_0;
v0x24a1cc0_0 .alias "mem2stop_read_data", 31 0, v0x24a5400_0;
v0x24a1d70_0 .alias "pipe2stop_image_n_cols", 9 0, v0x24a35f0_0;
v0x24a1e20_0 .alias "pipe2stop_image_n_rows", 9 0, v0x24a3670_0;
v0x24a1ea0_0 .alias "reset", 0 0, v0x24a3570_0;
v0x24a1f20_0 .net "sacc2swt_write_data", 15 0, v0x2492160_0; 1 drivers
v0x24a1fa0_0 .net "sctl2srow_row_op", 1 0, v0x2498d10_0; 1 drivers
v0x24a20c0_0 .net "sctl2srt_read_addr", 31 0, L_0x24b1890; 1 drivers
v0x24a2190_0 .net "sctl2swt_write_addr", 31 0, L_0x24b1a00; 1 drivers
v0x24a2270_0 .net "sctl2swt_write_en", 1 0, L_0x24b2250; 1 drivers
v0x24a2340_0 .net "srow2sacc_row1_data", 31 0, L_0x24b2cd0; 1 drivers
v0x24a2410_0 .net "srow2sacc_row2_data", 31 0, L_0x24b33f0; 1 drivers
v0x24a24e0_0 .net "srow2sacc_row3_data", 31 0, L_0x24b34a0; 1 drivers
RS_0x7f9e6326a2d8 .resolv tri, L_0x24a9bd0, L_0x24a9da0, L_0x24aa000, L_0x24aa1f0;
v0x24a2630_0 .net8 "srt2srow_read_data", 31 0, RS_0x7f9e6326a2d8; 4 drivers
v0x24a2700_0 .alias "stop2mem_read_addr", 63 0, v0x24a54e0_0;
v0x24a2560_0 .alias "stop2mem_write_addr", 63 0, v0x24a57d0_0;
v0x24a2810_0 .alias "stop2mem_write_data", 31 0, v0x24a56d0_0;
v0x24a2780_0 .alias "stop2mem_write_en", 3 0, v0x24a5750_0;
v0x24a2930_0 .alias "stop2pipe_status", 31 0, v0x24a5650_0;
S_0x249e2c0 .scope module, "read_transform" "sobel_read_transform" 6 66, 7 18, S_0x2490630;
 .timescale -9 -11;
P_0x249dac8 .param/l "ADDR_WIDTH" 7 20, +C4<0100000>;
v0x24a1490_0 .alias "clk", 0 0, v0x24a4010_0;
v0x24a1510_0 .alias "mem2srt_read_data", 31 0, v0x24a5400_0;
v0x24a1590 .array "read_addr_transform_addcheck", 0 1;
v0x24a1590_0 .net v0x24a1590 0, 0 0, L_0x24aa6d0; 1 drivers
v0x24a1590_1 .net v0x24a1590 1, 0 0, L_0x24ab670; 1 drivers
v0x24a1650 .array "read_data_transform_index", 0 1;
v0x24a1650_0 .net v0x24a1650 0, 0 0, L_0x24a9000; 1 drivers
v0x24a1650_1 .net v0x24a1650 1, 0 0, L_0x24a9800; 1 drivers
v0x24a1740_0 .net "read_transform", 0 0, v0x24a1390_0; 1 drivers
v0x24a17f0_0 .alias "reset", 0 0, v0x24a3570_0;
v0x24a18b0_0 .alias "sctl2srt_read_addr", 31 0, v0x24a20c0_0;
v0x24a1930_0 .alias "srt2mem_read_addr", 63 0, v0x24a54e0_0;
v0x24a19b0_0 .alias "srt2srow_read_data", 31 0, v0x24a2630_0;
RS_0x7f9e6326c918 .resolv tri, L_0x24a90f0, L_0x24a98f0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x24a1a60_0 .net8 "transformed_read_data", 31 0, RS_0x7f9e6326c918; 2 drivers
v0x24a1ae0 .array "unpacked_read_data", 0 1;
v0x24a1ae0_0 .net v0x24a1ae0 0, 15 0, L_0x24a8b70; 1 drivers
v0x24a1ae0_1 .net v0x24a1ae0 1, 15 0, L_0x24a9380; 1 drivers
L_0x24a8b70 .part RS_0x7f9e6326c7f8, 0, 16;
L_0x24a90f0 .part/pv L_0x24a9280, 0, 16, 32;
L_0x24a9380 .part RS_0x7f9e6326c7f8, 16, 16;
L_0x24a98f0 .part/pv L_0x24a9ad0, 16, 16, 32;
L_0x24a9bd0 .part/pv L_0x24a9c70, 0, 8, 32;
L_0x24a9c70 .part RS_0x7f9e6326c918, 24, 8;
L_0x24a9da0 .part/pv L_0x24a9ed0, 8, 8, 32;
L_0x24a9ed0 .part RS_0x7f9e6326c918, 16, 8;
L_0x24aa000 .part/pv L_0x24aa0a0, 16, 8, 32;
L_0x24aa0a0 .part RS_0x7f9e6326c918, 8, 8;
L_0x24aa1f0 .part/pv L_0x24aa290, 24, 8, 32;
L_0x24aa290 .part RS_0x7f9e6326c918, 0, 8;
L_0x24aa330 .part L_0x24b1890, 1, 1;
L_0x24aa7c0 .part/pv L_0x24ab060, 0, 32, 64;
L_0x24aa8a0 .part L_0x24b1890, 2, 30;
L_0x24ab240 .part L_0x24b1890, 1, 1;
L_0x24ab760 .part/pv L_0x24abf60, 32, 32, 64;
L_0x24ab840 .part L_0x24b1890, 2, 30;
L_0x24ac140 .part L_0x24b1890, 1, 1;
S_0x24a0f50 .scope module, "read_transform_r" "dffr" 7 90, 5 3, S_0x249e2c0;
 .timescale -9 -11;
P_0x24a1048 .param/l "WIDTH" 5 3, +C4<01>;
v0x24a1100_0 .alias "clk", 0 0, v0x24a4010_0;
v0x24950d0_0 .net "d", 0 0, L_0x24ac140; 1 drivers
v0x24a1390_0 .var "q", 0 0;
v0x24a1410_0 .alias "r", 0 0, v0x24a3570_0;
S_0x24a09c0 .scope generate, "unpack_read_data[0]" "unpack_read_data[0]" 7 52, 7 52, S_0x249e2c0;
 .timescale -9 -11;
P_0x24a0ab8 .param/l "i" 7 52, +C4<00>;
L_0x24a9280 .functor BUFZ 16, L_0x24a9190, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x24a0b70_0 .net *"_s13", 15 0, L_0x24a9190; 1 drivers
v0x24a0c10_0 .net *"_s17", 15 0, L_0x24a9280; 1 drivers
v0x24a0cb0_0 .net *"_s3", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x24a0d50_0 .net *"_s5", 31 0, L_0x24a8c50; 1 drivers
v0x24a0dd0_0 .net *"_s8", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x24a0e70_0 .net *"_s9", 31 0, L_0x24a8e60; 1 drivers
L_0x24a8c50 .concat [ 1 31 0 0], v0x24a1390_0, C4<0000000000000000000000000000000>;
L_0x24a8e60 .arith/sub 32, C4<00000000000000000000000000000000>, L_0x24a8c50;
L_0x24a9000 .part L_0x24a8e60, 0, 1;
L_0x24a9190 .array/port v0x24a1ae0, L_0x24a9000;
S_0x24a0430 .scope generate, "unpack_read_data[1]" "unpack_read_data[1]" 7 52, 7 52, S_0x249e2c0;
 .timescale -9 -11;
P_0x24a0528 .param/l "i" 7 52, +C4<01>;
L_0x24a9ad0 .functor BUFZ 16, L_0x24a99e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x24a05e0_0 .net *"_s13", 15 0, L_0x24a99e0; 1 drivers
v0x24a0680_0 .net *"_s17", 15 0, L_0x24a9ad0; 1 drivers
v0x24a0720_0 .net *"_s3", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x24a07c0_0 .net *"_s5", 31 0, L_0x24a9460; 1 drivers
v0x24a0840_0 .net *"_s8", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x24a08e0_0 .net *"_s9", 31 0, L_0x24a96c0; 1 drivers
L_0x24a9460 .concat [ 1 31 0 0], v0x24a1390_0, C4<0000000000000000000000000000000>;
L_0x24a96c0 .arith/sub 32, C4<00000000000000000000000000000001>, L_0x24a9460;
L_0x24a9800 .part L_0x24a96c0, 0, 1;
L_0x24a99e0 .array/port v0x24a1ae0, L_0x24a9800;
S_0x24a01e0 .scope generate, "flip_endian_read_data[0]" "flip_endian_read_data[0]" 7 69, 7 69, S_0x249e2c0;
 .timescale -9 -11;
P_0x24a02d8 .param/l "i" 7 69, +C4<00>;
v0x24a0390_0 .net *"_s0", 7 0, L_0x24a9c70; 1 drivers
S_0x249ff90 .scope generate, "flip_endian_read_data[1]" "flip_endian_read_data[1]" 7 69, 7 69, S_0x249e2c0;
 .timescale -9 -11;
P_0x24a0088 .param/l "i" 7 69, +C4<01>;
v0x24a0140_0 .net *"_s0", 7 0, L_0x24a9ed0; 1 drivers
S_0x249fd40 .scope generate, "flip_endian_read_data[2]" "flip_endian_read_data[2]" 7 69, 7 69, S_0x249e2c0;
 .timescale -9 -11;
P_0x249fe38 .param/l "i" 7 69, +C4<010>;
v0x249fef0_0 .net *"_s0", 7 0, L_0x24aa0a0; 1 drivers
S_0x249fb30 .scope generate, "flip_endian_read_data[3]" "flip_endian_read_data[3]" 7 69, 7 69, S_0x249e2c0;
 .timescale -9 -11;
P_0x249f4b8 .param/l "i" 7 69, +C4<011>;
v0x249fca0_0 .net *"_s0", 7 0, L_0x24aa290; 1 drivers
S_0x249efc0 .scope generate, "transform_read_address[0]" "transform_read_address[0]" 7 79, 7 79, S_0x249e2c0;
 .timescale -9 -11;
P_0x249e948 .param/l "i" 7 79, +C4<00>;
v0x249f130_0 .net *"_s1", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x249f1d0_0 .net *"_s12", 1 0, C4<00>; 1 drivers
v0x249f270_0 .net *"_s14", 29 0, L_0x24aa8a0; 1 drivers
v0x249f310_0 .net *"_s15", 31 0, L_0x24aa9d0; 1 drivers
v0x249f390_0 .net *"_s17", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x249f430_0 .net *"_s20", 2 0, L_0x24aa550; 1 drivers
v0x249f510_0 .net *"_s23", 1 0, C4<00>; 1 drivers
v0x249f5b0_0 .net *"_s24", 2 0, C4<000>; 1 drivers
v0x249f650_0 .net *"_s26", 0 0, L_0x24aab30; 1 drivers
v0x249f6f0_0 .net *"_s28", 31 0, L_0x24aaf20; 1 drivers
v0x249f790_0 .net *"_s3", 0 0, L_0x24aa330; 1 drivers
v0x249f830_0 .net *"_s30", 31 0, L_0x24ab060; 1 drivers
v0x249f8d0_0 .net *"_s4", 31 0, L_0x24aa3d0; 1 drivers
v0x249f970_0 .net *"_s7", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x249fa90_0 .net *"_s8", 31 0, L_0x24a9620; 1 drivers
L_0x24aa3d0 .concat [ 1 31 0 0], L_0x24aa330, C4<0000000000000000000000000000000>;
L_0x24a9620 .arith/sum 32, C4<00000000000000000000000000000000>, L_0x24aa3d0;
L_0x24aa6d0 .part L_0x24a9620, 0, 1;
L_0x24aa9d0 .concat [ 30 2 0 0], L_0x24aa8a0, C4<00>;
L_0x24aa550 .concat [ 1 2 0 0], L_0x24aa6d0, C4<00>;
L_0x24aab30 .cmp/gt 3, C4<000>, L_0x24aa550;
L_0x24aaf20 .concat [ 1 31 0 0], L_0x24aab30, C4<0000000000000000000000000000000>;
L_0x24ab060 .arith/sum 32, L_0x24aa9d0, L_0x24aaf20;
S_0x249e410 .scope generate, "transform_read_address[1]" "transform_read_address[1]" 7 79, 7 79, S_0x249e2c0;
 .timescale -9 -11;
P_0x249e508 .param/l "i" 7 79, +C4<01>;
v0x249e5c0_0 .net *"_s1", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x249e660_0 .net *"_s12", 1 0, C4<00>; 1 drivers
v0x249e700_0 .net *"_s14", 29 0, L_0x24ab840; 1 drivers
v0x249e7a0_0 .net *"_s15", 31 0, L_0x24ab980; 1 drivers
v0x249e820_0 .net *"_s17", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x249e8c0_0 .net *"_s20", 2 0, L_0x24ab4f0; 1 drivers
v0x249e9a0_0 .net *"_s23", 1 0, C4<00>; 1 drivers
v0x249ea40_0 .net *"_s24", 2 0, C4<001>; 1 drivers
v0x249eae0_0 .net *"_s26", 0 0, L_0x24aba70; 1 drivers
v0x249eb80_0 .net *"_s28", 31 0, L_0x24abe20; 1 drivers
v0x249ec20_0 .net *"_s3", 0 0, L_0x24ab240; 1 drivers
v0x249ecc0_0 .net *"_s30", 31 0, L_0x24abf60; 1 drivers
v0x249ed60_0 .net *"_s4", 31 0, L_0x24ab370; 1 drivers
v0x249ee00_0 .net *"_s7", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x249ef20_0 .net *"_s8", 31 0, L_0x24aad40; 1 drivers
L_0x24ab370 .concat [ 1 31 0 0], L_0x24ab240, C4<0000000000000000000000000000000>;
L_0x24aad40 .arith/sum 32, C4<00000000000000000000000000000001>, L_0x24ab370;
L_0x24ab670 .part L_0x24aad40, 0, 1;
L_0x24ab980 .concat [ 30 2 0 0], L_0x24ab840, C4<00>;
L_0x24ab4f0 .concat [ 1 2 0 0], L_0x24ab670, C4<00>;
L_0x24aba70 .cmp/gt 3, C4<001>, L_0x24ab4f0;
L_0x24abe20 .concat [ 1 31 0 0], L_0x24aba70, C4<0000000000000000000000000000000>;
L_0x24abf60 .arith/sum 32, L_0x24ab980, L_0x24abe20;
S_0x2499610 .scope module, "write_transform" "sobel_write_transform" 6 76, 8 18, S_0x2490630;
 .timescale -9 -11;
P_0x24973c8 .param/l "ADDR_WIDTH" 8 20, +C4<0100000>;
RS_0x7f9e6326bbf8 .resolv tri, L_0x24abc80, L_0x24ad560, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
L_0x24b14f0 .functor BUFZ 32, RS_0x7f9e6326bbf8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x249d730_0 .alias "sacc2swt_write_data", 15 0, v0x24a1f20_0;
v0x249d7b0_0 .alias "sctl2swt_write_addr", 31 0, v0x24a2190_0;
v0x249d860_0 .alias "sctl2swt_write_en", 1 0, v0x24a2270_0;
v0x249d910_0 .alias "swt2mem_write_addr", 63 0, v0x24a57d0_0;
v0x249d9c0_0 .alias "swt2mem_write_data", 31 0, v0x24a56d0_0;
v0x249da40_0 .alias "swt2mem_write_en", 3 0, v0x24a5750_0;
v0x249db00_0 .net8 "transformed_write_data", 31 0, RS_0x7f9e6326bbf8; 2 drivers
v0x249db80 .array "unpacked_write_data", 0 1;
v0x249db80_0 .net v0x249db80 0, 15 0, L_0x24aa190; 1 drivers
v0x249db80_1 .net v0x249db80 1, 15 0, C4<0000000000000000>; 1 drivers
v0x249dc60 .array "write_addr_plusone", 0 1;
v0x249dc60_0 .net v0x249dc60 0, 0 0, L_0x24ad8b0; 1 drivers
v0x249dc60_1 .net v0x249dc60 1, 0 0, L_0x24aefa0; 1 drivers
v0x249dd40 .array "write_check", 0 1;
v0x249dd40_0 .net v0x249dd40 0, 1 0, C4<01>; 1 drivers
v0x249dd40_1 .net v0x249dd40 1, 1 0, C4<01>; 1 drivers
v0x249de20 .array "write_check_compare", 0 1;
v0x249de20_0 .net v0x249de20 0, 0 0, L_0x24ad170; 1 drivers
v0x249de20_1 .net v0x249de20 1, 0 0, L_0x24ae820; 1 drivers
v0x249df00 .array "write_data_index", 0 1;
v0x249df00_0 .net v0x249df00 0, 0 0, L_0x24ad430; 1 drivers
v0x249df00_1 .net v0x249df00 1, 0 0, L_0x24aeae0; 1 drivers
v0x249dfe0 .array "write_en_base_index", 0 1;
v0x249dfe0_0 .net v0x249dfe0 0, 1 0, L_0x24ad730; 1 drivers
v0x249dfe0_1 .net v0x249dfe0 1, 1 0, L_0x24aee20; 1 drivers
v0x249e0c0 .array "write_sub_check_transform", 0 1;
v0x249e0c0_0 .net v0x249e0c0 0, 1 0, L_0x24ace00; 1 drivers
v0x249e0c0_1 .net v0x249e0c0 1, 1 0, L_0x24ae520; 1 drivers
v0x249e220_0 .net "write_transform", 0 0, L_0x24b1450; 1 drivers
L_0x24abc80 .part/pv L_0x24ac6d0, 0, 16, 32;
L_0x24ad560 .part/pv L_0x24ade40, 16, 16, 32;
L_0x24af0d0 .part/pv L_0x24af500, 0, 32, 64;
L_0x24aec10 .part L_0x24b1a00, 2, 30;
L_0x24af6c0 .part/pv L_0x24afb70, 32, 32, 64;
L_0x24af170 .part L_0x24b1a00, 2, 30;
L_0x24afd00 .part/pv L_0x24ad020, 0, 1, 4;
L_0x24b0100 .part/v L_0x24b2250, L_0x24aff90, 1;
L_0x24b02d0 .part/pv L_0x24b07e0, 1, 1, 4;
L_0x24b06b0 .part/v L_0x24b2250, L_0x24b0570, 1;
L_0x24b08e0 .part/pv L_0x24af2a0, 2, 1, 4;
L_0x24b0cd0 .part/v L_0x24b2250, L_0x24b0b90, 1;
L_0x24b0ea0 .part/pv L_0x24b1350, 3, 1, 4;
L_0x24b1260 .part/v L_0x24b2250, L_0x24b1120, 1;
L_0x24b1450 .part L_0x24b1a00, 1, 1;
S_0x249d5a0 .scope generate, "unpack_write_data[0]" "unpack_write_data[0]" 8 58, 8 58, S_0x2499610;
 .timescale -9 -11;
P_0x249d698 .param/l "i" 8 58, +C4<00>;
L_0x24aa190 .functor BUFZ 16, v0x2492160_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x249d470 .scope generate, "unpack_write_data[1]" "unpack_write_data[1]" 8 58, 8 58, S_0x2499610;
 .timescale -9 -11;
P_0x249cb08 .param/l "i" 8 58, +C4<01>;
S_0x249c650 .scope generate, "write_transform_internal[0]" "write_transform_internal[0]" 8 66, 8 66, S_0x2499610;
 .timescale -9 -11;
P_0x249bce8 .param/l "i" 8 66, +C4<00>;
v0x249c780_0 .net *"_s12", 7 0, L_0x24ac5e0; 1 drivers
v0x249c820_0 .net *"_s13", 15 0, L_0x24ac6d0; 1 drivers
v0x249c8c0_0 .net *"_s16", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x249c960_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0x249c9e0_0 .net *"_s20", 1 0, L_0x24ac220; 1 drivers
v0x249ca80_0 .net *"_s22", 31 0, L_0x24aca90; 1 drivers
v0x249cb60_0 .net *"_s25", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x249cc00_0 .net *"_s26", 31 0, L_0x24acc10; 1 drivers
v0x249cca0_0 .net *"_s3", 15 0, L_0x24ac330; 1 drivers
v0x249cd40_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x249cde0_0 .net *"_s35", 0 0, L_0x24ac8e0; 1 drivers
v0x249ce80_0 .net *"_s36", 1 0, L_0x24ad080; 1 drivers
v0x249cf20_0 .net *"_s44", 1 0, C4<00>; 1 drivers
v0x249cfc0_0 .net *"_s46", 1 0, L_0x24ad2f0; 1 drivers
v0x249d0e0_0 .net *"_s53", 0 0, C4<0>; 1 drivers
v0x249d180_0 .net *"_s55", 1 0, L_0x24acef0; 1 drivers
v0x249d040_0 .net *"_s57", 1 0, C4<00>; 1 drivers
v0x249d2d0_0 .net *"_s7", 7 0, L_0x24ac3d0; 1 drivers
v0x249d3f0_0 .net *"_s8", 15 0, L_0x24ac4f0; 1 drivers
L_0x24ac330 .array/port v0x249db80, L_0x24ad430;
L_0x24ac3d0 .part L_0x24ac330, 0, 8;
L_0x24ac4f0 .array/port v0x249db80, L_0x24ad430;
L_0x24ac5e0 .part L_0x24ac4f0, 8, 8;
L_0x24ac6d0 .concat [ 8 8 0 0], L_0x24ac5e0, L_0x24ac3d0;
L_0x24ac220 .concat [ 1 1 0 0], L_0x24b1450, C4<0>;
L_0x24aca90 .concat [ 2 30 0 0], L_0x24ac220, C4<000000000000000000000000000000>;
L_0x24acc10 .arith/sub 32, C4<00000000000000000000000000000001>, L_0x24aca90;
L_0x24ace00 .part L_0x24acc10, 0, 2;
L_0x24ac8e0 .part L_0x24ace00, 0, 1;
L_0x24ad080 .concat [ 1 1 0 0], L_0x24ac8e0, C4<0>;
L_0x24ad170 .cmp/gt 2, C4<01>, L_0x24ad080;
L_0x24ad2f0 .functor MUXZ 2, C4<00>, L_0x24ace00, L_0x24ad170, C4<>;
L_0x24ad430 .part L_0x24ad2f0, 0, 1;
L_0x24acef0 .concat [ 1 1 0 0], C4<0>, L_0x24ad430;
L_0x24ad730 .functor MUXZ 2, C4<00>, L_0x24acef0, L_0x24ad170, C4<>;
L_0x24ad8b0 .part L_0x24ace00, 1, 1;
S_0x249b7b0 .scope generate, "write_transform_internal[1]" "write_transform_internal[1]" 8 66, 8 66, S_0x2499610;
 .timescale -9 -11;
P_0x249b8a8 .param/l "i" 8 66, +C4<01>;
v0x249b960_0 .net *"_s12", 7 0, L_0x24add50; 1 drivers
v0x249ba00_0 .net *"_s13", 15 0, L_0x24ade40; 1 drivers
v0x249baa0_0 .net *"_s16", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x249bb40_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0x249bbc0_0 .net *"_s20", 1 0, L_0x24ada20; 1 drivers
v0x249bc60_0 .net *"_s22", 31 0, L_0x24ae1b0; 1 drivers
v0x249bd40_0 .net *"_s25", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x249bde0_0 .net *"_s26", 31 0, L_0x24ae330; 1 drivers
v0x249be80_0 .net *"_s3", 15 0, L_0x24ad600; 1 drivers
v0x249bf20_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x249bfc0_0 .net *"_s35", 0 0, L_0x24ae050; 1 drivers
v0x249c060_0 .net *"_s36", 1 0, L_0x24ae780; 1 drivers
v0x249c100_0 .net *"_s44", 1 0, C4<00>; 1 drivers
v0x249c1a0_0 .net *"_s46", 1 0, L_0x24ae9a0; 1 drivers
v0x249c2c0_0 .net *"_s53", 0 0, C4<0>; 1 drivers
v0x249c360_0 .net *"_s55", 1 0, L_0x24ae610; 1 drivers
v0x249c220_0 .net *"_s57", 1 0, C4<00>; 1 drivers
v0x249c4b0_0 .net *"_s7", 7 0, L_0x24adb70; 1 drivers
v0x249c5d0_0 .net *"_s8", 15 0, L_0x24adc60; 1 drivers
L_0x24ad600 .array/port v0x249db80, L_0x24aeae0;
L_0x24adb70 .part L_0x24ad600, 0, 8;
L_0x24adc60 .array/port v0x249db80, L_0x24aeae0;
L_0x24add50 .part L_0x24adc60, 8, 8;
L_0x24ade40 .concat [ 8 8 0 0], L_0x24add50, L_0x24adb70;
L_0x24ada20 .concat [ 1 1 0 0], L_0x24b1450, C4<0>;
L_0x24ae1b0 .concat [ 2 30 0 0], L_0x24ada20, C4<000000000000000000000000000000>;
L_0x24ae330 .arith/sub 32, C4<00000000000000000000000000000000>, L_0x24ae1b0;
L_0x24ae520 .part L_0x24ae330, 0, 2;
L_0x24ae050 .part L_0x24ae520, 0, 1;
L_0x24ae780 .concat [ 1 1 0 0], L_0x24ae050, C4<0>;
L_0x24ae820 .cmp/gt 2, C4<01>, L_0x24ae780;
L_0x24ae9a0 .functor MUXZ 2, C4<00>, L_0x24ae520, L_0x24ae820, C4<>;
L_0x24aeae0 .part L_0x24ae9a0, 0, 1;
L_0x24ae610 .concat [ 1 1 0 0], C4<0>, L_0x24aeae0;
L_0x24aee20 .functor MUXZ 2, C4<00>, L_0x24ae610, L_0x24ae820, C4<>;
L_0x24aefa0 .part L_0x24ae520, 1, 1;
S_0x249b220 .scope generate, "write_transform_address_output[0]" "write_transform_address_output[0]" 8 90, 8 90, S_0x2499610;
 .timescale -9 -11;
P_0x249b318 .param/l "i" 8 90, +C4<00>;
v0x249b3d0_0 .net *"_s0", 1 0, C4<00>; 1 drivers
v0x249b470_0 .net *"_s10", 31 0, L_0x24af500; 1 drivers
v0x249b510_0 .net *"_s2", 29 0, L_0x24aec10; 1 drivers
v0x249b5b0_0 .net *"_s3", 31 0, L_0x24aecb0; 1 drivers
v0x249b630_0 .net *"_s5", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x249b6d0_0 .net *"_s8", 31 0, L_0x24af390; 1 drivers
L_0x24aecb0 .concat [ 30 2 0 0], L_0x24aec10, C4<00>;
L_0x24af390 .concat [ 1 31 0 0], L_0x24ad8b0, C4<0000000000000000000000000000000>;
L_0x24af500 .arith/sum 32, L_0x24aecb0, L_0x24af390;
S_0x249ac90 .scope generate, "write_transform_address_output[1]" "write_transform_address_output[1]" 8 90, 8 90, S_0x2499610;
 .timescale -9 -11;
P_0x249ad88 .param/l "i" 8 90, +C4<01>;
v0x249ae40_0 .net *"_s0", 1 0, C4<00>; 1 drivers
v0x249aee0_0 .net *"_s10", 31 0, L_0x24afb70; 1 drivers
v0x249af80_0 .net *"_s2", 29 0, L_0x24af170; 1 drivers
v0x249b020_0 .net *"_s3", 31 0, L_0x24af900; 1 drivers
v0x249b0a0_0 .net *"_s5", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x249b140_0 .net *"_s8", 31 0, L_0x24afa30; 1 drivers
L_0x24af900 .concat [ 30 2 0 0], L_0x24af170, C4<00>;
L_0x24afa30 .concat [ 1 31 0 0], L_0x24aefa0, C4<0000000000000000000000000000000>;
L_0x24afb70 .arith/sum 32, L_0x24af900, L_0x24afa30;
S_0x249a700 .scope generate, "write_transform_en_output[0]" "write_transform_en_output[0]" 8 228, 8 228, S_0x2499610;
 .timescale -9 -11;
P_0x249a7f8 .param/l "i" 8 228, +C4<00>;
L_0x24ad020 .functor AND 1, L_0x24ad170, L_0x24b0100, C4<1>, C4<1>;
v0x249a8b0_0 .net *"_s10", 0 0, L_0x24b0100; 1 drivers
v0x249a950_0 .net *"_s11", 0 0, L_0x24ad020; 1 drivers
v0x249a9f0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x249aa90_0 .net *"_s6", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x249ab10_0 .net *"_s7", 31 0, L_0x24af760; 1 drivers
v0x249abb0_0 .net *"_s8", 31 0, L_0x24aff90; 1 drivers
L_0x24af760 .concat [ 2 30 0 0], L_0x24ad730, C4<000000000000000000000000000000>;
L_0x24aff90 .arith/sum 32, L_0x24af760, C4<00000000000000000000000000000000>;
S_0x249a170 .scope generate, "write_transform_en_output[1]" "write_transform_en_output[1]" 8 228, 8 228, S_0x2499610;
 .timescale -9 -11;
P_0x249a268 .param/l "i" 8 228, +C4<01>;
L_0x24b07e0 .functor AND 1, L_0x24ad170, L_0x24b06b0, C4<1>, C4<1>;
v0x249a320_0 .net *"_s10", 0 0, L_0x24b06b0; 1 drivers
v0x249a3c0_0 .net *"_s11", 0 0, L_0x24b07e0; 1 drivers
v0x249a460_0 .net *"_s2", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x249a500_0 .net *"_s6", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x249a580_0 .net *"_s7", 31 0, L_0x24afde0; 1 drivers
v0x249a620_0 .net *"_s8", 31 0, L_0x24b0570; 1 drivers
L_0x24afde0 .concat [ 2 30 0 0], L_0x24ad730, C4<000000000000000000000000000000>;
L_0x24b0570 .arith/sum 32, L_0x24afde0, C4<00000000000000000000000000000001>;
S_0x2499be0 .scope generate, "write_transform_en_output[2]" "write_transform_en_output[2]" 8 228, 8 228, S_0x2499610;
 .timescale -9 -11;
P_0x2499cd8 .param/l "i" 8 228, +C4<010>;
L_0x24af2a0 .functor AND 1, L_0x24ae820, L_0x24b0cd0, C4<1>, C4<1>;
v0x2499d90_0 .net *"_s10", 0 0, L_0x24b0cd0; 1 drivers
v0x2499e30_0 .net *"_s11", 0 0, L_0x24af2a0; 1 drivers
v0x2499ed0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x2499f70_0 .net *"_s6", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x2499ff0_0 .net *"_s7", 31 0, L_0x24b03b0; 1 drivers
v0x249a090_0 .net *"_s8", 31 0, L_0x24b0b90; 1 drivers
L_0x24b03b0 .concat [ 2 30 0 0], L_0x24aee20, C4<000000000000000000000000000000>;
L_0x24b0b90 .arith/sum 32, L_0x24b03b0, C4<00000000000000000000000000000000>;
S_0x2499730 .scope generate, "write_transform_en_output[3]" "write_transform_en_output[3]" 8 228, 8 228, S_0x2499610;
 .timescale -9 -11;
P_0x2499828 .param/l "i" 8 228, +C4<011>;
L_0x24b1350 .functor AND 1, L_0x24ae820, L_0x24b1260, C4<1>, C4<1>;
v0x24998a0_0 .net *"_s10", 0 0, L_0x24b1260; 1 drivers
v0x2499920_0 .net *"_s11", 0 0, L_0x24b1350; 1 drivers
v0x24999a0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x2499a20_0 .net *"_s6", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x2499aa0_0 .net *"_s7", 31 0, L_0x24b09c0; 1 drivers
v0x2499b20_0 .net *"_s8", 31 0, L_0x24b1120; 1 drivers
L_0x24b09c0 .concat [ 2 30 0 0], L_0x24aee20, C4<000000000000000000000000000000>;
L_0x24b1120 .arith/sum 32, L_0x24b09c0, C4<00000000000000000000000000000001>;
S_0x2494010 .scope module, "control" "sobel_control" 6 86, 9 18, S_0x2490630;
 .timescale -9 -11;
P_0x2494108 .param/l "IMAGE_DIM_WIDTH" 9 21, +C4<01010>;
P_0x2494130 .param/l "IOBUF_ADDR_WIDTH" 9 20, +C4<0100000>;
P_0x2494158 .param/l "STATE_ERROR" 9 59, C4<1111>;
P_0x2494180 .param/l "STATE_LOADING_1" 9 51, C4<0001>;
P_0x24941a8 .param/l "STATE_LOADING_2" 9 52, C4<0010>;
P_0x24941d0 .param/l "STATE_LOADING_3" 9 53, C4<0011>;
P_0x24941f8 .param/l "STATE_PROCESSING_CALC" 9 54, C4<0100>;
P_0x2494220 .param/l "STATE_PROCESSING_CALC_LAST" 9 56, C4<0110>;
P_0x2494248 .param/l "STATE_PROCESSING_DONE" 9 58, C4<1000>;
P_0x2494270 .param/l "STATE_PROCESSING_LOADSS" 9 55, C4<0101>;
P_0x2494298 .param/l "STATE_PROCESSING_LOADSS_LAST" 9 57, C4<0111>;
P_0x24942c0 .param/l "STATE_WAIT" 9 50, C4<0000>;
P_0x24942e8 .param/l "STATE_WIDTH" 9 49, +C4<0100>;
P_0x2494310 .param/l "STATUS_REG_WIDTH" 9 22, +C4<0100000>;
L_0x24b1890 .functor BUFZ 32, v0x24983c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x24b1a00 .functor BUFZ 32, v0x2495310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2497010_0 .net *"_s10", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x24970b0_0 .net *"_s12", 4 0, L_0x24b0f40; 1 drivers
v0x2497150_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x24971f0_0 .net *"_s16", 4 0, C4<01111>; 1 drivers
v0x24972a0_0 .net *"_s18", 0 0, L_0x24b1080; 1 drivers
v0x2497340_0 .net *"_s20", 4 0, L_0x24b1db0; 1 drivers
v0x2497420_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v0x24974c0_0 .net *"_s24", 4 0, C4<01000>; 1 drivers
v0x2497560_0 .net *"_s26", 0 0, L_0x24b1b10; 1 drivers
v0x2497600_0 .net *"_s30", 1 0, C4<00>; 1 drivers
v0x24976a0_0 .net *"_s34", 4 0, L_0x24b2340; 1 drivers
v0x2497740_0 .net *"_s37", 0 0, C4<0>; 1 drivers
v0x24977e0_0 .net *"_s38", 4 0, C4<00000>; 1 drivers
v0x2497880_0 .net *"_s42", 4 0, L_0x24b2520; 1 drivers
v0x24979a0_0 .net *"_s45", 0 0, C4<0>; 1 drivers
v0x2497a40_0 .net *"_s46", 4 0, C4<00000>; 1 drivers
v0x2497900_0 .net *"_s50", 31 0, L_0x24b2750; 1 drivers
v0x2497b90_0 .net *"_s53", 21 0, C4<0000000000000000000000>; 1 drivers
v0x2497cb0_0 .net *"_s54", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x2497d30_0 .net *"_s56", 31 0, L_0x24b2890; 1 drivers
v0x2497c10_0 .net *"_s60", 31 0, L_0x24b2be0; 1 drivers
v0x2497e60_0 .net *"_s63", 21 0, C4<0000000000000000000000>; 1 drivers
v0x2497db0_0 .net *"_s64", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x2497fa0_0 .net *"_s66", 31 0, L_0x24b1ee0; 1 drivers
v0x2497f00_0 .net *"_s70", 31 0, L_0x24b30a0; 1 drivers
v0x24980f0_0 .net *"_s73", 21 0, C4<0000000000000000000000>; 1 drivers
v0x2498040_0 .net *"_s74", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x2498250_0 .net *"_s76", 31 0, L_0x24b2db0; 1 drivers
v0x2498190_0 .net "buf_read_offset", 31 0, v0x2495820_0; 1 drivers
v0x24983c0_0 .var "buf_read_offset_next", 31 0;
v0x24982d0_0 .var "buf_write_en", 0 0;
v0x2498540_0 .net "buf_write_offset", 31 0, v0x2495310_0; 1 drivers
v0x2498440_0 .var "buf_write_offset_next", 31 0;
v0x24986d0_0 .net "buf_write_row_incr", 9 0, L_0x24b2af0; 1 drivers
v0x24985c0_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2498640_0 .net "col_strip", 9 0, v0x2495c70_0; 1 drivers
v0x2498880_0 .var "col_strip_next", 9 0;
v0x2498900_0 .net "control_n_cols", 9 0, v0x2496590_0; 1 drivers
v0x2498780_0 .net "control_n_rows", 9 0, v0x2496ac0_0; 1 drivers
v0x2498ac0_0 .alias "go", 0 0, v0x24a34f0_0;
v0x2495280_0 .net "max_col_strip", 9 0, L_0x24b2fa0; 1 drivers
v0x2498c90_0 .net "next_col_strip", 9 0, L_0x24b2080; 1 drivers
RS_0x7f9e6326ac68 .resolv tri, L_0x24b1550, L_0x24b16a0, C4<zz>, C4<zz>;
v0x2498b40_0 .net8 "pixel_write_en", 1 0, RS_0x7f9e6326ac68; 2 drivers
v0x2498bc0_0 .alias "reset", 0 0, v0x24a3570_0;
v0x2498e80_0 .net "row_counter", 9 0, v0x24960f0_0; 1 drivers
v0x2498f00_0 .var "row_counter_next", 9 0;
v0x2498d10_0 .var "row_op", 1 0;
v0x2498d90_0 .alias "sctl2srow_row_op", 1 0, v0x24a1fa0_0;
v0x2499110_0 .alias "sctl2srt_read_addr", 31 0, v0x24a20c0_0;
v0x2499190_0 .alias "sctl2stop_status", 31 0, v0x24a5650_0;
v0x2498f80_0 .alias "sctl2swt_write_addr", 31 0, v0x24a2190_0;
v0x2499000_0 .alias "sctl2swt_write_en", 1 0, v0x24a2270_0;
v0x2499080_0 .net "state", 3 0, v0x2496ec0_0; 1 drivers
v0x24993c0_0 .var "state_next", 3 0;
v0x2499210_0 .alias "stop2sctl_image_n_cols", 9 0, v0x24a35f0_0;
v0x24992c0_0 .alias "stop2sctl_image_n_rows", 9 0, v0x24a3670_0;
E_0x2494380 .event edge, v0x2496ec0_0;
E_0x24947d0/0 .event edge, v0x2495310_0, v0x2496ec0_0, v0x2495fd0_0, v0x24986d0_0;
E_0x24947d0/1 .event edge, v0x2495c70_0;
E_0x24947d0 .event/or E_0x24947d0/0, E_0x24947d0/1;
E_0x2494830/0 .event edge, v0x2495820_0, v0x2496ec0_0, v0x2492be0_0, v0x2495fd0_0;
E_0x2494830/1 .event edge, v0x2496590_0, v0x2495c70_0;
E_0x2494830 .event/or E_0x2494830/0, E_0x2494830/1;
E_0x24948a0 .event edge, v0x2495c70_0, v0x2496ec0_0, v0x2498c90_0;
E_0x2494900 .event edge, v0x24960f0_0, v0x2496ec0_0;
E_0x2494950/0 .event edge, v0x2496ec0_0, v0x2492be0_0, v0x24960f0_0, v0x2496ac0_0;
E_0x2494950/1 .event edge, v0x2495c70_0, v0x2495280_0;
E_0x2494950 .event/or E_0x2494950/0, E_0x2494950/1;
L_0x24b1550 .part/pv L_0x24b15f0, 0, 1, 2;
L_0x24b16a0 .part/pv L_0x24b1790, 1, 1, 2;
L_0x24b0f40 .concat [ 4 1 0 0], v0x2496ec0_0, C4<0>;
L_0x24b1080 .cmp/eq 5, L_0x24b0f40, C4<01111>;
L_0x24b1db0 .concat [ 4 1 0 0], v0x2496ec0_0, C4<0>;
L_0x24b1b10 .cmp/eq 5, L_0x24b1db0, C4<01000>;
L_0x24b2120 .concat [ 1 1 4 26], L_0x24b1b10, L_0x24b1080, v0x2496ec0_0, C4<00000000000000000000000000>;
L_0x24b2250 .functor MUXZ 2, C4<00>, RS_0x7f9e6326ac68, v0x24a2c50_0, C4<>;
L_0x24b2340 .concat [ 4 1 0 0], v0x2496ec0_0, C4<0>;
L_0x24b2430 .cmp/eq 5, L_0x24b2340, C4<00000>;
L_0x24b2520 .concat [ 4 1 0 0], v0x2496ec0_0, C4<0>;
L_0x24b2610 .cmp/eq 5, L_0x24b2520, C4<00000>;
L_0x24b2750 .concat [ 10 22 0 0], v0x2496590_0, C4<0000000000000000000000>;
L_0x24b2890 .arith/sub 32, L_0x24b2750, C4<00000000000000000000000000000010>;
L_0x24b2af0 .part L_0x24b2890, 0, 10;
L_0x24b2be0 .concat [ 10 22 0 0], v0x2495c70_0, C4<0000000000000000000000>;
L_0x24b1ee0 .arith/sum 32, L_0x24b2be0, C4<00000000000000000000000000000010>;
L_0x24b2080 .part L_0x24b1ee0, 0, 10;
L_0x24b30a0 .concat [ 10 22 0 0], v0x2496590_0, C4<0000000000000000000000>;
L_0x24b2db0 .arith/sub 32, L_0x24b30a0, C4<00000000000000000000000000000100>;
L_0x24b2fa0 .part L_0x24b2db0, 0, 10;
S_0x2496bf0 .scope module, "state_r" "dffr" 9 90, 5 3, S_0x2494010;
 .timescale -9 -11;
P_0x2496ce8 .param/l "WIDTH" 5 3, +C4<0100>;
v0x2496da0_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2496e20_0 .net "d", 3 0, v0x24993c0_0; 1 drivers
v0x2496ec0_0 .var "q", 3 0;
v0x2496f60_0 .alias "r", 0 0, v0x24a3570_0;
S_0x24967d0 .scope module, "control_n_rows_r" "dffre" 9 97, 10 3, S_0x2494010;
 .timescale -9 -11;
P_0x2495418 .param/l "WIDTH" 10 3, +C4<01010>;
v0x2496900_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2496980_0 .alias "d", 9 0, v0x24a3670_0;
v0x2496a20_0 .net "en", 0 0, L_0x24b2430; 1 drivers
v0x2496ac0_0 .var "q", 9 0;
v0x2496b70_0 .alias "r", 0 0, v0x24a3570_0;
S_0x2496220 .scope module, "control_n_cols_r" "dffre" 9 105, 10 3, S_0x2494010;
 .timescale -9 -11;
P_0x2496318 .param/l "WIDTH" 10 3, +C4<01010>;
v0x24963d0_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2496450_0 .alias "d", 9 0, v0x24a35f0_0;
v0x24964f0_0 .net "en", 0 0, L_0x24b2610; 1 drivers
v0x2496590_0 .var "q", 9 0;
v0x2496640_0 .alias "r", 0 0, v0x24a3570_0;
S_0x2495da0 .scope module, "row_counter_r" "dffre" 9 113, 10 3, S_0x2494010;
 .timescale -9 -11;
P_0x2495e98 .param/l "WIDTH" 10 3, +C4<01010>;
v0x2495f50_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2495fd0_0 .net "d", 9 0, v0x2498f00_0; 1 drivers
v0x2496070_0 .alias "en", 0 0, v0x24a34f0_0;
v0x24960f0_0 .var "q", 9 0;
v0x24961a0_0 .alias "r", 0 0, v0x24a3570_0;
S_0x2495920 .scope module, "col_strip_r" "dffre" 9 121, 10 3, S_0x2494010;
 .timescale -9 -11;
P_0x2495a18 .param/l "WIDTH" 10 3, +C4<01010>;
v0x2495ad0_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2495b50_0 .net "d", 9 0, v0x2498880_0; 1 drivers
v0x2495bf0_0 .alias "en", 0 0, v0x24a34f0_0;
v0x2495c70_0 .var "q", 9 0;
v0x2495d20_0 .alias "r", 0 0, v0x24a3570_0;
S_0x24954a0 .scope module, "buf_read_offset_r" "dffre" 9 129, 10 3, S_0x2494010;
 .timescale -9 -11;
P_0x2495598 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x2495660_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2495700_0 .net "d", 31 0, v0x24983c0_0; 1 drivers
v0x24957a0_0 .alias "en", 0 0, v0x24a34f0_0;
v0x2495820_0 .var "q", 31 0;
v0x24958a0_0 .alias "r", 0 0, v0x24a3570_0;
S_0x2494ea0 .scope module, "buf_write_offset_r" "dffre" 9 137, 10 3, S_0x2494010;
 .timescale -9 -11;
P_0x2494f98 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x2495030_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2492ab0_0 .net "d", 31 0, v0x2498440_0; 1 drivers
v0x2495200_0 .alias "en", 0 0, v0x24a34f0_0;
v0x2495310_0 .var "q", 31 0;
v0x2495390_0 .alias "r", 0 0, v0x24a3570_0;
S_0x2494c50 .scope generate, "sobel_write_en[0]" "sobel_write_en[0]" 9 166, 9 166, S_0x2494010;
 .timescale -9 -11;
P_0x2494d48 .param/l "i" 9 166, +C4<00>;
L_0x24b15f0 .functor BUFZ 1, v0x24982d0_0, C4<0>, C4<0>, C4<0>;
v0x2494e00_0 .net *"_s1", 0 0, L_0x24b15f0; 1 drivers
S_0x2494a00 .scope generate, "sobel_write_en[1]" "sobel_write_en[1]" 9 166, 9 166, S_0x2494010;
 .timescale -9 -11;
P_0x2494af8 .param/l "i" 9 166, +C4<01>;
L_0x24b1790 .functor BUFZ 1, v0x24982d0_0, C4<0>, C4<0>, C4<0>;
v0x2494bb0_0 .net *"_s1", 0 0, L_0x24b1790; 1 drivers
S_0x2492810 .scope module, "row_reg" "sobel_image_rowregs" 6 100, 11 16, S_0x2490630;
 .timescale -9 -11;
L_0x24b2cd0 .functor BUFZ 32, v0x24935c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x24b33f0 .functor BUFZ 32, v0x2493120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x24b34a0 .functor BUFZ 32, v0x2492c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x24936c0_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2493760_0 .alias "go", 0 0, v0x24a34f0_0;
v0x24937e0_0 .alias "reset", 0 0, v0x24a3570_0;
v0x2493860_0 .net "row1", 31 0, v0x24935c0_0; 1 drivers
v0x24938e0_0 .var "row1_next", 31 0;
v0x2493990_0 .net "row2", 31 0, v0x2493120_0; 1 drivers
v0x2493a50_0 .var "row2_next", 31 0;
v0x2493b00_0 .net "row3", 31 0, v0x2492c80_0; 1 drivers
v0x2493c00_0 .var "row3_next", 31 0;
v0x2493cb0_0 .alias "sctl2srow_row_op", 1 0, v0x24a1fa0_0;
v0x2493d30_0 .alias "srow2sacc_row1_data", 31 0, v0x24a2340_0;
v0x2493de0_0 .alias "srow2sacc_row2_data", 31 0, v0x24a2410_0;
v0x2493e90_0 .alias "srow2sacc_row3_data", 31 0, v0x24a24e0_0;
v0x2493f10_0 .alias "srt2srow_read_data", 31 0, v0x24a2630_0;
E_0x2491160/0 .event edge, v0x2493cb0_0, v0x24935c0_0, v0x2493120_0, v0x2492c80_0;
E_0x2491160/1 .event edge, v0x2493f10_0;
E_0x2491160 .event/or E_0x2491160/0, E_0x2491160/1;
S_0x2493280 .scope module, "row1_r" "dffre" 11 47, 10 3, S_0x2492810;
 .timescale -9 -11;
P_0x2493378 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x2493420_0 .alias "clk", 0 0, v0x24a4010_0;
v0x24934a0_0 .net "d", 31 0, v0x24938e0_0; 1 drivers
v0x2493540_0 .alias "en", 0 0, v0x24a34f0_0;
v0x24935c0_0 .var "q", 31 0;
v0x2493640_0 .alias "r", 0 0, v0x24a3570_0;
S_0x2492da0 .scope module, "row2_r" "dffre" 11 55, 10 3, S_0x2492810;
 .timescale -9 -11;
P_0x2492e98 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x2492f60_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2493000_0 .net "d", 31 0, v0x2493a50_0; 1 drivers
v0x24930a0_0 .alias "en", 0 0, v0x24a34f0_0;
v0x2493120_0 .var "q", 31 0;
v0x24931d0_0 .alias "r", 0 0, v0x24a3570_0;
S_0x2492900 .scope module, "row3_r" "dffre" 11 63, 10 3, S_0x2492810;
 .timescale -9 -11;
P_0x2491338 .param/l "WIDTH" 10 3, +C4<0100000>;
v0x2492a10_0 .alias "clk", 0 0, v0x24a4010_0;
v0x2492b40_0 .net "d", 31 0, v0x2493c00_0; 1 drivers
v0x2492be0_0 .alias "en", 0 0, v0x24a34f0_0;
v0x2492c80_0 .var "q", 31 0;
v0x2492d00_0 .alias "r", 0 0, v0x24a3570_0;
S_0x24908d0 .scope module, "accelerator" "sobel_accelerator" 6 112, 12 16, S_0x2490630;
 .timescale -9 -11;
L_0x24b3550 .functor BUFZ 32, L_0x24b2cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x24b3640 .functor BUFZ 32, L_0x24b33f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x24b3730 .functor BUFZ 32, L_0x24b34a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2490e80 .array "convx", 0 1, 11 0;
v0x2490f60 .array "convx11", 0 1, 11 0;
v0x2491000 .array "convx12", 0 1, 11 0;
v0x24910e0 .array "convx13", 0 1, 11 0;
v0x24911d0 .array "convx31", 0 1, 11 0;
v0x24912b0 .array "convx32", 0 1, 11 0;
v0x24913d0 .array "convx33", 0 1, 11 0;
v0x24914b0 .array/s "convx_signed", 0 1, 11 0;
v0x24915e0 .array "convx_unsigned", 0 1, 11 0;
v0x24916c0 .array "convy", 0 1, 11 0;
v0x2491800 .array "convy11", 0 1, 11 0;
v0x24918e0 .array "convy13", 0 1, 11 0;
v0x2491a30 .array "convy21", 0 1, 11 0;
v0x2491b10 .array "convy23", 0 1, 11 0;
v0x2491c70 .array "convy31", 0 1, 11 0;
v0x2491d50 .array "convy33", 0 1, 11 0;
v0x2491b90 .array/s "convy_signed", 0 1, 11 0;
v0x2491f20 .array "convy_unsigned", 0 1, 11 0;
v0x2492040_0 .net "row1", 31 0, L_0x24b3550; 1 drivers
v0x24920c0_0 .net "row2", 31 0, L_0x24b3640; 1 drivers
v0x2491fc0_0 .net "row3", 31 0, L_0x24b3730; 1 drivers
v0x2492210_0 .alias "sacc2swt_write_data", 15 0, v0x24a1f20_0;
v0x2492160_0 .var "sobel_out", 15 0;
v0x2492370 .array "sobel_sum", 0 1, 11 0;
v0x24924c0 .array "sobel_sum_unclipped", 0 1, 11 0;
v0x2492540_0 .alias "srow2sacc_row1_data", 31 0, v0x24a2340_0;
v0x2492410_0 .alias "srow2sacc_row2_data", 31 0, v0x24a2410_0;
v0x24926a0_0 .alias "srow2sacc_row3_data", 31 0, v0x24a24e0_0;
S_0x2490cd0 .scope generate, "convolve[0]" "convolve[0]" 12 71, 12 71, S_0x24908d0;
 .timescale -9 -11;
P_0x2490dc8 .param/l "c" 12 71, +C4<00>;
S_0x24909c0 .scope generate, "convolve[1]" "convolve[1]" 12 71, 12 71, S_0x24908d0;
 .timescale -9 -11;
P_0x2490ab8 .param/l "c" 12 71, +C4<01>;
v0x2490f60_0 .array/port v0x2490f60, 0;
v0x2490f60_1 .array/port v0x2490f60, 1;
E_0x24905a0/0 .event edge, v0x2492040_0, v0x2491fc0_0, v0x2490f60_0, v0x2490f60_1;
v0x2491000_0 .array/port v0x2491000, 0;
v0x2491000_1 .array/port v0x2491000, 1;
v0x24910e0_0 .array/port v0x24910e0, 0;
v0x24910e0_1 .array/port v0x24910e0, 1;
E_0x24905a0/1 .event edge, v0x2491000_0, v0x2491000_1, v0x24910e0_0, v0x24910e0_1;
v0x24911d0_0 .array/port v0x24911d0, 0;
v0x24911d0_1 .array/port v0x24911d0, 1;
v0x24912b0_0 .array/port v0x24912b0, 0;
v0x24912b0_1 .array/port v0x24912b0, 1;
E_0x24905a0/2 .event edge, v0x24911d0_0, v0x24911d0_1, v0x24912b0_0, v0x24912b0_1;
v0x24913d0_0 .array/port v0x24913d0, 0;
v0x24913d0_1 .array/port v0x24913d0, 1;
v0x24914b0_0 .array/port v0x24914b0, 0;
v0x24914b0_1 .array/port v0x24914b0, 1;
E_0x24905a0/3 .event edge, v0x24913d0_0, v0x24913d0_1, v0x24914b0_0, v0x24914b0_1;
v0x24915e0_0 .array/port v0x24915e0, 0;
v0x24915e0_1 .array/port v0x24915e0, 1;
v0x2491800_0 .array/port v0x2491800, 0;
E_0x24905a0/4 .event edge, v0x24915e0_0, v0x24915e0_1, v0x24920c0_0, v0x2491800_0;
v0x2491800_1 .array/port v0x2491800, 1;
v0x2491a30_0 .array/port v0x2491a30, 0;
v0x2491a30_1 .array/port v0x2491a30, 1;
v0x2491c70_0 .array/port v0x2491c70, 0;
E_0x24905a0/5 .event edge, v0x2491800_1, v0x2491a30_0, v0x2491a30_1, v0x2491c70_0;
v0x2491c70_1 .array/port v0x2491c70, 1;
v0x24918e0_0 .array/port v0x24918e0, 0;
v0x24918e0_1 .array/port v0x24918e0, 1;
v0x2491b10_0 .array/port v0x2491b10, 0;
E_0x24905a0/6 .event edge, v0x2491c70_1, v0x24918e0_0, v0x24918e0_1, v0x2491b10_0;
v0x2491b10_1 .array/port v0x2491b10, 1;
v0x2491d50_0 .array/port v0x2491d50, 0;
v0x2491d50_1 .array/port v0x2491d50, 1;
v0x2491b90_0 .array/port v0x2491b90, 0;
E_0x24905a0/7 .event edge, v0x2491b10_1, v0x2491d50_0, v0x2491d50_1, v0x2491b90_0;
v0x2491b90_1 .array/port v0x2491b90, 1;
v0x2491f20_0 .array/port v0x2491f20, 0;
v0x2491f20_1 .array/port v0x2491f20, 1;
v0x2490e80_0 .array/port v0x2490e80, 0;
E_0x24905a0/8 .event edge, v0x2491b90_1, v0x2491f20_0, v0x2491f20_1, v0x2490e80_0;
v0x2490e80_1 .array/port v0x2490e80, 1;
v0x24916c0_0 .array/port v0x24916c0, 0;
v0x24916c0_1 .array/port v0x24916c0, 1;
v0x24924c0_0 .array/port v0x24924c0, 0;
E_0x24905a0/9 .event edge, v0x2490e80_1, v0x24916c0_0, v0x24916c0_1, v0x24924c0_0;
v0x24924c0_1 .array/port v0x24924c0, 1;
v0x2492370_0 .array/port v0x2492370, 0;
v0x2492370_1 .array/port v0x2492370, 1;
E_0x24905a0/10 .event edge, v0x24924c0_1, v0x2492370_0, v0x2492370_1;
E_0x24905a0 .event/or E_0x24905a0/0, E_0x24905a0/1, E_0x24905a0/2, E_0x24905a0/3, E_0x24905a0/4, E_0x24905a0/5, E_0x24905a0/6, E_0x24905a0/7, E_0x24905a0/8, E_0x24905a0/9, E_0x24905a0/10;
S_0x248f6e0 .scope generate, "input_buffer_gen[0]" "input_buffer_gen[0]" 2 190, 2 190, S_0x244d970;
 .timescale -9 -11;
P_0x248f7d8 .param/l "k" 2 190, +C4<00>;
v0x248ff00_0 .net *"_s0", 14 0, L_0x24a5850; 1 drivers
v0x248ffc0_0 .net *"_s1", 32 0, L_0x24a5c30; 1 drivers
v0x2490060_0 .net *"_s15", 15 0, L_0x24a60b0; 1 drivers
v0x2490100_0 .net *"_s4", 17 0, C4<000000000000000000>; 1 drivers
v0x2490180_0 .net *"_s5", 32 0, C4<000000000000000000000000000000000>; 1 drivers
v0x2490220_0 .net *"_s7", 32 0, L_0x24a5cd0; 1 drivers
v0x2490300_0 .net "adjusted_ul_read_addr", 14 0, L_0x24a5d70; 1 drivers
L_0x24a5c30 .concat [ 15 18 0 0], L_0x24a5850, C4<000000000000000000>;
L_0x24a5cd0 .arith/sum 33, L_0x24a5c30, C4<000000000000000000000000000000000>;
L_0x24a5d70 .part L_0x24a5cd0, 0, 15;
S_0x248f870 .scope module, "input_buffer" "dataram2" 2 194, 3 1, S_0x248f6e0;
 .timescale -9 -11;
P_0x248f968 .param/l "AWIDTH" 3 4, +C4<01111>;
P_0x248f990 .param/l "DWIDTH" 3 5, +C4<0100000>;
P_0x248f9b8 .param/l "SIZE" 3 3, +C4<01000000000000000>;
v0x248fb40_0 .alias "addr", 14 0, v0x2490300_0;
v0x248fc00_0 .alias "clk", 0 0, v0x24a4010_0;
v0x248fc80_0 .net "din", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x248fd20_0 .var "dout", 31 0;
v0x248fda0 .array "mem", 32767 0, 31 0;
v0x248fe20_0 .net "we", 0 0, C4<0>; 1 drivers
S_0x248ea20 .scope generate, "input_buffer_gen[1]" "input_buffer_gen[1]" 2 190, 2 190, S_0x244d970;
 .timescale -9 -11;
P_0x248eb18 .param/l "k" 2 190, +C4<01>;
v0x248f260_0 .net *"_s0", 14 0, L_0x24a61a0; 1 drivers
v0x248f320_0 .net *"_s1", 32 0, L_0x24a6240; 1 drivers
v0x248f3c0_0 .net *"_s15", 15 0, L_0x24a6960; 1 drivers
v0x248f460_0 .net *"_s4", 17 0, C4<000000000000000000>; 1 drivers
v0x248f4e0_0 .net *"_s5", 32 0, C4<000000000000000000000000000000000>; 1 drivers
v0x248f580_0 .net *"_s7", 32 0, L_0x24a6470; 1 drivers
v0x248f660_0 .net "adjusted_ul_read_addr", 14 0, L_0x24a6610; 1 drivers
L_0x24a6240 .concat [ 15 18 0 0], L_0x24a61a0, C4<000000000000000000>;
L_0x24a6470 .arith/sum 33, L_0x24a6240, C4<000000000000000000000000000000000>;
L_0x24a6610 .part L_0x24a6470, 0, 15;
S_0x248ebd0 .scope module, "input_buffer" "dataram2" 2 194, 3 1, S_0x248ea20;
 .timescale -9 -11;
P_0x248ecc8 .param/l "AWIDTH" 3 4, +C4<01111>;
P_0x248ecf0 .param/l "DWIDTH" 3 5, +C4<0100000>;
P_0x248ed18 .param/l "SIZE" 3 3, +C4<01000000000000000>;
v0x248eea0_0 .alias "addr", 14 0, v0x248f660_0;
v0x248ef60_0 .alias "clk", 0 0, v0x24a4010_0;
v0x248efe0_0 .net "din", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x248f080_0 .var "dout", 31 0;
v0x248f100 .array "mem", 32767 0, 31 0;
v0x248f180_0 .net "we", 0 0, C4<0>; 1 drivers
S_0x248d8f0 .scope generate, "output_buffer_gen[0]" "output_buffer_gen[0]" 2 219, 2 219, S_0x244d970;
 .timescale -9 -11;
P_0x248d9e8 .param/l "k" 2 219, +C4<00>;
L_0x24a6ae0 .part L_0x24a7210, 0, 15;
S_0x248e530 .scope generate, "genblk3" "genblk3" 2 221, 2 221, S_0x248d8f0;
 .timescale -9 -11;
L_0x24a2210 .functor OR 1, L_0x24a6e10, L_0x24a6ee0, C4<0>, C4<0>;
v0x248e620_0 .net *"_s1", 0 0, L_0x24a6e10; 1 drivers
v0x248e6e0_0 .net *"_s2", 0 0, L_0x24a6ee0; 1 drivers
v0x248e780_0 .net *"_s3", 0 0, L_0x24a2210; 1 drivers
v0x248e820_0 .net *"_s5", 31 0, L_0x24a6fe0; 1 drivers
v0x248e8a0_0 .net *"_s6", 31 0, L_0x24a7110; 1 drivers
v0x248e940_0 .net *"_s9", 16 0, C4<00000000000000000>; 1 drivers
L_0x24a7110 .concat [ 15 17 0 0], v0x24a4f40_0, C4<00000000000000000>;
L_0x24a7210 .functor MUXZ 32, L_0x24a7110, L_0x24a6fe0, L_0x24a2210, C4<>;
S_0x248daa0 .scope module, "output_buffer" "dataram3" 2 227, 13 2, S_0x248d8f0;
 .timescale -9 -12;
P_0x248db98 .param/l "ADDR_WIDTH" 13 3, +C4<01111>;
P_0x248dbc0 .param/l "COL_WIDTH" 13 4, +C4<01000>;
P_0x248dbe8 .param/l "DATA_WIDTH" 13 6, +C4<010000>;
P_0x248dc10 .param/l "N_COLS" 13 5, +C4<010>;
P_0x248dc38 .param/l "RAM_DEPTH" 13 7, C4<00000000000000001000000000000000>;
v0x248e150_0 .net "addr", 14 0, L_0x24a6ae0; 1 drivers
v0x248e1f0_0 .alias "clk", 0 0, v0x24a4010_0;
v0x248e2a0_0 .net "din", 15 0, L_0x24a6cb0; 1 drivers
v0x248e320_0 .var "dout", 15 0;
v0x248e3d0 .array "ram", 32767 0, 15 0;
v0x248e450_0 .net "we", 1 0, L_0x24a6b80; 1 drivers
S_0x248dfc0 .scope generate, "column[0]" "column[0]" 13 28, 13 28, S_0x248daa0;
 .timescale -9 -12;
P_0x248e0b8 .param/l "c" 13 28, +C4<00>;
S_0x248de30 .scope generate, "column[1]" "column[1]" 13 28, 13 28, S_0x248daa0;
 .timescale -9 -12;
P_0x248df28 .param/l "c" 13 28, +C4<01>;
S_0x248c700 .scope generate, "output_buffer_gen[1]" "output_buffer_gen[1]" 2 219, 2 219, S_0x244d970;
 .timescale -9 -11;
P_0x248c7f8 .param/l "k" 2 219, +C4<01>;
L_0x24a73a0 .part L_0x24a7c40, 0, 15;
S_0x248d400 .scope generate, "genblk3" "genblk3" 2 221, 2 221, S_0x248c700;
 .timescale -9 -11;
L_0x24a7880 .functor OR 1, L_0x24a7600, L_0x24a77b0, C4<0>, C4<0>;
v0x248d4f0_0 .net *"_s1", 0 0, L_0x24a7600; 1 drivers
v0x248d5b0_0 .net *"_s2", 0 0, L_0x24a77b0; 1 drivers
v0x248d650_0 .net *"_s3", 0 0, L_0x24a7880; 1 drivers
v0x248d6f0_0 .net *"_s5", 31 0, L_0x24a79b0; 1 drivers
v0x248d770_0 .net *"_s6", 31 0, L_0x24a7af0; 1 drivers
v0x248d810_0 .net *"_s9", 16 0, C4<00000000000000000>; 1 drivers
L_0x24a7af0 .concat [ 15 17 0 0], v0x24a4f40_0, C4<00000000000000000>;
L_0x24a7c40 .functor MUXZ 32, L_0x24a7af0, L_0x24a79b0, L_0x24a7880, C4<>;
S_0x248c8b0 .scope module, "output_buffer" "dataram3" 2 227, 13 2, S_0x248c700;
 .timescale -9 -12;
P_0x248c9a8 .param/l "ADDR_WIDTH" 13 3, +C4<01111>;
P_0x248c9d0 .param/l "COL_WIDTH" 13 4, +C4<01000>;
P_0x248c9f8 .param/l "DATA_WIDTH" 13 6, +C4<010000>;
P_0x248ca20 .param/l "N_COLS" 13 5, +C4<010>;
P_0x248ca48 .param/l "RAM_DEPTH" 13 7, C4<00000000000000001000000000000000>;
v0x248d010_0 .net "addr", 14 0, L_0x24a73a0; 1 drivers
v0x248d0b0_0 .alias "clk", 0 0, v0x24a4010_0;
v0x248d150_0 .net "din", 15 0, L_0x24a7560; 1 drivers
v0x248d1f0_0 .var "dout", 15 0;
v0x248d2a0 .array "ram", 32767 0, 15 0;
v0x248d320_0 .net "we", 1 0, L_0x24a7440; 1 drivers
S_0x248ce60 .scope generate, "column[0]" "column[0]" 13 28, 13 28, S_0x248c8b0;
 .timescale -9 -12;
P_0x248cf58 .param/l "c" 13 28, +C4<00>;
S_0x248cd00 .scope generate, "column[1]" "column[1]" 13 28, 13 28, S_0x248c8b0;
 .timescale -9 -12;
P_0x248cc48 .param/l "c" 13 28, +C4<01>;
E_0x248ce10 .event posedge, v0x248d0b0_0;
S_0x248c3c0 .scope generate, "data_out_gen[0]" "data_out_gen[0]" 2 239, 2 239, S_0x244d970;
 .timescale -9 -11;
P_0x248c4b8 .param/l "k" 2 239, +C4<00>;
S_0x248c570 .scope generate, "genblk6" "genblk6" 2 241, 2 241, S_0x248c3c0;
 .timescale -9 -11;
L_0x24a7e70 .functor BUFZ 16, v0x248e320_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x248c660_0 .net *"_s2", 15 0, L_0x24a7e70; 1 drivers
S_0x244b4c0 .scope generate, "data_out_gen[1]" "data_out_gen[1]" 2 239, 2 239, S_0x244d970;
 .timescale -9 -11;
P_0x2433028 .param/l "k" 2 239, +C4<01>;
S_0x2451f70 .scope generate, "genblk6" "genblk6" 2 241, 2 241, S_0x244b4c0;
 .timescale -9 -11;
L_0x24a7a50 .functor BUFZ 16, v0x248d1f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x241fb60_0 .net *"_s2", 15 0, L_0x24a7a50; 1 drivers
    .scope S_0x248f870;
T_0 ;
    %wait E_0x248ce10;
    %load/v 8, v0x248fe20_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0x248fc80_0, 32;
    %ix/getv 3, v0x248fb40_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x248fda0, 0, 8;
t_0 ;
T_0.0 ;
    %ix/getv 3, v0x248fb40_0;
    %load/av 8, v0x248fda0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x248fd20_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x248f6e0;
T_1 ;
    %delay 1000, 0;
    %load/v 8, v0x24a4fc0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 207 "$readmemh", v0x24a47f0_0, v0x248fda0;
T_1.0 ;
    %end;
    .thread T_1;
    .scope S_0x248ebd0;
T_2 ;
    %wait E_0x248ce10;
    %load/v 8, v0x248f180_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x248efe0_0, 32;
    %ix/getv 3, v0x248eea0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x248f100, 0, 8;
t_1 ;
T_2.0 ;
    %ix/getv 3, v0x248eea0_0;
    %load/av 8, v0x248f100, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x248f080_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x248ea20;
T_3 ;
    %delay 1000, 0;
    %load/v 8, v0x24a4fc0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 207 "$readmemh", v0x24a47f0_0, v0x248f100;
T_3.0 ;
    %end;
    .thread T_3;
    .scope S_0x248dfc0;
T_4 ;
    %wait E_0x248ce10;
    %load/v 8, v0x248e450_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x248e2a0_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x248e150_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x248e3d0, 0, 8;
t_2 ;
    %load/v 8, v0x248e2a0_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x248e320_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %ix/getv 3, v0x248e150_0;
    %jmp/1 T_4.2, 4;
    %ix/get/s 0, 0, 2;
T_4.2 ;
    %load/avx.p 8, v0x248e3d0, 0;
    %load/avx.p 9, v0x248e3d0, 0;
    %load/avx.p 10, v0x248e3d0, 0;
    %load/avx.p 11, v0x248e3d0, 0;
    %load/avx.p 12, v0x248e3d0, 0;
    %load/avx.p 13, v0x248e3d0, 0;
    %load/avx.p 14, v0x248e3d0, 0;
    %load/avx.p 15, v0x248e3d0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x248e320_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x248de30;
T_5 ;
    %wait E_0x248ce10;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.0, 4;
    %load/x1p 8, v0x248e450_0, 1;
    %jmp T_5.1;
T_5.0 ;
    %mov 8, 2, 1;
T_5.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_5.2, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 8, v0x248e2a0_0, 8;
    %jmp T_5.5;
T_5.4 ;
    %mov 8, 2, 8;
T_5.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x248e150_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x248e3d0, 0, 8;
t_3 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.6, 4;
    %load/x1p 8, v0x248e2a0_0, 8;
    %jmp T_5.7;
T_5.6 ;
    %mov 8, 2, 8;
T_5.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x248e320_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %movi 8, 8, 5;
    %ix/getv 3, v0x248e150_0;
    %jmp/1 T_5.8, 4;
    %ix/get/s 0, 8, 5;
T_5.8 ;
    %load/avx.p 8, v0x248e3d0, 0;
    %load/avx.p 9, v0x248e3d0, 0;
    %load/avx.p 10, v0x248e3d0, 0;
    %load/avx.p 11, v0x248e3d0, 0;
    %load/avx.p 12, v0x248e3d0, 0;
    %load/avx.p 13, v0x248e3d0, 0;
    %load/avx.p 14, v0x248e3d0, 0;
    %load/avx.p 15, v0x248e3d0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x248e320_0, 0, 8;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x248ce60;
T_6 ;
    %wait E_0x248ce10;
    %load/v 8, v0x248d320_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x248d150_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x248d010_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x248d2a0, 0, 8;
t_4 ;
    %load/v 8, v0x248d150_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x248d1f0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %ix/getv 3, v0x248d010_0;
    %jmp/1 T_6.2, 4;
    %ix/get/s 0, 0, 2;
T_6.2 ;
    %load/avx.p 8, v0x248d2a0, 0;
    %load/avx.p 9, v0x248d2a0, 0;
    %load/avx.p 10, v0x248d2a0, 0;
    %load/avx.p 11, v0x248d2a0, 0;
    %load/avx.p 12, v0x248d2a0, 0;
    %load/avx.p 13, v0x248d2a0, 0;
    %load/avx.p 14, v0x248d2a0, 0;
    %load/avx.p 15, v0x248d2a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x248d1f0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x248cd00;
T_7 ;
    %wait E_0x248ce10;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0x248d320_0, 1;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 1;
T_7.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.2, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %load/x1p 8, v0x248d150_0, 8;
    %jmp T_7.5;
T_7.4 ;
    %mov 8, 2, 8;
T_7.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x248d010_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x248d2a0, 0, 8;
t_5 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0x248d150_0, 8;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 8;
T_7.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x248d1f0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %movi 8, 8, 5;
    %ix/getv 3, v0x248d010_0;
    %jmp/1 T_7.8, 4;
    %ix/get/s 0, 8, 5;
T_7.8 ;
    %load/avx.p 8, v0x248d2a0, 0;
    %load/avx.p 9, v0x248d2a0, 0;
    %load/avx.p 10, v0x248d2a0, 0;
    %load/avx.p 11, v0x248d2a0, 0;
    %load/avx.p 12, v0x248d2a0, 0;
    %load/avx.p 13, v0x248d2a0, 0;
    %load/avx.p 14, v0x248d2a0, 0;
    %load/avx.p 15, v0x248d2a0, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0x248d1f0_0, 0, 8;
T_7.3 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x24a3d20;
T_8 ;
    %wait E_0x248ce10;
    %load/v 8, v0x24a4230_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0x24a4090_0, 32;
    %ix/getv 3, v0x24a3f50_0;
    %jmp/1 t_6, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x24a41b0, 0, 8;
t_6 ;
T_8.0 ;
    %ix/getv 3, v0x24a3f50_0;
    %load/av 8, v0x24a41b0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24a4130_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x24a2a60;
T_9 ;
    %wait E_0x248ce10;
    %load/v 8, v0x24a2cd0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2c50_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x24a2bd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a2c50_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x24a0f50;
T_10 ;
    %wait E_0x248ce10;
    %load/v 8, v0x24a1410_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a1390_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x24950d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24a1390_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2496bf0;
T_11 ;
    %wait E_0x248ce10;
    %load/v 8, v0x2496f60_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2496ec0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x2496e20_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2496ec0_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x24967d0;
T_12 ;
    %wait E_0x248ce10;
    %load/v 8, v0x2496b70_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x2496ac0_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x2496a20_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x2496980_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x2496ac0_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0x2496ac0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x2496ac0_0, 0, 8;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2496220;
T_13 ;
    %wait E_0x248ce10;
    %load/v 8, v0x2496640_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x2496590_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x24964f0_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x2496450_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x2496590_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x2496590_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x2496590_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2495da0;
T_14 ;
    %wait E_0x248ce10;
    %load/v 8, v0x24961a0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x24960f0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x2496070_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x2495fd0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x24960f0_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0x24960f0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x24960f0_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2495920;
T_15 ;
    %wait E_0x248ce10;
    %load/v 8, v0x2495d20_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x2495c70_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x2495bf0_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x2495b50_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x2495c70_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x2495c70_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x2495c70_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x24954a0;
T_16 ;
    %wait E_0x248ce10;
    %load/v 8, v0x24958a0_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2495820_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x24957a0_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x2495700_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2495820_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0x2495820_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2495820_0, 0, 8;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2494ea0;
T_17 ;
    %wait E_0x248ce10;
    %load/v 8, v0x2495390_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2495310_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x2495200_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x2492ab0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2495310_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x2495310_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2495310_0, 0, 8;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x2494010;
T_18 ;
    %wait E_0x2494950;
    %load/v 8, v0x2499080_0, 4;
    %set/v v0x24993c0_0, 8, 4;
    %load/v 8, v0x2499080_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_18.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_18.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_18.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_18.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_18.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_18.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_18.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_18.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_18.9, 6;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.12, 8;
    %set/v v0x24993c0_0, 1, 4;
T_18.12 ;
    %jmp T_18.11;
T_18.0 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.14, 8;
    %movi 8, 1, 4;
    %set/v v0x24993c0_0, 8, 4;
T_18.14 ;
    %jmp T_18.11;
T_18.1 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.16, 8;
    %movi 8, 2, 4;
    %set/v v0x24993c0_0, 8, 4;
T_18.16 ;
    %jmp T_18.11;
T_18.2 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.18, 8;
    %movi 8, 3, 4;
    %set/v v0x24993c0_0, 8, 4;
T_18.18 ;
    %jmp T_18.11;
T_18.3 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.20, 8;
    %movi 8, 4, 4;
    %set/v v0x24993c0_0, 8, 4;
T_18.20 ;
    %jmp T_18.11;
T_18.4 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.22, 8;
    %load/v 8, v0x2498e80_0, 10;
    %mov 18, 0, 22;
    %load/v 40, v0x2498780_0, 10;
    %mov 50, 0, 22;
    %subi 40, 3, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_18.24, 4;
    %movi 8, 7, 4;
    %set/v v0x24993c0_0, 8, 4;
    %jmp T_18.25;
T_18.24 ;
    %movi 8, 5, 4;
    %set/v v0x24993c0_0, 8, 4;
T_18.25 ;
T_18.22 ;
    %jmp T_18.11;
T_18.5 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.26, 8;
    %movi 8, 4, 4;
    %set/v v0x24993c0_0, 8, 4;
T_18.26 ;
    %jmp T_18.11;
T_18.6 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.28, 8;
    %load/v 8, v0x2498640_0, 10;
    %load/v 18, v0x2495280_0, 10;
    %cmp/u 8, 18, 10;
    %jmp/0xz  T_18.30, 4;
    %movi 8, 8, 4;
    %set/v v0x24993c0_0, 8, 4;
    %jmp T_18.31;
T_18.30 ;
    %movi 8, 1, 4;
    %set/v v0x24993c0_0, 8, 4;
T_18.31 ;
T_18.28 ;
    %jmp T_18.11;
T_18.7 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.32, 8;
    %movi 8, 6, 4;
    %set/v v0x24993c0_0, 8, 4;
T_18.32 ;
    %jmp T_18.11;
T_18.8 ;
    %load/v 8, v0x2498ac0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.34, 8;
    %set/v v0x24993c0_0, 0, 4;
T_18.34 ;
    %jmp T_18.11;
T_18.9 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_18.36, 8;
    %set/v v0x24993c0_0, 1, 4;
T_18.36 ;
    %jmp T_18.11;
T_18.11 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x2494010;
T_19 ;
    %wait E_0x2494380;
    %movi 8, 1, 2;
    %set/v v0x2498d10_0, 8, 2;
    %load/v 8, v0x2499080_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_19.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_19.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_19.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_19.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_19.9, 6;
    %movi 8, 1, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.0 ;
    %movi 8, 1, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.1 ;
    %movi 8, 2, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.2 ;
    %movi 8, 2, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.3 ;
    %movi 8, 2, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.4 ;
    %movi 8, 1, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.5 ;
    %movi 8, 2, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.6 ;
    %movi 8, 1, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.7 ;
    %movi 8, 2, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.8 ;
    %movi 8, 1, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.9 ;
    %movi 8, 1, 2;
    %set/v v0x2498d10_0, 8, 2;
    %jmp T_19.11;
T_19.11 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x2494010;
T_20 ;
    %wait E_0x2494900;
    %load/v 8, v0x2498e80_0, 10;
    %set/v v0x2498f00_0, 8, 10;
    %load/v 8, v0x2499080_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_20.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_20.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_20.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_20.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_20.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_20.9, 6;
    %load/v 8, v0x2498e80_0, 10;
    %set/v v0x2498f00_0, 8, 10;
    %jmp T_20.11;
T_20.0 ;
    %set/v v0x2498f00_0, 0, 10;
    %jmp T_20.11;
T_20.1 ;
    %load/v 8, v0x2498e80_0, 10;
    %set/v v0x2498f00_0, 8, 10;
    %jmp T_20.11;
T_20.2 ;
    %load/v 8, v0x2498e80_0, 10;
    %set/v v0x2498f00_0, 8, 10;
    %jmp T_20.11;
T_20.3 ;
    %load/v 8, v0x2498e80_0, 10;
    %set/v v0x2498f00_0, 8, 10;
    %jmp T_20.11;
T_20.4 ;
    %load/v 8, v0x2498e80_0, 10;
    %mov 18, 0, 22;
    %addi 8, 1, 32;
    %set/v v0x2498f00_0, 8, 10;
    %jmp T_20.11;
T_20.5 ;
    %load/v 8, v0x2498e80_0, 10;
    %set/v v0x2498f00_0, 8, 10;
    %jmp T_20.11;
T_20.6 ;
    %set/v v0x2498f00_0, 0, 10;
    %jmp T_20.11;
T_20.7 ;
    %load/v 8, v0x2498e80_0, 10;
    %set/v v0x2498f00_0, 8, 10;
    %jmp T_20.11;
T_20.8 ;
    %set/v v0x2498f00_0, 0, 10;
    %jmp T_20.11;
T_20.9 ;
    %load/v 8, v0x2498e80_0, 10;
    %set/v v0x2498f00_0, 8, 10;
    %jmp T_20.11;
T_20.11 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x2494010;
T_21 ;
    %wait E_0x24948a0;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %load/v 8, v0x2499080_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_21.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_21.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_21.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_21.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_21.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_21.9, 6;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.0 ;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.1 ;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.2 ;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.3 ;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.4 ;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.5 ;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.6 ;
    %load/v 8, v0x2498c90_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.7 ;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.8 ;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.9 ;
    %load/v 8, v0x2498640_0, 10;
    %set/v v0x2498880_0, 8, 10;
    %jmp T_21.11;
T_21.11 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x2494010;
T_22 ;
    %wait E_0x2494830;
    %load/v 8, v0x2498190_0, 32;
    %set/v v0x24983c0_0, 8, 32;
    %load/v 8, v0x2499080_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_22.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_22.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_22.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_22.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_22.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_22.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_22.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_22.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_22.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_22.9, 6;
    %load/v 8, v0x2498190_0, 32;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.0 ;
    %load/v 8, v0x2498ac0_0, 1;
    %jmp/0xz  T_22.12, 8;
    %load/v 8, v0x2498f00_0, 10;
    %mov 18, 0, 22;
    %load/v 40, v0x2498900_0, 10;
    %movi 50, 0, 22;
    %mul 8, 40, 32;
    %load/v 40, v0x2498640_0, 10;
    %mov 50, 0, 22;
    %add 8, 40, 32;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.13;
T_22.12 ;
    %set/v v0x24983c0_0, 0, 32;
T_22.13 ;
    %jmp T_22.11;
T_22.1 ;
    %load/v 8, v0x2498f00_0, 10;
    %mov 18, 0, 24;
    %addi 8, 1, 34;
    %load/v 42, v0x2498900_0, 10;
    %movi 52, 0, 24;
    %mul 8, 42, 34;
    %load/v 42, v0x2498640_0, 10;
    %mov 52, 0, 24;
    %add 8, 42, 34;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.2 ;
    %load/v 8, v0x2498f00_0, 10;
    %mov 18, 0, 24;
    %addi 8, 2, 34;
    %load/v 42, v0x2498900_0, 10;
    %movi 52, 0, 24;
    %mul 8, 42, 34;
    %load/v 42, v0x2498640_0, 10;
    %mov 52, 0, 24;
    %add 8, 42, 34;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.3 ;
    %load/v 8, v0x2498190_0, 32;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.4 ;
    %load/v 8, v0x2498f00_0, 10;
    %mov 18, 0, 24;
    %addi 8, 2, 34;
    %load/v 42, v0x2498900_0, 10;
    %movi 52, 0, 24;
    %mul 8, 42, 34;
    %load/v 42, v0x2498640_0, 10;
    %mov 52, 0, 24;
    %add 8, 42, 34;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.5 ;
    %load/v 8, v0x2498190_0, 32;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.6 ;
    %load/v 8, v0x2498f00_0, 10;
    %mov 18, 0, 22;
    %load/v 40, v0x2498900_0, 10;
    %movi 50, 0, 22;
    %mul 8, 40, 32;
    %load/v 40, v0x2498640_0, 10;
    %mov 50, 0, 22;
    %add 8, 40, 32;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.7 ;
    %load/v 8, v0x2498190_0, 32;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.8 ;
    %load/v 8, v0x2498190_0, 32;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.9 ;
    %load/v 8, v0x2498190_0, 32;
    %set/v v0x24983c0_0, 8, 32;
    %jmp T_22.11;
T_22.11 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x2494010;
T_23 ;
    %wait E_0x24947d0;
    %load/v 8, v0x2498540_0, 32;
    %set/v v0x2498440_0, 8, 32;
    %load/v 8, v0x2499080_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_23.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_23.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_23.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_23.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_23.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_23.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_23.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_23.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_23.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_23.9, 6;
    %load/v 8, v0x2498540_0, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.0 ;
    %set/v v0x2498440_0, 0, 32;
    %jmp T_23.11;
T_23.1 ;
    %load/v 8, v0x2498540_0, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.2 ;
    %load/v 8, v0x2498540_0, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.3 ;
    %load/v 8, v0x2498f00_0, 10;
    %mov 18, 0, 22;
    %load/v 40, v0x24986d0_0, 10;
    %movi 50, 0, 22;
    %mul 8, 40, 32;
    %load/v 40, v0x2498640_0, 10;
    %mov 50, 0, 22;
    %add 8, 40, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.4 ;
    %load/v 8, v0x2498540_0, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.5 ;
    %load/v 8, v0x2498f00_0, 10;
    %mov 18, 0, 22;
    %load/v 40, v0x24986d0_0, 10;
    %movi 50, 0, 22;
    %mul 8, 40, 32;
    %load/v 40, v0x2498640_0, 10;
    %mov 50, 0, 22;
    %add 8, 40, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.6 ;
    %load/v 8, v0x2498540_0, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.7 ;
    %load/v 8, v0x2498f00_0, 10;
    %mov 18, 0, 22;
    %load/v 40, v0x24986d0_0, 10;
    %movi 50, 0, 22;
    %mul 8, 40, 32;
    %load/v 40, v0x2498640_0, 10;
    %mov 50, 0, 22;
    %add 8, 40, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.8 ;
    %load/v 8, v0x2498540_0, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.9 ;
    %load/v 8, v0x2498540_0, 32;
    %set/v v0x2498440_0, 8, 32;
    %jmp T_23.11;
T_23.11 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x2494010;
T_24 ;
    %wait E_0x2494380;
    %set/v v0x24982d0_0, 0, 1;
    %load/v 8, v0x2499080_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_24.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_24.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_24.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_24.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_24.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_24.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_24.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_24.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_24.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_24.9, 6;
    %set/v v0x24982d0_0, 0, 1;
    %jmp T_24.11;
T_24.0 ;
    %set/v v0x24982d0_0, 0, 1;
    %jmp T_24.11;
T_24.1 ;
    %set/v v0x24982d0_0, 0, 1;
    %jmp T_24.11;
T_24.2 ;
    %set/v v0x24982d0_0, 0, 1;
    %jmp T_24.11;
T_24.3 ;
    %set/v v0x24982d0_0, 0, 1;
    %jmp T_24.11;
T_24.4 ;
    %set/v v0x24982d0_0, 1, 1;
    %jmp T_24.11;
T_24.5 ;
    %set/v v0x24982d0_0, 0, 1;
    %jmp T_24.11;
T_24.6 ;
    %set/v v0x24982d0_0, 1, 1;
    %jmp T_24.11;
T_24.7 ;
    %set/v v0x24982d0_0, 0, 1;
    %jmp T_24.11;
T_24.8 ;
    %set/v v0x24982d0_0, 0, 1;
    %jmp T_24.11;
T_24.9 ;
    %set/v v0x24982d0_0, 0, 1;
    %jmp T_24.11;
T_24.11 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x2493280;
T_25 ;
    %wait E_0x248ce10;
    %load/v 8, v0x2493640_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24935c0_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x2493540_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v0x24934a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24935c0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v0x24935c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24935c0_0, 0, 8;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x2492da0;
T_26 ;
    %wait E_0x248ce10;
    %load/v 8, v0x24931d0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2493120_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x24930a0_0, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v0x2493000_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2493120_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v0x2493120_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2493120_0, 0, 8;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x2492900;
T_27 ;
    %wait E_0x248ce10;
    %load/v 8, v0x2492d00_0, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2492c80_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x2492be0_0, 1;
    %jmp/0xz  T_27.2, 8;
    %load/v 8, v0x2492b40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2492c80_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v0x2492c80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2492c80_0, 0, 8;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x2492810;
T_28 ;
    %wait E_0x2491160;
    %load/v 8, v0x2493cb0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_28.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_28.1, 6;
    %set/v v0x24938e0_0, 0, 32;
    %set/v v0x2493a50_0, 0, 32;
    %set/v v0x2493c00_0, 0, 32;
    %jmp T_28.3;
T_28.0 ;
    %load/v 8, v0x2493860_0, 32;
    %set/v v0x24938e0_0, 8, 32;
    %load/v 8, v0x2493990_0, 32;
    %set/v v0x2493a50_0, 8, 32;
    %load/v 8, v0x2493b00_0, 32;
    %set/v v0x2493c00_0, 8, 32;
    %jmp T_28.3;
T_28.1 ;
    %load/v 8, v0x2493990_0, 32;
    %set/v v0x24938e0_0, 8, 32;
    %load/v 8, v0x2493b00_0, 32;
    %set/v v0x2493a50_0, 8, 32;
    %load/v 8, v0x2493f10_0, 32;
    %set/v v0x2493c00_0, 8, 32;
    %jmp T_28.3;
T_28.3 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x2490cd0;
T_29 ;
    %wait E_0x24905a0;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.0, 4;
    %load/x1p 20, v0x2492040_0, 8;
    %jmp T_29.1;
T_29.0 ;
    %mov 20, 2, 8;
T_29.1 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2490f60, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.2, 4;
    %load/x1p 20, v0x2492040_0, 8;
    %jmp T_29.3;
T_29.2 ;
    %mov 20, 2, 8;
T_29.3 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2491000, 8, 12;
    %load/v 8, v0x2492040_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x24910e0, 8, 12;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.4, 4;
    %load/x1p 20, v0x2491fc0_0, 8;
    %jmp T_29.5;
T_29.4 ;
    %mov 20, 2, 8;
T_29.5 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x24911d0, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.6, 4;
    %load/x1p 20, v0x2491fc0_0, 8;
    %jmp T_29.7;
T_29.6 ;
    %mov 20, 2, 8;
T_29.7 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x24912b0, 8, 12;
    %load/v 8, v0x2491fc0_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x24913d0, 8, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2490f60, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491000, 12;
    %add 8, 20, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24910e0, 12;
    %add 8, 20, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24911d0, 12;
    %sub 8, 20, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24912b0, 12;
    %sub 8, 20, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24913d0, 12;
    %sub 8, 20, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x24914b0, 8, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x24914b0, 12;
    %mov 20, 19, 1;
   %cmpi/s 8, 0, 13;
    %mov 8, 5, 1;
    %jmp/0  T_29.8, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x24914b0, 12;
    %inv 9, 12;
    %addi 9, 1, 12;
    %jmp/1  T_29.10, 8;
T_29.8 ; End of true expr.
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24914b0, 12;
    %jmp/0  T_29.9, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_29.10;
T_29.9 ;
    %mov 9, 21, 12; Return false value
T_29.10 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x24915e0, 9, 12;
    %movi 8, 255, 13;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24915e0, 12;
    %mov 33, 0, 1;
    %cmp/u 8, 21, 13;
    %mov 8, 5, 1;
    %jmp/0  T_29.11, 8;
    %movi 9, 255, 12;
    %jmp/1  T_29.13, 8;
T_29.11 ; End of true expr.
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24915e0, 12;
    %jmp/0  T_29.12, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_29.13;
T_29.12 ;
    %mov 9, 21, 12; Return false value
T_29.13 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2490e80, 9, 12;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.14, 4;
    %load/x1p 20, v0x2492040_0, 8;
    %jmp T_29.15;
T_29.14 ;
    %mov 20, 2, 8;
T_29.15 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2491800, 8, 12;
    %load/v 8, v0x2492040_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x24918e0, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.16, 4;
    %load/x1p 20, v0x24920c0_0, 8;
    %jmp T_29.17;
T_29.16 ;
    %mov 20, 2, 8;
T_29.17 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2491a30, 8, 12;
    %mov 8, 0, 1;
    %load/v 9, v0x24920c0_0, 8; Select 8 out of 32 bits
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2491b10, 8, 12;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.18, 4;
    %load/x1p 20, v0x2491fc0_0, 8;
    %jmp T_29.19;
T_29.18 ;
    %mov 20, 2, 8;
T_29.19 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2491c70, 8, 12;
    %load/v 8, v0x2491fc0_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2491d50, 8, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2491800, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491a30, 12;
    %add 8, 20, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491c70, 12;
    %add 8, 20, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24918e0, 12;
    %sub 8, 20, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491b10, 12;
    %sub 8, 20, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491d50, 12;
    %sub 8, 20, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2491b90, 8, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2491b90, 12;
    %mov 20, 19, 1;
   %cmpi/s 8, 0, 13;
    %mov 8, 5, 1;
    %jmp/0  T_29.20, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x2491b90, 12;
    %inv 9, 12;
    %addi 9, 1, 12;
    %jmp/1  T_29.22, 8;
T_29.20 ; End of true expr.
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x2491b90, 12;
    %jmp/0  T_29.21, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_29.22;
T_29.21 ;
    %mov 9, 21, 12; Return false value
T_29.22 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2491f20, 9, 12;
    %movi 8, 255, 13;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x2491f20, 12;
    %mov 33, 0, 1;
    %cmp/u 8, 21, 13;
    %mov 8, 5, 1;
    %jmp/0  T_29.23, 8;
    %movi 9, 255, 12;
    %jmp/1  T_29.25, 8;
T_29.23 ; End of true expr.
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x2491f20, 12;
    %jmp/0  T_29.24, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_29.25;
T_29.24 ;
    %mov 9, 21, 12; Return false value
T_29.25 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x24916c0, 9, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2490e80, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24916c0, 12;
    %add 8, 20, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x24924c0, 8, 12;
    %movi 8, 255, 13;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24924c0, 12;
    %mov 33, 0, 1;
    %cmp/u 8, 21, 13;
    %mov 8, 5, 1;
    %jmp/0  T_29.26, 8;
    %movi 9, 255, 12;
    %jmp/1  T_29.28, 8;
T_29.26 ; End of true expr.
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24924c0, 12;
    %jmp/0  T_29.27, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_29.28;
T_29.27 ;
    %mov 9, 21, 12; Return false value
T_29.28 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x2492370, 9, 12;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.29, 4;
    %ix/get/s 0, 0, 2;
T_29.29 ;
    %load/avx.p 8, v0x2492370, 0;
    %load/avx.p 9, v0x2492370, 0;
    %load/avx.p 10, v0x2492370, 0;
    %load/avx.p 11, v0x2492370, 0;
    %load/avx.p 12, v0x2492370, 0;
    %load/avx.p 13, v0x2492370, 0;
    %load/avx.p 14, v0x2492370, 0;
    %load/avx.p 15, v0x2492370, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x2492160_0, 8, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x24909c0;
T_30 ;
    %wait E_0x24905a0;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.0, 4;
    %load/x1p 20, v0x2492040_0, 8;
    %jmp T_30.1;
T_30.0 ;
    %mov 20, 2, 8;
T_30.1 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2490f60, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.2, 4;
    %load/x1p 20, v0x2492040_0, 8;
    %jmp T_30.3;
T_30.2 ;
    %mov 20, 2, 8;
T_30.3 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2491000, 8, 12;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.4, 4;
    %load/x1p 20, v0x2492040_0, 8;
    %jmp T_30.5;
T_30.4 ;
    %mov 20, 2, 8;
T_30.5 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x24910e0, 8, 12;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.6, 4;
    %load/x1p 20, v0x2491fc0_0, 8;
    %jmp T_30.7;
T_30.6 ;
    %mov 20, 2, 8;
T_30.7 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x24911d0, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.8, 4;
    %load/x1p 20, v0x2491fc0_0, 8;
    %jmp T_30.9;
T_30.8 ;
    %mov 20, 2, 8;
T_30.9 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x24912b0, 8, 12;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.10, 4;
    %load/x1p 20, v0x2491fc0_0, 8;
    %jmp T_30.11;
T_30.10 ;
    %mov 20, 2, 8;
T_30.11 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x24913d0, 8, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2490f60, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491000, 12;
    %add 8, 20, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24910e0, 12;
    %add 8, 20, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24911d0, 12;
    %sub 8, 20, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24912b0, 12;
    %sub 8, 20, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24913d0, 12;
    %sub 8, 20, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x24914b0, 8, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x24914b0, 12;
    %mov 20, 19, 1;
   %cmpi/s 8, 0, 13;
    %mov 8, 5, 1;
    %jmp/0  T_30.12, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x24914b0, 12;
    %inv 9, 12;
    %addi 9, 1, 12;
    %jmp/1  T_30.14, 8;
T_30.12 ; End of true expr.
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24914b0, 12;
    %jmp/0  T_30.13, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_30.14;
T_30.13 ;
    %mov 9, 21, 12; Return false value
T_30.14 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x24915e0, 9, 12;
    %movi 8, 255, 13;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24915e0, 12;
    %mov 33, 0, 1;
    %cmp/u 8, 21, 13;
    %mov 8, 5, 1;
    %jmp/0  T_30.15, 8;
    %movi 9, 255, 12;
    %jmp/1  T_30.17, 8;
T_30.15 ; End of true expr.
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24915e0, 12;
    %jmp/0  T_30.16, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_30.17;
T_30.16 ;
    %mov 9, 21, 12; Return false value
T_30.17 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2490e80, 9, 12;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.18, 4;
    %load/x1p 20, v0x2492040_0, 8;
    %jmp T_30.19;
T_30.18 ;
    %mov 20, 2, 8;
T_30.19 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2491800, 8, 12;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.20, 4;
    %load/x1p 20, v0x2492040_0, 8;
    %jmp T_30.21;
T_30.20 ;
    %mov 20, 2, 8;
T_30.21 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x24918e0, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.22, 4;
    %load/x1p 20, v0x24920c0_0, 8;
    %jmp T_30.23;
T_30.22 ;
    %mov 20, 2, 8;
T_30.23 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2491a30, 8, 12;
    %mov 8, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.24, 4;
    %load/x1p 20, v0x24920c0_0, 8;
    %jmp T_30.25;
T_30.24 ;
    %mov 20, 2, 8;
T_30.25 ;
    %mov 9, 20, 8; Move signal select into place
    %mov 17, 0, 3;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2491b10, 8, 12;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.26, 4;
    %load/x1p 20, v0x2491fc0_0, 8;
    %jmp T_30.27;
T_30.26 ;
    %mov 20, 2, 8;
T_30.27 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2491c70, 8, 12;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.28, 4;
    %load/x1p 20, v0x2491fc0_0, 8;
    %jmp T_30.29;
T_30.28 ;
    %mov 20, 2, 8;
T_30.29 ;
    %mov 8, 20, 8; Move signal select into place
    %mov 16, 0, 4;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2491d50, 8, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2491800, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491a30, 12;
    %add 8, 20, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491c70, 12;
    %add 8, 20, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24918e0, 12;
    %sub 8, 20, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491b10, 12;
    %sub 8, 20, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x2491d50, 12;
    %sub 8, 20, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2491b90, 8, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2491b90, 12;
    %mov 20, 19, 1;
   %cmpi/s 8, 0, 13;
    %mov 8, 5, 1;
    %jmp/0  T_30.30, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x2491b90, 12;
    %inv 9, 12;
    %addi 9, 1, 12;
    %jmp/1  T_30.32, 8;
T_30.30 ; End of true expr.
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x2491b90, 12;
    %jmp/0  T_30.31, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_30.32;
T_30.31 ;
    %mov 9, 21, 12; Return false value
T_30.32 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2491f20, 9, 12;
    %movi 8, 255, 13;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x2491f20, 12;
    %mov 33, 0, 1;
    %cmp/u 8, 21, 13;
    %mov 8, 5, 1;
    %jmp/0  T_30.33, 8;
    %movi 9, 255, 12;
    %jmp/1  T_30.35, 8;
T_30.33 ; End of true expr.
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x2491f20, 12;
    %jmp/0  T_30.34, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_30.35;
T_30.34 ;
    %mov 9, 21, 12; Return false value
T_30.35 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x24916c0, 9, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2490e80, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 20, v0x24916c0, 12;
    %add 8, 20, 12;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x24924c0, 8, 12;
    %movi 8, 255, 13;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24924c0, 12;
    %mov 33, 0, 1;
    %cmp/u 8, 21, 13;
    %mov 8, 5, 1;
    %jmp/0  T_30.36, 8;
    %movi 9, 255, 12;
    %jmp/1  T_30.38, 8;
T_30.36 ; End of true expr.
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 21, v0x24924c0, 12;
    %jmp/0  T_30.37, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_30.38;
T_30.37 ;
    %mov 9, 21, 12; Return false value
T_30.38 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x2492370, 9, 12;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_30.39, 4;
    %ix/get/s 0, 0, 2;
T_30.39 ;
    %load/avx.p 8, v0x2492370, 0;
    %load/avx.p 9, v0x2492370, 0;
    %load/avx.p 10, v0x2492370, 0;
    %load/avx.p 11, v0x2492370, 0;
    %load/avx.p 12, v0x2492370, 0;
    %load/avx.p 13, v0x2492370, 0;
    %load/avx.p 14, v0x2492370, 0;
    %load/avx.p 15, v0x2492370, 0;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %set/x0 v0x2492160_0, 8, 8;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x244d970;
T_31 ;
    %set/v v0x24a5170_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0x244d970;
T_32 ;
    %set/v v0x24a4a50_0, 1, 32;
    %end;
    .thread T_32;
    .scope S_0x244d970;
T_33 ;
    %set/v v0x24a4370_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0x244d970;
T_34 ;
    %set/v v0x24a4bf0_0, 0, 33;
    %end;
    .thread T_34;
    .scope S_0x244d970;
T_35 ;
    %movi 8, 131072, 33;
    %set/v v0x24a4ad0_0, 8, 33;
    %end;
    .thread T_35;
    .scope S_0x244d970;
T_36 ;
    %set/v v0x24a4f40_0, 0, 15;
    %end;
    .thread T_36;
    .scope S_0x244d970;
T_37 ;
    %vpi_func 2 52 "$value$plusargs", 8, 32, "instr_mem=%s", v0x24a4890_0;
    %set/v v0x24a4ea0_0, 8, 32;
    %vpi_func 2 53 "$value$plusargs", 8, 32, "in_buf=%s", v0x24a47f0_0;
    %set/v v0x24a4fc0_0, 8, 32;
    %vpi_func 2 54 "$value$plusargs", 8, 32, "out_buf=%s", v0x24a4e20_0;
    %set/v v0x24a5970_0, 8, 32;
    %vpi_func 2 55 "$value$plusargs", 8, 32, "test_result=%s", v0x24a5230_0;
    %set/v v0x24a59f0_0, 8, 32;
    %vpi_func 2 56 "$value$plusargs", 8, 32, "dumpvars=%s", v0x24a4530_0;
    %set/v v0x24a44b0_0, 8, 32;
    %vpi_func 2 59 "$value$plusargs", 8, 32, "image_rows=%d", v0x24a4750_0;
    %nor/r 8, 8, 32;
    %jmp/0xz  T_37.0, 8;
    %vpi_call 2 60 "$error", "No image height is specified. Specify a height using +image_rows=<height>.";
    %vpi_call 2 61 "$finish";
T_37.0 ;
    %vpi_func 2 63 "$value$plusargs", 8, 32, "image_columns=%d", v0x24a46b0_0;
    %nor/r 8, 8, 32;
    %jmp/0xz  T_37.2, 8;
    %vpi_call 2 64 "$error", "No image width is specified. Specify a width using +image_columns=<height>.";
    %vpi_call 2 65 "$finish";
T_37.2 ;
    %load/v 8, v0x24a4ea0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.4, 4;
    %vpi_call 2 70 "$display", "Instruction Memory: %0s", v0x24a4890_0;
    %vpi_call 2 71 "$readmemh", v0x24a4890_0, v0x24a41b0;
    %jmp T_37.5;
T_37.4 ;
    %vpi_call 2 73 "$display", "No instruction memory";
T_37.5 ;
    %load/v 8, v0x24a4fc0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.6, 4;
    %vpi_call 2 78 "$display", "Input Data Buffer: %0s", v0x24a47f0_0;
    %jmp T_37.7;
T_37.6 ;
    %vpi_call 2 80 "$display", "No input data buffer";
T_37.7 ;
    %load/v 8, v0x24a5970_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.8, 4;
    %vpi_func 2 85 "$test$plusargs", 8, 32, "out_start";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.10, 4;
    %vpi_func 2 86 "$value$plusargs", 8, 32, "out_start=%h", v0x24a4bf0_0;
    %set/v v0x24a50f0_0, 8, 32;
T_37.10 ;
    %vpi_func 2 89 "$test$plusargs", 8, 32, "out_end";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.12, 4;
    %vpi_func 2 90 "$value$plusargs", 8, 32, "out_end=%h", v0x24a4ad0_0;
    %set/v v0x24a50f0_0, 8, 32;
T_37.12 ;
    %vpi_call 2 93 "$display", "Output buffer: %0s", v0x24a4e20_0;
    %vpi_call 2 94 "$display", "  Dumping range: 0x%h - 0x%h", v0x24a4bf0_0, v0x24a4ad0_0;
    %load/v 8, v0x24a4bf0_0, 33;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 33;
    %set/v v0x24a4bf0_0, 8, 33;
    %load/v 8, v0x24a4ad0_0, 33;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 33;
    %set/v v0x24a4ad0_0, 8, 33;
    %jmp T_37.9;
T_37.8 ;
    %vpi_call 2 101 "$display", "No output buffer";
T_37.9 ;
    %vpi_func 2 104 "$test$plusargs", 8, 32, "cycles";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_37.14, 4;
    %vpi_func 2 105 "$value$plusargs", 8, 32, "cycles=%d", v0x24a4a50_0;
    %set/v v0x24a50f0_0, 8, 32;
T_37.14 ;
    %vpi_call 2 108 "$display", "Running userlogic for maximum of %0d cycles", v0x24a4a50_0;
    %end;
    .thread T_37;
    .scope S_0x244d970;
T_38 ;
    %set/v v0x24a42f0_0, 0, 1;
    %set/v v0x24a5040_0, 0, 1;
    %load/v 8, v0x24a44b0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_38.0, 4;
    %vpi_call 2 120 "$dumpfile", v0x24a4530_0;
    %vpi_call 2 121 "$dumpvars", 1'sb0, S_0x244d970;
T_38.0 ;
    %delay 20000, 0;
    %set/v v0x24a5040_0, 1, 1;
    %delay 10000, 0;
    %mov 8, 1, 1;
    %mov 9, 0, 1;
    %load/v 10, v0x24a4750_0, 10;
    %load/v 20, v0x24a46b0_0, 10;
    %mov 30, 0, 10;
    %set/v v0x24a5170_0, 8, 32;
    %load/v 8, v0x24a4a50_0, 32;
    %set/v v0x24a4370_0, 8, 32;
T_38.2 ;
    %load/v 8, v0x24a4370_0, 32;
    %cmp/u 0, 8, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x24a5650_0, 1; Only need 1 of 32 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_38.4, 4;
    %load/x1p 9, v0x24a5650_0, 1;
    %jmp T_38.5;
T_38.4 ;
    %mov 9, 2, 1;
T_38.5 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz T_38.3, 8;
    %load/v 8, v0x24a4370_0, 32;
    %mov 40, 0, 1;
    %subi 8, 1, 33;
    %set/v v0x24a4370_0, 8, 32;
    %delay 10000, 0;
    %jmp T_38.2;
T_38.3 ;
    %load/v 8, v0x24a4a50_0, 32;
    %load/v 40, v0x24a4370_0, 32;
    %sub 8, 40, 32;
    %vpi_call 2 136 "$display", "Userlogic ran for %0d cycles", T<8,32,u>;
    %vpi_call 2 137 "$display", "status register = 0x%x", v0x24a5650_0;
    %vpi_call 2 138 "$display", "test register   = 0x%x", v0x24a5560_0;
    %set/v v0x24a5170_0, 0, 32;
    %load/v 8, v0x24a5970_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_38.6, 4;
    %vpi_func 2 144 "$fopen", 8, 32, v0x24a4e20_0, "w";
    %set/v v0x24a4c90_0, 8, 32;
    %load/v 8, v0x24a4bf0_0, 33;
    %set/v v0x24a45d0_0, 8, 32;
T_38.8 ;
    %load/v 8, v0x24a45d0_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v0x24a4ad0_0, 33;
    %cmp/u 8, 41, 33;
    %jmp/0xz T_38.9, 5;
    %load/v 8, v0x24a45d0_0, 32;
    %set/v v0x24a4f40_0, 8, 15;
    %delay 10000, 0;
    %vpi_call 2 148 "$fwrite", v0x24a4c90_0, "%h\012", v0x24a4410_0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x24a45d0_0, 32;
    %set/v v0x24a45d0_0, 8, 32;
    %jmp T_38.8;
T_38.9 ;
    %vpi_call 2 150 "$fclose", v0x24a4c90_0;
T_38.6 ;
    %load/v 8, v0x24a59f0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_38.10, 4;
    %vpi_func 2 155 "$fopen", 8, 32, v0x24a5230_0, "w";
    %set/v v0x24a45d0_0, 8, 32;
    %vpi_call 2 156 "$fwrite", v0x24a45d0_0, "%0d", v0x24a5560_0;
    %vpi_call 2 157 "$fclose", v0x24a45d0_0;
T_38.10 ;
    %vpi_call 2 160 "$finish";
    %end;
    .thread T_38;
    .scope S_0x244d970;
T_39 ;
T_39.0 ;
    %delay 5000, 0;
    %load/v 8, v0x24a42f0_0, 1;
    %inv 8, 1;
    %set/v v0x24a42f0_0, 8, 1;
    %jmp T_39.0;
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "harness/userlogic_test.v";
    "../hw/hdl/verilog/dataram2.v";
    "../hw/hdl/verilog/sobel/userlogic.v";
    "../hw/hdl/verilog/sobel/lib/dffr.v";
    "../hw/hdl/verilog/sobel/sobel_top.v";
    "../hw/hdl/verilog/sobel/sobel_read_transform.v";
    "../hw/hdl/verilog/sobel/sobel_write_transform.v";
    "../hw/hdl/verilog/sobel/sobel_control.v";
    "../hw/hdl/verilog/sobel/lib/dffre.v";
    "../hw/hdl/verilog/sobel/sobel_image_rowregs.v";
    "../hw/hdl/verilog/sobel/sobel_accelerator.v";
    "../hw/hdl/verilog/dataram3.v";
