$date
	Sun Jun 11 13:42:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module two_to_four_dec_tb $end
$var wire 4 ! y [3:0] $end
$var reg 1 " en $end
$var reg 2 # in [1:0] $end
$scope module td $end
$var wire 1 " en $end
$var wire 2 $ in [1:0] $end
$var reg 4 % y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
x"
bx !
$end
#1
b0 !
b0 %
0"
#2
bx !
bx %
1"
#4
b1 !
b1 %
b0 #
b0 $
#6
b10 !
b10 %
b1 #
b1 $
#8
b100 !
b100 %
b10 #
b10 $
#10
b1000 !
b1000 %
b11 #
b11 $
