H22290
s 00000/00000/00430
d D 1.10 03/03/10 10:30:09 staelin 13 11
i 12
c Auto merged
cC
cHhpli69.hpli.hpl.hp.com
cK52873
cM12
e
s 00016/00004/00414
d D 1.8.1.1 03/03/10 10:26:52 staelin 12 9
c - Cleanup/update references for lmbench3 paper
cC
cK52873
e
s 00000/00004/00418
d D 1.9 03/03/06 16:05:39 staelin 11 9
i 10
c Auto merged
cC
cHhpliclu1.hpli.hpl.hp.com
cK32972
cM10
e
s 00004/00002/00367
d D 1.6.1.1 03/03/06 16:04:21 staelin 10 7
c - fixup references-lmbench3 a bit
cC
cHhpliclu1.hpli.hpl.hp.com
cK02505
e
s 00007/00000/00411
d D 1.8 03/01/13 13:15:11 staelin 9 8
c - Add a reference to documentation on the Intel Profusion 8-way SMP
c   chipset to doc/references-lmbench3
cC
cK32972
e
s 00045/00003/00366
d D 1.7 03/01/10 10:14:46 staelin 8 7
c - Update lmbench3 paper references
cC
cK17806
e
s 00004/00004/00365
d D 1.6 02/11/12 13:24:49 staelin 7 6
c doc/references-lmbench3: bugfixes in references
cC
cK01882
e
s 00033/00001/00336
d D 1.5 02/11/04 08:48:51 staelin 6 5
c doc/references-lmbench3: add more references
cC
cHhpli69.hpli.hpl.hp.com
cK02010
e
s 00042/00017/00295
d D 1.4 02/01/07 23:28:57 staelin 5 4
c Add some new references and fixup the old conference proceedings to
c use the refer tags %B/%C for book/city instead of the refdbms tags %C/%c
c for the same thing.
cC
cHfirewall.staelin.co.il
cK09132
e
s 00009/00017/00303
d D 1.3 02/01/07 17:14:18 staelin 4 3
c Removed references to unfinished papers; added a reference to Saavedra92
cC
cHhpli69.hpli.hpl.hp.com
cK16089
e
s 00026/00000/00294
d D 1.2 02/01/04 13:06:03 staelin 3 2
c Added two papers on SMT by Tullsen
cC
cHfirewall.staelin.co.il
cK14089
e
s 00294/00000/00000
d D 1.1 01/12/31 16:48:04 staelin 2 1
cC
cF1
cK15669
cO-rw-rw-r--
e
s 00000/00000/00000
d D 1.0 01/12/31 16:48:04 staelin 1 0
c BitKeeper file /usr/WebPaper/users/staelin/src/LMbench3/doc/references-lmbench3
cBlm@lm.bitmover.com|ChangeSet|20000131225335|47351|--LMBENCH--
cHhpli69.hpli.hpl.hp.com
cK44683
cPdoc/references-lmbench3
cR26af8d85f39ddd2d
cV4
cX0x821
cZ+02:00
e
u
U
f e 0
f x 0x821
t
T
I 2
%z Article
D 4
%K Staelin01a
%A Carl Staelin
%T Analyzing the memory hierarchy
%D October 2001
%I Hewlett-Packard Laboratories
%C Palo Alto, CA

%z Article
%K Staelin01c
%A Carl Staelin
%T Utilizing intra-processor parallelism
%D October 2001
%I Hewlett-Packard Laboratories
%C Palo Alto, CA

%z Article
E 4
%K Staelin98
%A Carl Staelin
%A Larry McVoy
%T mhz: Anatomy of a microbenchmark
D 5
%C Proceedings USENIX Annual Technical Conference
%c New Orleans, LA
E 5
I 5
%B Proceedings USENIX Annual Technical Conference
%C New Orleans, LA
E 5
%D June 1998
%P 155-166

%z Article
%K McVoy96
%A Larry McVoy
%A Carl Staelin
%T lmbench: Portable tools for performance analysis
D 5
%C Proceedings USENIX Winter Conference
%c San Diego, CA
E 5
I 5
%B Proceedings USENIX Winter Conference
%C San Diego, CA
E 5
%D January 1996
%P 279-284

I 5
%K Bray90
%A Tim Bray
%T Bonnie benchmark
%D 1990
%o http://www.textuality.com/bonnie/

%z Article
%K Brown97
%A Aaron Brown
%A Margo Seltzer
D 12
%T Operating system benchmarking in the wake of lmbench: A case study of the performance of NetBSD on the Intel x86 architecture
E 12
I 12
%T Operating system benchmarking in the wake of lmbench: a case study of the performance of NetBSD on the Intel x86 architecture
E 12
%B Proceedings of the 1997 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems
%C Seattle, WA
%D June 1997
%P 214-224
%o http://www.eecs.harvard.edu/~vino/perf/hbench/sigmetrics/hbench.html

I 8
%z Article
%A Cristina Hristea
%A Danial Lenoski
%A John Keen
%T Measuring memory hierarchy performance of cache-coherent multiprocessors using microbenchmarks
%B Proceedings of Supercomputing '97
%D November 1997
%C San Jose, CA
%o http://www.supercomp.org/sc97/proceedings/TECH/HRISTEA/

E 8
E 5
D 4
%a Thesis
E 4
I 4
%z Thesis
E 4
%K Prestor01
%A Uros Prestor
%T Evaluating the memory performance of a ccNUMA system
I 4
%I Department of Computer Science, University of Utah
%D May 2001
E 4

I 4
%z Thesis
%K Saavedra92
%A Rafael H. Saavedra-Barrera
%T CPU Performance evaluation and execution time prediction using narrow spectrum benchmarking
%I Department of Computer Science, University of California at Berkeley
%D 1992
E 4

%z Article
%K Saavedra95
%A R.H. Saavedra
%A A.J. Smith
%T Measuring cache and TLB performance and their effect on benchmark runtimes
%J IEEE Transactions on Computers
%V 44
%N 10
%D October 1995
%P 1223-1235

%z Article
%K Wolman89
%A Barry L. Wolman
%A Thomas M. Olson
%T IOBENCH: a system independent IO benchmark
%J Computer Architecture News
%V 17
%N 5
%D September 1989
%P 55-70
%x IOBENCH is an operating system and processor independent synthetic
%x input/output (IO) benchmark designed to put a configurable IO and
%x processor (CP) load on the system under test.  This paper discusses
%x the UNIX versions.
%k IOBENCH, synthetic I/O benchmark, UNIX workload
%s vinton%cello@hplabs.hp.com (Fri Sep 20 12:55:58 PDT 1991)

%z Book
%K Hennessy96
%A John L. Hennessy
%A David A. Patterson
%T Computer Architecture A Quantitative Approach, 2nd Edition
%I Morgan Kaufman
%D 1996

I 5
%z Book
%K Jain91
%A Raj Jain
%T The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling
%I Wiley-Interscience
%C New York, NY
%D April 1991

E 5
%z Article
%K Chen94a
%A P. M. Chen
%A D. A. Patterson
%T A new approach to I/O performance evaluation \- self-scaling I/O benchmarks, predicted I/O performance
%D November 1994
%J Transactions on Computer Systems
%V 12
%N 4
%P 308-339
%x Current I/O benchmarks suffer from several chronic problems: they
%x quickly become obsolete; they do not stress the I/O system; and they
%x do not help much in undelsi;anding I/O system performance. We
%x propose a new approach to I/O performance analysis. First, we
%x propose a self-scaling benchmark that dynamically adjusts aspects of
%x its workload according to the performance characteristic of the
%x system being measured. By doing so, the benchmark automatically
%x scales across current and future systems. The evaluation aids in
%x understanding system performance by reporting how performance varies
%x according to each of five workload parameters. Second, we propose
%x predicted performance, a technique for using the results from the
%x self-scaling evaluation to estimate quickly the performance for
%x workloads that have not been measured. We show that this technique
%x yields reasonably accurate performance estimates and argue that this
%x method gives a far more accurate comparative performance evaluation
%x than traditional single-point benchmarks. We apply our new
%x evaluation technique by measuring a SPARCstation 1+ with one SCSI
%x disk, an HP 730 with one SCSI-II disk, a DECstation 5000/200 running
%x the Sprite LFS operating system with a three-disk disk array, a
%x Convex C240 minisupercomputer with a four-disk disk array, and a
%x Solbourne 5E/905 fileserver with a two-disk disk array.
%s toc@hpl.hp.com (Mon Mar 13 10:57:38 1995)
%s wilkes%hplajw@hpl.hp.com (Sun Mar 19 12:38:01 PST 1995)
%s wilkes%cello@hpl.hp.com (Sun Mar 19 12:38:53 PST 1995)

%z InProceedings
%K Ousterhout90
%s wilkes%cello@hplabs.hp.com (Fri Jun 29 20:46:08 PDT 1990)
%A John K. Ousterhout
%T Why aren't operating systems getting faster as fast as hardware?
D 5
%C Proceedings USENIX Summer Conference
%c Anaheim, CA
E 5
I 5
%B Proceedings USENIX Summer Conference
%C Anaheim, CA
E 5
%D June 1990
%P 247-256
%x This paper evaluates several hardware pplatforms and operating systems using
%x a set of benchmarks that stress kernel entry/exit, file systems, and
%x other things related to operating systems. The overall conclusion is that
%x operating system performance is not improving at the same rate as the base speed of the
%x underlying hardware. The most obvious ways to remedy this situation
%x are to improve memory bandwidth and reduce operating systems'
%x tendency to wait for disk operations to complete.
%o Typical performance of 10-20 MIPS cpus is only 0.4 times what
%o their raw hardware performance would suggest. HP-UX is
%o particularly bad on the HP 9000/835, at about 0.2x. (Although
%o this measurement discounted a highly-tuned getpid call.)
%k OS performance, RISC machines, HP9000 Series 835 system calls

%z InProceedings
%K McVoy91
%A L. W. McVoy
%A S. R. Kleiman
%T Extent-like Performance from a Unix File System
D 5
%C Proceedings USENIX Winter Conference
%c Dallas, TX
E 5
I 5
%B Proceedings USENIX Winter Conference
%C Dallas, TX
E 5
%D January 1991
%P 33-43

%z Article
%K Chen93d
%A Peter M. Chen
%A David Patterson
%T Storage performance \- metrics and benchmarks
%J Proceedings of the IEEE
%V 81
%N 8
%D August 1993
%P 1151-1165
%x Discusses metrics and benchmarks used in storage performance evaluation.
%x Describes, reviews, and runs popular I/O benchmarks on three systems.  Also
%x describes two new approaches to storage benchmarks: LADDIS and a Self-Scaling
%x benchmark with predicted performance.
%k I/O, storage, benchmark, workload, self-scaling benchmark, 
%k predicted performance, disk, performance evaluation
%s staelin%cello@hpl.hp.com (Wed Sep 27 16:21:11 PDT 1995)

%z Article
%K Park90a
%A Arvin Park
%A J. C. Becker
%T IOStone: a synthetic file system benchmark
%J Computer Architecture News
%V 18
%N 2
%D June 1990
%P 45-52
%o this benchmark is useless for all modern systems; it fits
%o completely inside the file system buffer cache.  Soon it may even
%o fit inside the processor cache!
%k IOStone, I/O, benchmarks
%s staelin%cello@hpl.hp.com (Wed Sep 27 16:37:26 PDT 1995)

%z Article
%K Fenwick95
%A David M. Fenwick
%A Denis J. Foley
%A William B. Gist
%A Stephen R. VanDoren
%A Danial Wissell
%T The AlphaServer 8000 series: high-end server platform development
%J Digital Technical Journal
%V 7
%N 1
%D August 1995
%P 43-65
%x The AlphaServer 8400 and the AlphaServer 8200 are Digital's newest high-end
%x server products.  Both servers are based on the 300Mhz Alpha 21164 
%x microprocessor and on the AlphaServer 8000-series platform architecture.
%x The AlphaServer 8000 platform development team set aggressive system data
%x bandwidth and memory read latency targets in order to achieve high-performance
%x goals.  The low-latency criterion was factored into design decisions made at
%x each of the seven layers of platform development.  The combination of 
%x industry-leading microprocessor technology and a system platform focused
%x on low latency has resulted in a 12-processor server implementation ---
%x the AlphaServer 8400 --- capable of supercomputer levels of performance.
%k DEC Alpha server, performance, memory latency
%s staelin%cello@hpl.hp.com (Wed Sep 27 17:27:23 PDT 1995)

%z Book
%K Toshiba94
D 8
D 10
%A Toshiba
E 10
I 10
%Q Toshiba
E 10
E 8
I 8
D 11
%Q Toshiba
E 11
E 8
%T DRAM Components and Modules
%I Toshiba America Electronic Components, Inc.
%P A59-A77,C37-C42
%D 1994

%z Article
%K McCalpin95
%A John D. McCalpin
%T Memory bandwidth and machine balance in current high performance computers
%J IEEE Technical Committee on Computer Architecture newsletter
%D December 1995

%z Article
I 6
D 8
D 10
%K McCalpin2002
E 10
I 10
%K McCalpin02
E 10
E 8
I 8
D 11
%K McCalpin02
E 11
E 8
%A John D. McCalpin
%T The STREAM2 home page
%o http://www.cs.virginia.edu/stream/stream2/
I 10
%D 2002
E 10
I 8
D 11
%D 2002
E 11
E 8

%z Article
E 6
%K FSF89
%A Richard Stallman
%Q Free Software Foundation
%T General Public License
%D 1989
%O Included with \*[lmbench]

%z Article
%K Shein89
%A Barry Shein
%A Mike Callahan
%A Paul Woodbury
%T NFSSTONE: A network file server performance benchmark
D 5
%C Proceedings USENIX Summer Conference
%c Baltimore, MD
E 5
I 5
%B Proceedings USENIX Summer Conference
%C Baltimore, MD
E 5
%D June 1989
%P 269-275

%z Article
%K Weicker84
%A R.P. Weicker
%T Dhrystone: A synthetic systems programming benchmark
D 12
%J CACM
E 12
I 12
%J Communications of the ACM
E 12
%V 27
%N 10
D 12
%P 1013-1030
E 12
I 12
%P 1013--1030
E 12
%D 1984

%z Article
%K Howard88
%A J. Howard
%A M. Kazar
%A S. Menees
%A S. Nichols
%A M. Satyanrayanan
%A R. Sidebotham
%A M. West
%T Scale and performance in a distributed system
%J ACM Transactions on Computer Systems
%V 6
%N 1
%D February 1988
D 12
%P 51-81
E 12
I 12
%P 51--81
E 12
%k Andrew benchmark

%z Article
%K Banga97
%A Guarav Banga
%A Peter Druschel
%T Measuring the capacity of a web server
D 5
%C Proceedings USENIX Symposium on Internet Technologies and Systems
%c Monterey, CA
E 5
I 5
%B Proceedings USENIX Symposium on Internet Technologies and Systems
%C Monterey, CA
E 5
%D December 1997
I 12
%P 61--71
E 12

%z Article
%K Banga98
%A Guarav Banga
%A Jeffrey C. Mogul
%T Scalable kernel performance for internet servers under realistic loads
D 5
%C Proceedings of the 1998 USENIX Annual Technical Conference
%c New Orleans, LA
E 5
I 5
%B Proceedings of the 1998 USENIX Annual Technical Conference
%C New Orleans, LA
E 5
%D June 1998
I 12
%P 69--83
E 12

%z Article
D 8
%k Seltzer99
E 8
I 8
%K Mogul99
%A Jeffrey C. Mogul
%T Brittle metrics in operating systems research
%B Proceedings 7th IEEE Workshop on Hot Topics in Operating Systems (HotOS-VII)
%C Rio Rico, AZ
%P 90--95
%D March 1999

%z Article
I 12
%K Regehr2002
%A John Regehr
%T Inferring scheduling behavior with Hourglass
%B Proceedings of the USENIX Annual Technical Conference FREENIX track
%C Monterey, CA
%D June 2002
%P 143--156

%z Article
E 12
%K Seltzer99
E 8
%A Margo Seltzer
%A David Krinsky
%A Keith Smith
%A Xiolan Zhang
%T The case for application-specific benchmarking
D 5
%C Proceedings of the 1999 Workshop on Hot Topics in Operating Systems
%c Rico, AZ
E 5
I 5
%B Proceedings of the 1999 Workshop on Hot Topics in Operating Systems
%C Rico, AZ
E 5
%D 1999
I 12
%P 102--107
E 12
I 3

%z Article
I 8
%K Smith97
%A Keith A. Smith
%A Margo L. Seltzer
%T File system aging --- Increasing the relevance of file system benchmarks
%B Proceedings of the 1997 SIGMETRICS Conference
%D June 1997
%C Seattle, WA
%P 203-213

%z Article
E 8
%K Tullsen96
%A Dean Tullsen
%A Susan Eggers
%A Joel Emer
%A Henry Levy
%A Jack Lo
%A Rebecca Stamm
%T Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor
%C Proceedings of the 23rd Annual International Symposium on Computer Architecture
%D May 1996
%P 191-202
%O http://www.cs.washington.edu/research/smt/papers/ISCA96.ps

%z Article
%K Tullsen99
%A Dean Tullsen
%A Jack Lo
%A Susan Eggers
%A Henry Levy
D 6
%T Suppoerting fine-grain synchronization on a simultaneous multithreaded processor
E 6
I 6
%T Supporting fine-grain synchronization on a simultaneous multithreaded processor
E 6
D 5
%C Proceedings of the 5th International Symposium on High Performance Computer Architecture
E 5
I 5
%B Proceedings of the 5th International Symposium on High Performance Computer Architecture
E 5
%D January 1999
%P 54-58
%O http://www.cs.washington.edu/research/smt/papers/hpca.ps
I 6

I 8
%z Report
%K Whaley97
%A R. Clint Whaley
%A Jack Dongarra
%T Automatically tuned linear algebra software
%I Department of Computer Science, University of Tennessee
%C Knoxville, TN
%R UT-CS-97-366
%D 1997
%o http://math-atlas.sourceforge.net/

E 8
%z Article
%K SPEChpc96
%Q Standard Performance Evaluation Corporation
%T SPEC HPC96 benchmark
%D 1996
D 7
%o http://www.specbench.org/hpg/hpc96/
E 7
I 7
%O http://www.specbench.org/hpg/hpc96/
E 7

%z Article
%K Parkbench
%Q PARallel Kernels and BENCHmarks committee
%T PARKBENCH
%D 2002
D 7
%o http://www.netlib.org/parkbench/
E 7
I 7
%O http://www.netlib.org/parkbench/
E 7

%z Article
%K NAS
%Q NASA Advanced Supercomputing Division, NASA Ames Research Center
%T NAS parallel benchmarks
D 7
%o http://www.nas.nasa.gov/NAS/NPB
E 7
I 7
%O http://www.nas.nasa.gov/NAS/NPB
E 7

%z Article
%K Glendinning94
%A Ian Glendinning
%T GENESIS distributed memory benchmark suite
D 7
%o http://wotug.ukc.ac.uk/parallel/performance/benchmarks/genesis
E 7
I 7
%O http://wotug.ukc.ac.uk/parallel/performance/benchmarks/genesis
I 10
D 11
%D 1994
E 11
E 10
I 8
%D 1994
I 9

%z Article
%K Intel99
%Q Intel
%T Profusion --- An 8-way symmetric multiprocessing chipset
%O http://netserver.hp.com/docs/download.asp?file=tp_profusion(r).pdf
%D July 1999
E 9
E 8
E 7
E 6
E 3
E 2
I 1
E 1
