<stg><name>multiply_a23</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="16" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @multiply_a23_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind

]]></Node>
<StgValue><ssdm name="nC_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind

]]></Node>
<StgValue><ssdm name="mC_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind

]]></Node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i14 [ 0, %0 ], [ %add_ln4, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="14">
<![CDATA[
:2  %zext_ln4_1 = zext i14 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="zext_ln4_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %add_ln4 = add i14 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="7">
<![CDATA[
:4  %zext_ln4 = zext i7 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %icmp_ln4 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln4, label %7, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:1  %C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln4_1

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:2  call void (...)* @_ssdm_op_SpecInterface(i32* %C_addr, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:3  %icmp_ln13 = icmp slt i32 %zext_ln4, %mC_read

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:0  %j_0 = phi i7 [ 0, %hls_label_0_begin ], [ %j, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:1  %zext_ln8 = zext i7 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:2  %icmp_ln8 = icmp eq i7 %j_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:4  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln8, label %hls_label_0_end, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %icmp_ln13_1 = icmp slt i32 %zext_ln8, %nC_read

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1  %and_ln13 = and i1 %icmp_ln13, %icmp_ln13_1

]]></Node>
<StgValue><ssdm name="and_ln13"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="7">
<![CDATA[
.preheader.preheader:2  %zext_ln14 = zext i7 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:3  %add_ln14_4 = add i14 %phi_mul, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader:4  %zext_ln14_1 = zext i14 %add_ln14_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:5  %C_addr_1 = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.0:0  %k_0_0 = phi i7 [ %add_ln9, %._crit_edge.3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0_0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
.preheader.0:1  %k_0_0_cast = zext i7 %k_0_0 to i32

]]></Node>
<StgValue><ssdm name="k_0_0_cast"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:3  %icmp_ln9 = icmp eq i7 %k_0_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln9, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln13_2 = icmp slt i32 %k_0_0_cast, %nA_read

]]></Node>
<StgValue><ssdm name="icmp_ln13_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln13_1 = and i1 %and_ln13, %icmp_ln13_2

]]></Node>
<StgValue><ssdm name="and_ln13_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln13_1, label %3, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="7">
<![CDATA[
:0  %zext_ln14_2 = zext i7 %k_0_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="7">
<![CDATA[
:1  %zext_ln14_3 = zext i7 %k_0_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln14_5 = add i14 %phi_mul, %zext_ln14_3

]]></Node>
<StgValue><ssdm name="add_ln14_5"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln14_4 = zext i14 %add_ln14_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %mul_ln14_4 = mul i14 %zext_ln14_2, 100

]]></Node>
<StgValue><ssdm name="mul_ln14_4"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %add_ln14_6 = add i14 %mul_ln14_4, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln14_6"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="14">
<![CDATA[
:7  %zext_ln14_5 = zext i14 %add_ln14_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="14">
<![CDATA[
:9  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="14">
<![CDATA[
:9  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln14 = mul nsw i32 %B_load, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln14"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="14">
<![CDATA[
:12  %C_load = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %add_ln14 = add nsw i32 %mul_ln14, %C_load

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
:14  store i32 %add_ln14, i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:0  %or_ln9 = or i7 %k_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:1  %zext_ln9 = zext i7 %or_ln9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:2  %icmp_ln13_3 = icmp slt i32 %zext_ln9, %nA_read

]]></Node>
<StgValue><ssdm name="icmp_ln13_3"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:3  %and_ln13_2 = and i1 %and_ln13, %icmp_ln13_3

]]></Node>
<StgValue><ssdm name="and_ln13_2"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:4  br i1 %and_ln13_2, label %4, label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="7">
<![CDATA[
:0  %zext_ln14_6 = zext i7 %or_ln9 to i14

]]></Node>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="7">
<![CDATA[
:1  %zext_ln14_7 = zext i7 %or_ln9 to i14

]]></Node>
<StgValue><ssdm name="zext_ln14_7"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln14_7 = add i14 %phi_mul, %zext_ln14_7

]]></Node>
<StgValue><ssdm name="add_ln14_7"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln14_8 = zext i14 %add_ln14_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_8"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln14_8

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %mul_ln14_5 = mul i14 %zext_ln14_6, 100

]]></Node>
<StgValue><ssdm name="mul_ln14_5"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %add_ln14_8 = add i14 %mul_ln14_5, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln14_8"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="14">
<![CDATA[
:7  %zext_ln14_9 = zext i14 %add_ln14_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_9"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln14_9

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="14">
<![CDATA[
:9  %A_load_1 = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_1 = load i32* %B_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="14">
<![CDATA[
:9  %A_load_1 = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_1 = load i32* %B_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
:12  %C_load_1 = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln14_1 = mul nsw i32 %B_load_1, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln14_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="14" op_1_bw="0">
<![CDATA[
:12  %C_load_1 = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="110" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %add_ln14_1 = add nsw i32 %mul_ln14_1, %C_load_1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  store i32 %add_ln14_1, i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.1:0  %or_ln9_1 = or i7 %k_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln9_1"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.1:1  %zext_ln9_1 = zext i7 %or_ln9_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:2  %icmp_ln13_4 = icmp slt i32 %zext_ln9_1, %nA_read

]]></Node>
<StgValue><ssdm name="icmp_ln13_4"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:3  %and_ln13_3 = and i1 %and_ln13, %icmp_ln13_4

]]></Node>
<StgValue><ssdm name="and_ln13_3"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:4  br i1 %and_ln13_3, label %5, label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="7">
<![CDATA[
:0  %zext_ln14_10 = zext i7 %or_ln9_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln14_10"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="7">
<![CDATA[
:1  %zext_ln14_11 = zext i7 %or_ln9_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln14_11"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln14_9 = add i14 %phi_mul, %zext_ln14_11

]]></Node>
<StgValue><ssdm name="add_ln14_9"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln14_12 = zext i14 %add_ln14_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_12"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_2 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln14_12

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %mul_ln14_6 = mul i14 %zext_ln14_10, 100

]]></Node>
<StgValue><ssdm name="mul_ln14_6"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %add_ln14_10 = add i14 %mul_ln14_6, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln14_10"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="14">
<![CDATA[
:7  %zext_ln14_13 = zext i14 %add_ln14_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_13"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr_2 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln14_13

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="14">
<![CDATA[
:9  %A_load_2 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_2 = load i32* %B_addr_2, align 4

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="14">
<![CDATA[
:9  %A_load_2 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_2 = load i32* %B_addr_2, align 4

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  %C_load_2 = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln14_2 = mul nsw i32 %B_load_2, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln14_2"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  %C_load_2 = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="134" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %add_ln14_2 = add nsw i32 %mul_ln14_2, %C_load_2

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:14  store i32 %add_ln14_2, i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.2:0  %or_ln9_2 = or i7 %k_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln9_2"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.2:1  %zext_ln9_2 = zext i7 %or_ln9_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:2  %icmp_ln13_5 = icmp slt i32 %zext_ln9_2, %nA_read

]]></Node>
<StgValue><ssdm name="icmp_ln13_5"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:3  %and_ln13_4 = and i1 %and_ln13, %icmp_ln13_5

]]></Node>
<StgValue><ssdm name="and_ln13_4"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:4  br i1 %and_ln13_4, label %6, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="7">
<![CDATA[
:0  %zext_ln14_14 = zext i7 %or_ln9_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln14_14"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="7">
<![CDATA[
:1  %zext_ln14_15 = zext i7 %or_ln9_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln14_15"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln14_11 = add i14 %phi_mul, %zext_ln14_15

]]></Node>
<StgValue><ssdm name="add_ln14_11"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln14_16 = zext i14 %add_ln14_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_16"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_3 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln14_16

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %mul_ln14_7 = mul i14 %zext_ln14_14, 100

]]></Node>
<StgValue><ssdm name="mul_ln14_7"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %add_ln14_12 = add i14 %mul_ln14_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln14_12"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="14">
<![CDATA[
:7  %zext_ln14_17 = zext i14 %add_ln14_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_17"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr_3 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln14_17

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="14">
<![CDATA[
:9  %A_load_3 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_3 = load i32* %B_addr_3, align 4

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="153" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="14">
<![CDATA[
:9  %A_load_3 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="14">
<![CDATA[
:10  %B_load_3 = load i32* %B_addr_3, align 4

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:12  %C_load_3 = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="156" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln14_3 = mul nsw i32 %B_load_3, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln14_3"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="14" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:12  %C_load_3 = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="158" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %add_ln14_3 = add nsw i32 %mul_ln14_3, %C_load_3

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:14  store i32 %add_ln14_3, i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.3:0  %add_ln9 = add i7 %k_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.3:1  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="189" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="191" name="C" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="192" name="mA" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mA"/></StgValue>
</port>
<port id="193" name="nA" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nA"/></StgValue>
</port>
<port id="194" name="mB" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mB"/></StgValue>
</port>
<port id="195" name="nB" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nB"/></StgValue>
</port>
<port id="196" name="mC" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mC"/></StgValue>
</port>
<port id="197" name="nC" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nC"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="199" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="17">
</dataflow>
<dataflow id="200" from="A" to="specbitsmap_ln0" fromId="189" toId="17">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="18">
</dataflow>
<dataflow id="202" from="B" to="specbitsmap_ln0" fromId="190" toId="18">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="19">
</dataflow>
<dataflow id="204" from="C" to="specbitsmap_ln0" fromId="191" toId="19">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="20">
</dataflow>
<dataflow id="206" from="mA" to="specbitsmap_ln0" fromId="192" toId="20">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="21">
</dataflow>
<dataflow id="208" from="nA" to="specbitsmap_ln0" fromId="193" toId="21">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="22">
</dataflow>
<dataflow id="210" from="mB" to="specbitsmap_ln0" fromId="194" toId="22">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="23">
</dataflow>
<dataflow id="212" from="nB" to="specbitsmap_ln0" fromId="195" toId="23">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="24">
</dataflow>
<dataflow id="214" from="mC" to="specbitsmap_ln0" fromId="196" toId="24">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="25">
</dataflow>
<dataflow id="216" from="nC" to="specbitsmap_ln0" fromId="197" toId="25">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="217" toId="26">
</dataflow>
<dataflow id="220" from="multiply_a23_str" to="spectopmodule_ln0" fromId="219" toId="26">
</dataflow>
<dataflow id="222" from="_ssdm_op_Read.ap_auto.i32" to="nC_read" fromId="221" toId="27">
</dataflow>
<dataflow id="223" from="nC" to="nC_read" fromId="197" toId="27">
</dataflow>
<dataflow id="224" from="_ssdm_op_Read.ap_auto.i32" to="mC_read" fromId="221" toId="28">
</dataflow>
<dataflow id="225" from="mC" to="mC_read" fromId="196" toId="28">
</dataflow>
<dataflow id="226" from="_ssdm_op_Read.ap_auto.i32" to="nA_read" fromId="221" toId="29">
</dataflow>
<dataflow id="227" from="nA" to="nA_read" fromId="193" toId="29">
</dataflow>
<dataflow id="229" from="StgValue_228" to="i_0" fromId="228" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="230" from="br_ln4" to="i_0" fromId="30" toId="31">
</dataflow>
<dataflow id="231" from="i" to="i_0" fromId="38" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="232" from="br_ln4" to="i_0" fromId="60" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="234" from="StgValue_233" to="phi_mul" fromId="233" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="br_ln4" to="phi_mul" fromId="30" toId="32">
</dataflow>
<dataflow id="236" from="add_ln4" to="phi_mul" fromId="34" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="br_ln4" to="phi_mul" fromId="60" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="238" from="phi_mul" to="zext_ln4_1" fromId="32" toId="33">
</dataflow>
<dataflow id="239" from="phi_mul" to="add_ln4" fromId="32" toId="34">
</dataflow>
<dataflow id="241" from="StgValue_240" to="add_ln4" fromId="240" toId="34">
</dataflow>
<dataflow id="242" from="i_0" to="zext_ln4" fromId="31" toId="35">
</dataflow>
<dataflow id="243" from="i_0" to="icmp_ln4" fromId="31" toId="36">
</dataflow>
<dataflow id="245" from="StgValue_244" to="icmp_ln4" fromId="244" toId="36">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="246" toId="37">
</dataflow>
<dataflow id="249" from="StgValue_248" to="empty" fromId="248" toId="37">
</dataflow>
<dataflow id="250" from="StgValue_248" to="empty" fromId="248" toId="37">
</dataflow>
<dataflow id="251" from="StgValue_248" to="empty" fromId="248" toId="37">
</dataflow>
<dataflow id="252" from="i_0" to="i" fromId="31" toId="38">
</dataflow>
<dataflow id="254" from="StgValue_253" to="i" fromId="253" toId="38">
</dataflow>
<dataflow id="255" from="icmp_ln4" to="br_ln4" fromId="36" toId="39">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="256" toId="40">
</dataflow>
<dataflow id="259" from="p_str" to="tmp" fromId="258" toId="40">
</dataflow>
<dataflow id="260" from="C" to="C_addr" fromId="191" toId="41">
</dataflow>
<dataflow id="262" from="StgValue_261" to="C_addr" fromId="261" toId="41">
</dataflow>
<dataflow id="263" from="zext_ln4_1" to="C_addr" fromId="33" toId="41">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecInterface" to="specinterface_ln6" fromId="264" toId="42">
</dataflow>
<dataflow id="266" from="C_addr" to="specinterface_ln6" fromId="41" toId="42">
</dataflow>
<dataflow id="268" from="p_str1" to="specinterface_ln6" fromId="267" toId="42">
</dataflow>
<dataflow id="270" from="StgValue_269" to="specinterface_ln6" fromId="269" toId="42">
</dataflow>
<dataflow id="271" from="StgValue_269" to="specinterface_ln6" fromId="269" toId="42">
</dataflow>
<dataflow id="273" from="p_str2" to="specinterface_ln6" fromId="272" toId="42">
</dataflow>
<dataflow id="274" from="StgValue_269" to="specinterface_ln6" fromId="269" toId="42">
</dataflow>
<dataflow id="275" from="StgValue_269" to="specinterface_ln6" fromId="269" toId="42">
</dataflow>
<dataflow id="276" from="p_str2" to="specinterface_ln6" fromId="272" toId="42">
</dataflow>
<dataflow id="277" from="p_str2" to="specinterface_ln6" fromId="272" toId="42">
</dataflow>
<dataflow id="278" from="p_str2" to="specinterface_ln6" fromId="272" toId="42">
</dataflow>
<dataflow id="279" from="StgValue_269" to="specinterface_ln6" fromId="269" toId="42">
</dataflow>
<dataflow id="280" from="StgValue_269" to="specinterface_ln6" fromId="269" toId="42">
</dataflow>
<dataflow id="281" from="StgValue_269" to="specinterface_ln6" fromId="269" toId="42">
</dataflow>
<dataflow id="282" from="StgValue_269" to="specinterface_ln6" fromId="269" toId="42">
</dataflow>
<dataflow id="283" from="p_str2" to="specinterface_ln6" fromId="272" toId="42">
</dataflow>
<dataflow id="284" from="p_str2" to="specinterface_ln6" fromId="272" toId="42">
</dataflow>
<dataflow id="285" from="zext_ln4" to="icmp_ln13" fromId="35" toId="43">
</dataflow>
<dataflow id="286" from="mC_read" to="icmp_ln13" fromId="28" toId="43">
</dataflow>
<dataflow id="287" from="StgValue_228" to="j_0" fromId="228" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="288" from="br_ln8" to="j_0" fromId="44" toId="46">
</dataflow>
<dataflow id="289" from="j" to="j_0" fromId="50" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="290" from="br_ln0" to="j_0" fromId="80" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="291" from="j_0" to="zext_ln8" fromId="46" toId="47">
</dataflow>
<dataflow id="292" from="j_0" to="icmp_ln8" fromId="46" toId="48">
</dataflow>
<dataflow id="293" from="StgValue_244" to="icmp_ln8" fromId="244" toId="48">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="246" toId="49">
</dataflow>
<dataflow id="295" from="StgValue_248" to="empty_2" fromId="248" toId="49">
</dataflow>
<dataflow id="296" from="StgValue_248" to="empty_2" fromId="248" toId="49">
</dataflow>
<dataflow id="297" from="StgValue_248" to="empty_2" fromId="248" toId="49">
</dataflow>
<dataflow id="298" from="j_0" to="j" fromId="46" toId="50">
</dataflow>
<dataflow id="299" from="StgValue_253" to="j" fromId="253" toId="50">
</dataflow>
<dataflow id="300" from="icmp_ln8" to="br_ln8" fromId="48" toId="51">
</dataflow>
<dataflow id="301" from="zext_ln8" to="icmp_ln13_1" fromId="47" toId="52">
</dataflow>
<dataflow id="302" from="nC_read" to="icmp_ln13_1" fromId="27" toId="52">
</dataflow>
<dataflow id="303" from="icmp_ln13" to="and_ln13" fromId="43" toId="53">
</dataflow>
<dataflow id="304" from="icmp_ln13_1" to="and_ln13" fromId="52" toId="53">
</dataflow>
<dataflow id="305" from="j_0" to="zext_ln14" fromId="46" toId="54">
</dataflow>
<dataflow id="306" from="phi_mul" to="add_ln14_4" fromId="32" toId="55">
</dataflow>
<dataflow id="307" from="zext_ln14" to="add_ln14_4" fromId="54" toId="55">
</dataflow>
<dataflow id="308" from="add_ln14_4" to="zext_ln14_1" fromId="55" toId="56">
</dataflow>
<dataflow id="309" from="C" to="C_addr_1" fromId="191" toId="57">
</dataflow>
<dataflow id="310" from="StgValue_261" to="C_addr_1" fromId="261" toId="57">
</dataflow>
<dataflow id="311" from="zext_ln14_1" to="C_addr_1" fromId="56" toId="57">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecRegionEnd" to="empty_4" fromId="312" toId="59">
</dataflow>
<dataflow id="314" from="p_str" to="empty_4" fromId="258" toId="59">
</dataflow>
<dataflow id="315" from="tmp" to="empty_4" fromId="40" toId="59">
</dataflow>
<dataflow id="316" from="add_ln9" to="k_0_0" fromId="161" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="317" from="br_ln9" to="k_0_0" fromId="162" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="318" from="StgValue_228" to="k_0_0" fromId="228" toId="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="319" from="br_ln9" to="k_0_0" fromId="58" toId="61">
</dataflow>
<dataflow id="320" from="k_0_0" to="k_0_0_cast" fromId="61" toId="62">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="246" toId="63">
</dataflow>
<dataflow id="323" from="StgValue_322" to="empty_3" fromId="322" toId="63">
</dataflow>
<dataflow id="324" from="StgValue_322" to="empty_3" fromId="322" toId="63">
</dataflow>
<dataflow id="325" from="StgValue_322" to="empty_3" fromId="322" toId="63">
</dataflow>
<dataflow id="326" from="k_0_0" to="icmp_ln9" fromId="61" toId="64">
</dataflow>
<dataflow id="327" from="StgValue_244" to="icmp_ln9" fromId="244" toId="64">
</dataflow>
<dataflow id="328" from="icmp_ln9" to="br_ln9" fromId="64" toId="65">
</dataflow>
<dataflow id="329" from="k_0_0_cast" to="icmp_ln13_2" fromId="62" toId="66">
</dataflow>
<dataflow id="330" from="nA_read" to="icmp_ln13_2" fromId="29" toId="66">
</dataflow>
<dataflow id="331" from="and_ln13" to="and_ln13_1" fromId="53" toId="67">
</dataflow>
<dataflow id="332" from="icmp_ln13_2" to="and_ln13_1" fromId="66" toId="67">
</dataflow>
<dataflow id="333" from="and_ln13_1" to="br_ln13" fromId="67" toId="68">
</dataflow>
<dataflow id="334" from="k_0_0" to="zext_ln14_2" fromId="61" toId="69">
</dataflow>
<dataflow id="335" from="k_0_0" to="zext_ln14_3" fromId="61" toId="70">
</dataflow>
<dataflow id="336" from="phi_mul" to="add_ln14_5" fromId="32" toId="71">
</dataflow>
<dataflow id="337" from="zext_ln14_3" to="add_ln14_5" fromId="70" toId="71">
</dataflow>
<dataflow id="338" from="add_ln14_5" to="zext_ln14_4" fromId="71" toId="72">
</dataflow>
<dataflow id="339" from="A" to="A_addr" fromId="189" toId="73">
</dataflow>
<dataflow id="340" from="StgValue_261" to="A_addr" fromId="261" toId="73">
</dataflow>
<dataflow id="341" from="zext_ln14_4" to="A_addr" fromId="72" toId="73">
</dataflow>
<dataflow id="342" from="zext_ln14_2" to="mul_ln14_4" fromId="69" toId="74">
</dataflow>
<dataflow id="343" from="StgValue_240" to="mul_ln14_4" fromId="240" toId="74">
</dataflow>
<dataflow id="344" from="mul_ln14_4" to="add_ln14_6" fromId="74" toId="75">
</dataflow>
<dataflow id="345" from="zext_ln14" to="add_ln14_6" fromId="54" toId="75">
</dataflow>
<dataflow id="346" from="add_ln14_6" to="zext_ln14_5" fromId="75" toId="76">
</dataflow>
<dataflow id="347" from="B" to="B_addr" fromId="190" toId="77">
</dataflow>
<dataflow id="348" from="StgValue_261" to="B_addr" fromId="261" toId="77">
</dataflow>
<dataflow id="349" from="zext_ln14_5" to="B_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="350" from="A_addr" to="A_load" fromId="73" toId="78">
</dataflow>
<dataflow id="351" from="B_addr" to="B_load" fromId="77" toId="79">
</dataflow>
<dataflow id="352" from="A_addr" to="A_load" fromId="73" toId="81">
</dataflow>
<dataflow id="353" from="B_addr" to="B_load" fromId="77" toId="82">
</dataflow>
<dataflow id="354" from="C_addr_1" to="C_load" fromId="57" toId="83">
</dataflow>
<dataflow id="355" from="B_load" to="mul_ln14" fromId="82" toId="84">
</dataflow>
<dataflow id="356" from="A_load" to="mul_ln14" fromId="81" toId="84">
</dataflow>
<dataflow id="357" from="C_addr_1" to="C_load" fromId="57" toId="85">
</dataflow>
<dataflow id="358" from="mul_ln14" to="add_ln14" fromId="84" toId="86">
</dataflow>
<dataflow id="359" from="C_load" to="add_ln14" fromId="85" toId="86">
</dataflow>
<dataflow id="360" from="add_ln14" to="store_ln14" fromId="86" toId="87">
</dataflow>
<dataflow id="361" from="C_addr_1" to="store_ln14" fromId="57" toId="87">
</dataflow>
<dataflow id="362" from="k_0_0" to="or_ln9" fromId="61" toId="89">
</dataflow>
<dataflow id="363" from="StgValue_253" to="or_ln9" fromId="253" toId="89">
</dataflow>
<dataflow id="364" from="or_ln9" to="zext_ln9" fromId="89" toId="90">
</dataflow>
<dataflow id="365" from="zext_ln9" to="icmp_ln13_3" fromId="90" toId="91">
</dataflow>
<dataflow id="366" from="nA_read" to="icmp_ln13_3" fromId="29" toId="91">
</dataflow>
<dataflow id="367" from="and_ln13" to="and_ln13_2" fromId="53" toId="92">
</dataflow>
<dataflow id="368" from="icmp_ln13_3" to="and_ln13_2" fromId="91" toId="92">
</dataflow>
<dataflow id="369" from="and_ln13_2" to="br_ln13" fromId="92" toId="93">
</dataflow>
<dataflow id="370" from="or_ln9" to="zext_ln14_6" fromId="89" toId="94">
</dataflow>
<dataflow id="371" from="or_ln9" to="zext_ln14_7" fromId="89" toId="95">
</dataflow>
<dataflow id="372" from="phi_mul" to="add_ln14_7" fromId="32" toId="96">
</dataflow>
<dataflow id="373" from="zext_ln14_7" to="add_ln14_7" fromId="95" toId="96">
</dataflow>
<dataflow id="374" from="add_ln14_7" to="zext_ln14_8" fromId="96" toId="97">
</dataflow>
<dataflow id="375" from="A" to="A_addr_1" fromId="189" toId="98">
</dataflow>
<dataflow id="376" from="StgValue_261" to="A_addr_1" fromId="261" toId="98">
</dataflow>
<dataflow id="377" from="zext_ln14_8" to="A_addr_1" fromId="97" toId="98">
</dataflow>
<dataflow id="378" from="zext_ln14_6" to="mul_ln14_5" fromId="94" toId="99">
</dataflow>
<dataflow id="379" from="StgValue_240" to="mul_ln14_5" fromId="240" toId="99">
</dataflow>
<dataflow id="380" from="mul_ln14_5" to="add_ln14_8" fromId="99" toId="100">
</dataflow>
<dataflow id="381" from="zext_ln14" to="add_ln14_8" fromId="54" toId="100">
</dataflow>
<dataflow id="382" from="add_ln14_8" to="zext_ln14_9" fromId="100" toId="101">
</dataflow>
<dataflow id="383" from="B" to="B_addr_1" fromId="190" toId="102">
</dataflow>
<dataflow id="384" from="StgValue_261" to="B_addr_1" fromId="261" toId="102">
</dataflow>
<dataflow id="385" from="zext_ln14_9" to="B_addr_1" fromId="101" toId="102">
</dataflow>
<dataflow id="386" from="A_addr_1" to="A_load_1" fromId="98" toId="103">
</dataflow>
<dataflow id="387" from="B_addr_1" to="B_load_1" fromId="102" toId="104">
</dataflow>
<dataflow id="388" from="A_addr_1" to="A_load_1" fromId="98" toId="105">
</dataflow>
<dataflow id="389" from="B_addr_1" to="B_load_1" fromId="102" toId="106">
</dataflow>
<dataflow id="390" from="C_addr_1" to="C_load_1" fromId="57" toId="107">
</dataflow>
<dataflow id="391" from="B_load_1" to="mul_ln14_1" fromId="106" toId="108">
</dataflow>
<dataflow id="392" from="A_load_1" to="mul_ln14_1" fromId="105" toId="108">
</dataflow>
<dataflow id="393" from="C_addr_1" to="C_load_1" fromId="57" toId="109">
</dataflow>
<dataflow id="394" from="mul_ln14_1" to="add_ln14_1" fromId="108" toId="110">
</dataflow>
<dataflow id="395" from="C_load_1" to="add_ln14_1" fromId="109" toId="110">
</dataflow>
<dataflow id="396" from="add_ln14_1" to="store_ln14" fromId="110" toId="111">
</dataflow>
<dataflow id="397" from="C_addr_1" to="store_ln14" fromId="57" toId="111">
</dataflow>
<dataflow id="398" from="k_0_0" to="or_ln9_1" fromId="61" toId="113">
</dataflow>
<dataflow id="400" from="StgValue_399" to="or_ln9_1" fromId="399" toId="113">
</dataflow>
<dataflow id="401" from="or_ln9_1" to="zext_ln9_1" fromId="113" toId="114">
</dataflow>
<dataflow id="402" from="zext_ln9_1" to="icmp_ln13_4" fromId="114" toId="115">
</dataflow>
<dataflow id="403" from="nA_read" to="icmp_ln13_4" fromId="29" toId="115">
</dataflow>
<dataflow id="404" from="and_ln13" to="and_ln13_3" fromId="53" toId="116">
</dataflow>
<dataflow id="405" from="icmp_ln13_4" to="and_ln13_3" fromId="115" toId="116">
</dataflow>
<dataflow id="406" from="and_ln13_3" to="br_ln13" fromId="116" toId="117">
</dataflow>
<dataflow id="407" from="or_ln9_1" to="zext_ln14_10" fromId="113" toId="118">
</dataflow>
<dataflow id="408" from="or_ln9_1" to="zext_ln14_11" fromId="113" toId="119">
</dataflow>
<dataflow id="409" from="phi_mul" to="add_ln14_9" fromId="32" toId="120">
</dataflow>
<dataflow id="410" from="zext_ln14_11" to="add_ln14_9" fromId="119" toId="120">
</dataflow>
<dataflow id="411" from="add_ln14_9" to="zext_ln14_12" fromId="120" toId="121">
</dataflow>
<dataflow id="412" from="A" to="A_addr_2" fromId="189" toId="122">
</dataflow>
<dataflow id="413" from="StgValue_261" to="A_addr_2" fromId="261" toId="122">
</dataflow>
<dataflow id="414" from="zext_ln14_12" to="A_addr_2" fromId="121" toId="122">
</dataflow>
<dataflow id="415" from="zext_ln14_10" to="mul_ln14_6" fromId="118" toId="123">
</dataflow>
<dataflow id="416" from="StgValue_240" to="mul_ln14_6" fromId="240" toId="123">
</dataflow>
<dataflow id="417" from="mul_ln14_6" to="add_ln14_10" fromId="123" toId="124">
</dataflow>
<dataflow id="418" from="zext_ln14" to="add_ln14_10" fromId="54" toId="124">
</dataflow>
<dataflow id="419" from="add_ln14_10" to="zext_ln14_13" fromId="124" toId="125">
</dataflow>
<dataflow id="420" from="B" to="B_addr_2" fromId="190" toId="126">
</dataflow>
<dataflow id="421" from="StgValue_261" to="B_addr_2" fromId="261" toId="126">
</dataflow>
<dataflow id="422" from="zext_ln14_13" to="B_addr_2" fromId="125" toId="126">
</dataflow>
<dataflow id="423" from="A_addr_2" to="A_load_2" fromId="122" toId="127">
</dataflow>
<dataflow id="424" from="B_addr_2" to="B_load_2" fromId="126" toId="128">
</dataflow>
<dataflow id="425" from="A_addr_2" to="A_load_2" fromId="122" toId="129">
</dataflow>
<dataflow id="426" from="B_addr_2" to="B_load_2" fromId="126" toId="130">
</dataflow>
<dataflow id="427" from="C_addr_1" to="C_load_2" fromId="57" toId="131">
</dataflow>
<dataflow id="428" from="B_load_2" to="mul_ln14_2" fromId="130" toId="132">
</dataflow>
<dataflow id="429" from="A_load_2" to="mul_ln14_2" fromId="129" toId="132">
</dataflow>
<dataflow id="430" from="C_addr_1" to="C_load_2" fromId="57" toId="133">
</dataflow>
<dataflow id="431" from="mul_ln14_2" to="add_ln14_2" fromId="132" toId="134">
</dataflow>
<dataflow id="432" from="C_load_2" to="add_ln14_2" fromId="133" toId="134">
</dataflow>
<dataflow id="433" from="add_ln14_2" to="store_ln14" fromId="134" toId="135">
</dataflow>
<dataflow id="434" from="C_addr_1" to="store_ln14" fromId="57" toId="135">
</dataflow>
<dataflow id="435" from="k_0_0" to="or_ln9_2" fromId="61" toId="137">
</dataflow>
<dataflow id="437" from="StgValue_436" to="or_ln9_2" fromId="436" toId="137">
</dataflow>
<dataflow id="438" from="or_ln9_2" to="zext_ln9_2" fromId="137" toId="138">
</dataflow>
<dataflow id="439" from="zext_ln9_2" to="icmp_ln13_5" fromId="138" toId="139">
</dataflow>
<dataflow id="440" from="nA_read" to="icmp_ln13_5" fromId="29" toId="139">
</dataflow>
<dataflow id="441" from="and_ln13" to="and_ln13_4" fromId="53" toId="140">
</dataflow>
<dataflow id="442" from="icmp_ln13_5" to="and_ln13_4" fromId="139" toId="140">
</dataflow>
<dataflow id="443" from="and_ln13_4" to="br_ln13" fromId="140" toId="141">
</dataflow>
<dataflow id="444" from="or_ln9_2" to="zext_ln14_14" fromId="137" toId="142">
</dataflow>
<dataflow id="445" from="or_ln9_2" to="zext_ln14_15" fromId="137" toId="143">
</dataflow>
<dataflow id="446" from="phi_mul" to="add_ln14_11" fromId="32" toId="144">
</dataflow>
<dataflow id="447" from="zext_ln14_15" to="add_ln14_11" fromId="143" toId="144">
</dataflow>
<dataflow id="448" from="add_ln14_11" to="zext_ln14_16" fromId="144" toId="145">
</dataflow>
<dataflow id="449" from="A" to="A_addr_3" fromId="189" toId="146">
</dataflow>
<dataflow id="450" from="StgValue_261" to="A_addr_3" fromId="261" toId="146">
</dataflow>
<dataflow id="451" from="zext_ln14_16" to="A_addr_3" fromId="145" toId="146">
</dataflow>
<dataflow id="452" from="zext_ln14_14" to="mul_ln14_7" fromId="142" toId="147">
</dataflow>
<dataflow id="453" from="StgValue_240" to="mul_ln14_7" fromId="240" toId="147">
</dataflow>
<dataflow id="454" from="mul_ln14_7" to="add_ln14_12" fromId="147" toId="148">
</dataflow>
<dataflow id="455" from="zext_ln14" to="add_ln14_12" fromId="54" toId="148">
</dataflow>
<dataflow id="456" from="add_ln14_12" to="zext_ln14_17" fromId="148" toId="149">
</dataflow>
<dataflow id="457" from="B" to="B_addr_3" fromId="190" toId="150">
</dataflow>
<dataflow id="458" from="StgValue_261" to="B_addr_3" fromId="261" toId="150">
</dataflow>
<dataflow id="459" from="zext_ln14_17" to="B_addr_3" fromId="149" toId="150">
</dataflow>
<dataflow id="460" from="A_addr_3" to="A_load_3" fromId="146" toId="151">
</dataflow>
<dataflow id="461" from="B_addr_3" to="B_load_3" fromId="150" toId="152">
</dataflow>
<dataflow id="462" from="A_addr_3" to="A_load_3" fromId="146" toId="153">
</dataflow>
<dataflow id="463" from="B_addr_3" to="B_load_3" fromId="150" toId="154">
</dataflow>
<dataflow id="464" from="C_addr_1" to="C_load_3" fromId="57" toId="155">
</dataflow>
<dataflow id="465" from="B_load_3" to="mul_ln14_3" fromId="154" toId="156">
</dataflow>
<dataflow id="466" from="A_load_3" to="mul_ln14_3" fromId="153" toId="156">
</dataflow>
<dataflow id="467" from="C_addr_1" to="C_load_3" fromId="57" toId="157">
</dataflow>
<dataflow id="468" from="mul_ln14_3" to="add_ln14_3" fromId="156" toId="158">
</dataflow>
<dataflow id="469" from="C_load_3" to="add_ln14_3" fromId="157" toId="158">
</dataflow>
<dataflow id="470" from="add_ln14_3" to="store_ln14" fromId="158" toId="159">
</dataflow>
<dataflow id="471" from="C_addr_1" to="store_ln14" fromId="57" toId="159">
</dataflow>
<dataflow id="472" from="k_0_0" to="add_ln9" fromId="61" toId="161">
</dataflow>
<dataflow id="474" from="StgValue_473" to="add_ln9" fromId="473" toId="161">
</dataflow>
<dataflow id="475" from="icmp_ln4" to="StgValue_2" fromId="36" toId="2">
</dataflow>
<dataflow id="476" from="icmp_ln8" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="477" from="icmp_ln9" to="StgValue_4" fromId="64" toId="4">
</dataflow>
<dataflow id="478" from="and_ln13_1" to="StgValue_4" fromId="67" toId="4">
</dataflow>
<dataflow id="479" from="and_ln13_1" to="StgValue_7" fromId="67" toId="7">
</dataflow>
<dataflow id="480" from="and_ln13_2" to="StgValue_7" fromId="92" toId="7">
</dataflow>
<dataflow id="481" from="and_ln13_2" to="StgValue_10" fromId="92" toId="10">
</dataflow>
<dataflow id="482" from="and_ln13_3" to="StgValue_10" fromId="116" toId="10">
</dataflow>
<dataflow id="483" from="and_ln13_3" to="StgValue_13" fromId="116" toId="13">
</dataflow>
<dataflow id="484" from="and_ln13_4" to="StgValue_13" fromId="140" toId="13">
</dataflow>
<dataflow id="485" from="and_ln13_4" to="StgValue_16" fromId="140" toId="16">
</dataflow>
</dataflows>


</stg>
