INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
