MC_SEQ_MISC0_GDDR5_SHIFT	,	V_228
StutterEnable	,	V_464
masterReset	,	V_552
MemoryLevel	,	V_470
mmMC_SEQ_CAS_TIMING	,	V_261
usMclkDependencyTableOffset	,	V_725
setting	,	V_561
samu_power_gated	,	V_233
soft_regs_start	,	V_302
MC_RD_ENABLE	,	V_638
cks_enable	,	V_78
"Too many voltage values for VDDC. Trimming to fit state table."	,	L_27
fiji_enable_disable_acp_dpm	,	F_170
sclk_dpm_key_disabled	,	V_154
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT6	,	V_30
fiji_enable_smc_cac	,	F_141
fiji_trim_dpm_states	,	F_165
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT7	,	V_32
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT4	,	V_26
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT5	,	V_28
sclk_bootup_value	,	V_125
usClockStretchAmount	,	V_175
atomctrl_get_reference_clock	,	F_93
FIJI_AT_DFLT	,	V_148
"Failed to enable voltage control!"	,	L_88
MC_CONFIG_MCD__MCD6_WR_ENABLE_MASK	,	V_665
is_tlu_enabled	,	V_183
is_uvd_enabled	,	V_467
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT2	,	V_22
SMC_RAM_END	,	V_145
fiji_get_dpm_level_enable_mask_value	,	F_87
EnabledForActivity	,	V_375
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT3	,	V_24
"Failed to freeze SCLK DPM during FreezeSclkMclkDPM Function!"	,	L_121
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT0	,	V_18
vddci_table	,	V_424
PPFIJI_VOTINGRIGHTSCLIENTS_DFLT1	,	V_20
pcie_lane_cap	,	V_209
PP_PowerSource_DC	,	V_785
size	,	V_119
usMaxFanRPM	,	V_195
"Unknown throttling event sources."	,	L_86
mclk_bootup_value	,	V_127
SMU73_Discrete_MCArbDramTimingTable	,	V_518
cpl_cntl	,	V_634
"Failed to enable SCLK control!"	,	L_101
fiji_populate_ulv_state	,	F_86
ixLCAC_MC2_CNTL	,	V_649
"Failed to get Memory PLL Dividers."	,	L_45
phm_cap_unset	,	F_7
result	,	V_73
VclkDivider	,	V_526
"Attempt to disable Master Deep Sleep switch failed!"	,	L_79
pcie_entry_cnt	,	V_441
GraphicsVoltageChangeEnable	,	V_587
"can not find divide id for samu clock"	,	L_55
fan_table_start	,	V_306
"Failed to initialize VCE Level!"	,	L_67
RESET_BUSY_CNT	,	V_284
mclk_stutter_mode_threshold	,	V_42
ixCG_THERMAL_INT	,	V_889
phm_ppt_v1_mm_clock_voltage_dependency_table	,	V_94
usBootUpMVDDCVoltage	,	V_130
"Overdrive mclk exceeds limit"	,	L_119
BapmVddcVidLoSidd	,	V_355
cac_dtp_table	,	V_174
dep_table	,	V_248
"Failed to program voting clients!"	,	L_93
mmMC_ARB_DRAM_TIMING	,	V_319
i	,	V_69
j	,	V_70
gen_speed	,	V_344
m	,	V_860
ixPCIE_LC_SPEED_CNTL	,	V_111
PP_PowerSource_AC	,	V_783
SMU73_MAX_LEVELS_MVDD	,	V_257
supportedPowerLevels	,	V_745
v	,	V_704
fiji_clock_stretcher_ddt_table	,	V_565
uvd_clks	,	V_766
PHM_PlatformCaps_StablePState	,	V_793
us_vdd	,	V_64
fiji_process_firmware_header	,	F_67
ULONG	,	T_9
fiji_complete_dependency_tables	,	F_23
LowSclkInterruptThreshold	,	V_854
fiji_get_mclk_frequency_ratio	,	F_100
cgs_mode_info	,	V_873
"Failed to enable deep sleep master switch!"	,	L_103
MC_ARB_BURST_TIME	,	V_321
FDO_PWM_MODE	,	V_903
minFreq	,	V_557
PHM_AutoThrottleSource_Thermal	,	V_681
"Failed to init sclk threshold!"	,	L_16
CGS_SYSTEM_INFO_PCIE_GEN_INFO	,	V_203
fiji_request_link_speed_change_before_state_change	,	F_160
DYNAMIC_PM_EN	,	V_672
UpThreshold	,	V_378
fast_watermark_threshold	,	V_438
AMD_DPM_FORCED_LEVEL_HIGH	,	V_709
ixCG_DISPLAY_GAP_CNTL2	,	V_877
"Failed to enable ULV!"	,	L_102
disableFrameModulation	,	V_741
fiji_reset_single_dpm_table	,	F_74
CGS_IND_REG__PCIE	,	V_110
ulDefaultEngineClock	,	V_126
ret	,	V_708
SPLL_FB_DIV	,	V_402
"Failed to enable SMC CAC!"	,	L_105
classification_flag	,	V_716
mclk_dep_table	,	V_724
pcie_table	,	V_338
DPM_EVENT_SRC_DIGITAL_OR_EXTERNAL	,	V_685
arb_dest	,	V_313
fiji_smumgr	,	V_293
MC_CONFIG_MCD__MC_RD_ENABLE_MASK	,	V_667
ref_clock	,	V_391
AMD_DPM_FORCED_LEVEL_AUTO	,	V_711
vddci_bootup_value	,	V_133
vCG_SPLL_FUNC_CNTL_2	,	V_213
vCG_SPLL_FUNC_CNTL_3	,	V_215
pcie_lane_power_saving	,	V_50
vCG_SPLL_FUNC_CNTL_4	,	V_217
hardwarePerformanceLevels	,	V_186
fiji_find_boot_level	,	F_116
MemoryVoltageChangeEnable	,	V_595
ixCG_ULV_PARAMETER	,	V_586
PP_Clocks	,	V_772
PPSMC_MSG_UVDDPM_Disable	,	V_838
PP_HOST_TO_SMC_UL	,	F_90
pcie_dpm_key_disabled	,	V_156
low_sclk_interrupt_threshold	,	V_236
fiji_populate_single_memory_level	,	F_103
SmioMask2	,	V_624
"Failed to enable SCLK DPM during DPM Start Function!"	,	L_80
"Failed to unfreeze SCLK DPM during UnFreezeSclkMclkDPM Function!"	,	L_129
SmioMask1	,	V_623
le32_to_cpu	,	F_33
mmMC_SEQ_RD_CTL_D1_LP	,	V_268
mmMC_SEQ_RD_CTL_D1	,	V_269
mmMC_SEQ_RD_CTL_D0	,	V_267
VoltageResponseTime	,	V_597
VDDC_SHIFT	,	V_425
"Failed to enable voltage DPM during DPM Start Function!"	,	L_83
fiji_get_maximum_link_speed	,	F_159
PPSMC_Msg	,	V_836
GraphicsInterval	,	V_589
VR_SMIO_PATTERN_1	,	V_574
VR_SMIO_PATTERN_2	,	V_577
ATOM_PPLIB_CLASSIFICATION_UI_SHIFT	,	V_730
pcurrent_state	,	V_818
pp_hw_power_state	,	V_2
vddci	,	V_108
fiji_populate_smc_uvd_level	,	F_115
dyn_state	,	V_90
dll_default_on	,	V_143
mpll_post_divider	,	V_460
fiji_set_power_state_tasks	,	F_181
fiji_populate_ulv_level	,	F_83
DYN_SPREAD_SPECTRUM_EN	,	V_691
tonga_notify_smc_display_change	,	F_140
CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3	,	V_206
"Failed to get MC microcode version!"	,	L_15
"Failed to setup default DPM tables!"	,	L_61
MC_SEQ_CNTL__CAC_EN_MASK	,	V_670
AcDcGpio	,	V_610
allowed_sclk_vdd_table	,	V_102
tonga_get_mc_microcode_version	,	F_48
mclk_table	,	V_92
need_update_smu7_dpm_table	,	V_808
Smio	,	V_622
"Can't find requested voltage id in vdd_dep_on_sclk table!"	,	L_3
fiji_read_smc_sram_dword	,	F_68
"Trying to set Enable Mask when DPM is disabled \n"	,	L_133
aclk	,	V_497
fiji_populate_smc_initailial_state	,	F_118
pcie_gen	,	V_140
tmp	,	V_296
CKS_LOOKUPTable	,	V_555
"Error retrieving Engine Clock dividers from VBIOS."	,	L_40
pp_power_state	,	V_713
fiji_print_current_perforce_level	,	F_184
fiji_populate_smc_acp_level	,	F_110
PHM_PlatformCaps_UVDDPM	,	V_848
clk	,	V_65
fiji_get_svi2_vdd_voltage_table	,	F_56
DPMTABLE_UPDATE_SCLK	,	V_812
max_vol_steps	,	V_253
max_limits	,	V_779
use_pcie_power_saving_levels	,	V_341
fiji_generate_dpm_level_enable_mask	,	F_166
SMC	,	V_311
"Set Mclk Dpm enable Mask failed"	,	L_137
VOLT_PWRMGT_EN	,	V_237
mc_arb_dram_timing2	,	V_315
PHM_PlatformCaps_DynamicPatchPowerState	,	V_161
"Failed to initialize ULV state!"	,	L_62
smu_data	,	V_294
disable_mclk_switching	,	V_774
engineClockInSR	,	V_811
clk_s	,	V_408
MC_CONFIG_MCD__MC_RD_ENABLE__SHIFT	,	V_668
fiji_patch_lookup_table_with_leakage	,	F_17
DISP_GAP	,	V_278
mm_boot_level_offset	,	V_846
engineClock	,	V_794
clk_v	,	V_410
entry_index	,	V_760
fiji_sort_lookup_table	,	F_22
MC_CONFIG_MCD__MCD4_WR_ENABLE_MASK	,	V_663
uvd_power_gated	,	V_231
mmMC_SEQ_RESERVE_0_S	,	V_639
atomctrl_get_dfs_pll_dividers_vi	,	F_109
BapmVddcVidHiSidd	,	V_358
phm_clock_voltage_dependency_table	,	V_695
protection	,	V_678
crev	,	V_121
stay_in_boot	,	V_142
ThermGpio	,	V_602
PHM_PlatformCaps_DynamicUVDState	,	V_51
"This table is mandatory"	,	L_35
stable_pstate_sclk	,	V_780
pcie_gen_power_saving	,	V_48
uvd_enabled	,	V_177
ActivityLevel	,	V_432
"\n [GPU load]: %u%%\n\n"	,	L_152
fiji_setup_pcie_table_entry	,	F_75
"Failed to upload DPM level enabled mask!"	,	L_149
UvdLevel	,	V_521
fiji_get_current_pcie_lane_number	,	F_28
MC_CONFIG_MCD	,	V_637
"does not match VBIOS boot VDDCI level"	,	L_116
pcie_lane_bootup_value	,	V_136
VBlankTimeout	,	V_879
mmMC_SEQ_RAS_TIMING	,	V_259
ulMclk	,	V_752
fiji_hwmgr_init	,	F_200
PHM_PlatformCaps_ControlVDDCI	,	V_172
mclk_dpm0_activity_target	,	V_153
ulv_supported	,	V_176
"Failed to trim VDDCI table."	,	L_20
PHM_PlatformCaps_MicrocodeFanControl	,	V_899
fiji_get_sclk_for_voltage_evv	,	F_10
engine_clock	,	V_139
allowed_mclk_vdd_table	,	V_103
SPC	,	V_376
"Trying to Unfreeze SCLK DPM when DPM is disabled"	,	L_128
cg_spll_spread_spectrum	,	V_389
fiji_update_vce_dpm	,	F_172
DPM_EVENT_SRC_EXTERNAL	,	V_684
PPFIJI_MCLK_TARGETACTIVITY_DFLT	,	V_152
PPSMC_MSG_MASTER_DeepSleep_OFF	,	V_630
mode	,	V_898
max_clock_voltage_on_ac	,	V_106
SPLL_PDIV_A	,	V_399
dpm_level_enable_mask	,	V_381
uvd_clocks	,	V_746
ulCapsAndSettings	,	V_736
max_sclk	,	V_815
VclkFrequency	,	V_522
array_size	,	V_444
ThermOutPolarity	,	V_614
current_ps	,	V_770
phm_ppt_v1_pcie_table	,	V_337
evv_default	,	V_68
"can not find VDDC voltage value for "	,	L_42
phm_cap_enabled	,	F_12
tonga_get_powerplay_table_entry	,	F_155
mmMC_SEQ_RAS_TIMING_LP	,	V_258
uint16_t	,	T_2
mmMC_CONFIG_MCD	,	V_658
"Voltage Lookup Table empty."	,	L_21
bgate	,	V_845
force_pcie_gen	,	V_821
DPMTABLE_OD_UPDATE_SCLK	,	V_809
us_max_fan_rpm	,	V_882
RESET_SCLK_CNT	,	V_283
"VDD dependency on SCLK table has to have is missing. 	\(NL)		This table is mandatory"	,	L_7
DPG_PIPE_STUTTER_CONTROL	,	V_468
"Lookup table is empty"	,	L_2
fiji_get_evv_voltages	,	F_11
PHM_PlatformCaps_ODFuzzyFanControlSupport	,	V_201
cg_spll_spread_spectrum_2	,	V_390
"Failed to initialize Graphics Level!"	,	L_64
MemoryBootLevel	,	V_530
"Overdrive sclk exceeds limit"	,	L_118
"Performance levels exceeds Driver limit!"	,	L_112
target_link_speed	,	V_819
PP_ASSERT_WITH_CODE	,	F_2
arb_table_start	,	V_308
atomctrl_get_memory_pll_dividers_vi	,	F_102
phm_set_power_state_input	,	V_804
fiji_freeze_sclk_mclk_dpm	,	F_162
SCLK_PWRMGT_OFF	,	V_627
fiji_enable_disable_uvd_dpm	,	F_167
VOLTAGE_TYPE_VDDC	,	V_80
"Failed to freeze MCLK DPM during FreezeSclkMclkDPM Function!"	,	L_123
PcieLaneCount	,	V_374
max_clock_voltage_on_dc	,	V_91
"Cannot find ACPI VDDCI voltage value "	,	L_52
ixLCAC_MC3_CNTL	,	V_650
fiji_apply_state_adjust_rules	,	F_156
PP_StateUILabel_Battery	,	V_768
SoftRegisters	,	V_301
MC_SEQ_MISC0_GDDR5_MASK	,	V_227
LinkLevel	,	V_372
smum_send_msg_to_smc	,	F_128
fiji_dpm_get_mclk	,	F_183
fiji_update_uvd_dpm	,	F_171
BootVddc	,	V_531
"VI should always have 2 performance levels"	,	L_117
PHM_PlatformCaps_SclkDeepSleep	,	V_159
num_active_displays	,	V_867
ClockStretcherAmount	,	V_546
performance_level	,	V_719
SpllSpreadSpectrum	,	V_420
fiji_dpm_table	,	V_353
lanes	,	V_739
state	,	V_361
PP_Max_PCIEGen	,	V_348
fiji_leakage_voltage	,	V_86
vddc_lookup_table	,	V_76
PPSMC_MSG_VCEDPM_Disable	,	V_840
fiji_set_max_fan_rpm_output	,	F_190
CGS_IND_REG__SMC	,	V_7
"Invalid PCIe lane width!"	,	L_10
PowerThrottle	,	V_437
min_clocks	,	V_807
"Invalid VDDC value, greater than 2v!"	,	L_4
input	,	V_803
"to exceed max number!"	,	L_31
staticEnable	,	V_553
CG_THERMAL_CTRL	,	V_686
us_cac_low	,	V_356
GFP_KERNEL	,	V_243
to_be_deleted	,	V_733
"Single VDDCI entry VDDCI/MCLK dependency table "	,	L_115
sys_info	,	V_182
fiji_setup_default_pcie_table	,	F_76
"Voltage value looks like a Leakage ID but it's not patched \n"	,	L_5
fiji_register_internal_thermal_interrupt	,	F_192
"Failed to unfreeze MCLK DPM during UnFreezeSclkMclkDPM Function!"	,	L_131
leakage_table	,	V_87
PHM_SET_FIELD	,	F_64
PP_DAL_POWERLEVEL	,	V_698
PPSMC_MSG_PCIeDPM_ForceLevel	,	V_694
found	,	V_241
ucMemoryClockIndexHigh	,	V_757
usDefaultTargetOperatingTemp	,	V_189
UvdLevelCount	,	V_519
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_729
PHM_PlatformCaps_UnTabledHardwareInterface	,	V_157
fiji_hwmgr	,	V_10
ul_fb_div	,	V_395
req_volt	,	V_701
mmMC_SEQ_WR_CTL_D1_LP	,	V_264
"Failed to retrieve MVDD table."	,	L_22
seq_file	,	V_859
amd_dpm_forced_level	,	V_707
usClassification	,	V_728
PHASES_SHIFT	,	V_427
PHM_PlatformCaps_ThermalOutGPIO	,	V_612
Flags	,	V_479
PP_SMC_TO_HOST_UL	,	F_120
fiji_program_static_screen_threshold_parameters	,	F_62
FirmwareInfo	,	V_123
STATIC_SCREEN_THRESHOLD_UNIT	,	V_273
SMU73_Discrete_DpmTable	,	V_354
SamuLevelCount	,	V_499
mc_arb_dram_timing	,	V_314
ecclk	,	V_789
STATIC_SCREEN_THRESHOLD	,	V_274
mmMC_SEQ_CNTL	,	V_669
PHM_AutoThrottleSource_External	,	V_683
pcie	,	V_738
MC_CONFIG_MCD__MCD0_WR_ENABLE_MASK	,	V_659
SCLK_PWRMGT_CNTL	,	V_282
PPSMC_MSG_ACPDPM_Disable	,	V_844
"Failed to retrieve SVI2 VDDCI table from dependancy table."	,	L_25
VDDC_VRHOT_GPIO_PINID	,	V_604
PHM_PlatformCaps_OD6PlusinACSupport	,	V_829
fiji_program_display_gap	,	F_186
cgs_get_active_displays_info	,	F_157
mmMC_SEQ_CAS_TIMING_LP	,	V_260
spll_func_cntl	,	V_386
PCIeBootLinkLevel	,	V_600
source	,	V_689
SclkFrequency	,	V_417
LCAC_CPL_CNTL__CPL_THRESHOLD__SHIFT	,	V_644
SMU73_Discrete_MemoryLevel	,	V_455
cks_voffset	,	V_548
"Attempt to enable Master Deep Sleep switch failed!"	,	L_78
SCLK_MUX_SEL	,	V_484
phm_ppt_v1_information	,	V_57
PPSMC_MSG_API_GetMclkFrequency	,	V_865
PPSMC_MSG_VCEDPM_Enable	,	V_839
"Failed to program memory timing parameters!"	,	L_147
fiji_program_mem_timing_parameters	,	F_176
ixCG_DISPLAY_GAP_CNTL	,	V_276
MclkFrequency	,	V_458
"Failed to populate MCLK during PopulateNewDPMClocksStates Function!"	,	L_126
CG_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK	,	V_892
decode_pcie_lane_width	,	F_29
vCG_SPLL_SPREAD_SPECTRUM	,	V_219
eclk	,	V_492
vvalue	,	V_240
CG_SPLL_FUNC_CNTL	,	V_397
pp_eventmgr	,	V_887
"Failed to initialize ARB table index!"	,	L_97
PPSMC_MSG_API_GetSclkFrequency	,	V_863
mclk_dpm_key_disabled	,	V_155
LinkLevelCount	,	V_380
ClockStretcherDataTableEntry	,	V_563
is_memory_gddr5	,	V_225
PCIE_LC_SPEED_CNTL	,	V_112
PHM_READ_FIELD	,	F_71
"can not find divide id for Dclk clock"	,	L_58
fiji_dpm_set_interrupt_state	,	F_191
hw_ps	,	V_3
ATOM_Tonga_State	,	T_11
ulSclk	,	V_754
us_cac_high	,	V_359
RESETLC	,	V_676
ucEngineClockIndexHigh	,	V_758
PHM_PlatformCaps_EnableSMU7ThermalManagement	,	V_178
vddc_phase_shed_control	,	V_179
"Too many voltage values for VDDCI. Trimming to fit state table."	,	L_28
PPSMC_MSG_SAMUDPM_SetEnabledMask	,	V_851
fiji_ps	,	V_771
fiji_notify_link_speed_change_after_state_change	,	F_180
ATOM_VIRTUAL_VOLTAGE_ID0	,	V_75
stretch_amount2	,	V_543
kzalloc	,	F_52
LCAC_CPL_CNTL__CPL_ENABLE_MASK	,	V_645
dram_timing	,	V_505
McArbBurstTime	,	V_515
"Failed to populate and upload SCLK MCLK DPM levels!"	,	L_143
acpi_pcie_gen	,	V_765
atomctrl_get_engine_clock_spread_spectrum	,	F_94
"MVDD Voltage is outside the supported range."	,	L_49
fiji_program_memory_timing_parameters	,	F_114
VoltageDownHyst	,	V_436
ThermOutGpio	,	V_613
fiji_upload_dpmlevel_enable_mask	,	F_147
ulDefaultMemoryClock	,	V_128
tmp_result	,	V_101
fiji_dpm_force_dpm_level	,	F_151
GraphicsDpmLevelCount	,	V_451
fiji_patch_with_vdd_leakage	,	F_15
mmSMC_MSG_ARG_0	,	V_864
fiji_set_private_data_based_on_pptable	,	F_24
"Failed to read clock registers!"	,	L_11
PHM_PlatformCaps_AutomaticDCTransition	,	V_580
mmMC_SEQ_MISC0	,	V_224
"can not populate CAC voltage tables to SMC"	,	L_39
PPSMC_MSG_ACPDPM_SetEnabledMask	,	V_852
PPSMC_DISPLAY_WATERMARK_HIGH	,	V_450
boot_level	,	V_528
"Failed to initialize ACPI Level!"	,	L_66
AMD_THERMAL_IRQ_LAST	,	V_895
mmMC_ARB_DRAM_TIMING2	,	V_320
FIJI_MAX_HARDWARE_POWERLEVELS	,	V_185
PPSMC_MSG_VddC_Request	,	V_705
dpm_levels	,	V_333
pcie_lanes	,	V_335
temperatures	,	V_749
volt_with_cks	,	V_539
"Failed to notify no display!"	,	L_100
pcie_lane_performance	,	V_49
ixSMU_EFUSE_0	,	V_545
speedCntl	,	V_109
MemoryInterval	,	V_596
hardware	,	V_717
"can not find divide id for engine clock"	,	L_54
pp_table	,	V_715
fiji_enable_auto_throttle_source	,	F_136
PP_HOST_TO_SMC_US	,	F_107
CG_FDO_CTRL2	,	V_902
SSEN	,	V_414
PPFIJI_STATICSCREENTHRESHOLDUNIT_DFLT	,	V_34
fiji_populate_clock_stretcher_data_table	,	F_119
"VDDC voltage dependency table"	,	L_47
fiji_apply_dal_min_voltage_request	,	F_146
fiji_display_configuration_changed_task	,	F_187
fiji_unfreeze_sclk_mclk_dpm	,	F_177
VDDC_VDDCI_DELTA	,	V_150
ucMemoryClockIndexLow	,	V_751
eng_clock	,	V_502
"Failed to power control set level!"	,	L_107
flags	,	V_731
"[ powerplay ]"	,	L_135
"Failed to populate Clock Stretcher Data Table!"	,	L_75
phm_clock_and_voltage_limits	,	V_778
enabled	,	V_334
sclk_al_threshold	,	V_428
sclk_dpm_enable_mask	,	V_452
GetIndexIntoMasterTable	,	F_31
ATOM_Tonga_DISALLOW_ON_DC	,	V_737
low	,	V_858
fiji_enable_thermal_auto_throttle	,	F_137
offsetof	,	F_69
MC_CONFIG_MCD__MCD2_WR_ENABLE_MASK	,	V_661
McArbDramTiming2	,	V_514
fiji_voltage_control	,	F_49
mclk_over_drive	,	V_800
PHM_PlatformCaps_SclkThrottleLowNotification	,	V_853
AverageGraphicsActivity	,	V_866
PHM_GET_FIELD	,	F_27
usSclkDependencyTableOffset	,	V_723
display	,	V_740
"Failed to enable display gap!"	,	L_92
VOLTAGE_OBJ_GPIO_LUT	,	V_170
stretch_amount	,	V_542
fiji_populate_smc_voltage_tables	,	F_82
SMU73_MAX_ENTRIES_SMIO	,	V_621
acp_clk	,	V_790
DPMTABLE_UPDATE_MCLK	,	V_814
PHM_PlatformCaps_CombinePCCWithThermalSignal	,	V_618
"Performance levels exceeds SMC limit!"	,	L_111
"Divide by 0!"	,	L_124
limitRefreshrate	,	V_742
"Error calling VBIOS to set DRAM_TIMING."	,	L_56
pcie_gen_cap	,	V_204
fiji_get_svi2_mvdd_voltage_table	,	F_54
levels	,	V_445
fiji_trim_voltage_table	,	F_51
STATE1	,	V_326
table_size	,	V_98
atomctrl_is_voltage_controled_by_gpio_v3	,	F_36
sclk_over_drive	,	V_798
vddInd	,	V_63
maxVID	,	V_566
fiji_init_dpm_defaults	,	F_6
fiji_enable_display_gap	,	F_63
fiji_get_voltage_index	,	F_80
request_ps	,	V_769
cgs_display_info	,	V_776
fiji_setup_default_dpm_tables	,	F_79
CLKV	,	V_416
ucPCIEGenLow	,	V_755
CLKS	,	V_413
fan_ctrl_default_mode	,	V_901
phm_is_hw_access_blocked	,	F_189
MC_CG_ARB_FREQ_F0	,	V_318
MC_CG_ARB_FREQ_F1	,	V_323
MclkDivider	,	V_459
THERMAL_INT_OUTPUT_GPIO_PINID	,	V_611
SamuBootLevel	,	V_498
"VDDC engine clock dependency table"	,	L_43
int32_t	,	T_3
fbdiv	,	V_393
link_width	,	V_114
minVID	,	V_564
mem_level	,	V_462
SclkDid	,	V_422
VRCONF_MVDD_SHIFT	,	V_576
ucPCIEGenHigh	,	V_759
SMU7_THERM_OUT_MODE_THERM_VRHOT	,	V_619
fiji_update_samu_dpm	,	F_173
vce_arbiter	,	V_788
clock_freq_u16	,	V_540
"Number of MCQ is zero!"	,	L_81
STATE0	,	V_322
uc_gpio_pin_bit_shift	,	V_606
PP_PCIEGen1	,	V_45
battery_state	,	V_782
"Failed to freeze SCLK MCLK DPM!"	,	L_142
request	,	V_855
AMD_THERMAL_IRQ_HIGH_TO_LOW	,	V_891
fiji_hwmgr_backend_init	,	F_35
vddci_voltage_table	,	V_251
mvdd_control	,	V_165
cpl_threshold	,	V_635
"Failed to update VCE DPM!"	,	L_145
pcie_spc_cap	,	V_207
FanTable	,	V_305
PhaseResponseTime	,	V_598
voltageId	,	V_56
PHM_PlatformCaps_EnableDriverEVV	,	V_79
PPFIJI_CGULVPARAMETER_DFLT	,	V_16
UpHyst	,	V_434
Voltage	,	V_474
vddc_leakage	,	V_82
mvdd	,	V_250
"Failed to init power gate state!"	,	L_14
PP_PCIEGen3	,	V_47
PP_PCIEGen2	,	V_825
temp	,	V_223
fiji_patch_voltage_dependency_tables_with_lookup_table	,	F_19
src_id	,	V_885
volt_without_cks	,	V_538
mem_clock	,	V_454
display_gap	,	V_868
mask_low	,	V_245
MC_CONFIG_MCD__MCD1_WR_ENABLE_MASK	,	V_660
"Voltage Dependency Table empty."	,	L_18
ixCG_SPLL_SPREAD_SPECTRUM_2	,	V_222
phm_ppt_v1_voltage_lookup_table	,	T_1
"Failed to enable VR hot GPIO interrupt!"	,	L_99
PHM_PlatformCaps_DisableMclkSwitchingForFrameLock	,	V_801
fiji_enable_acpi_power_management	,	F_43
memory_clock	,	V_138
"Failed to retrieve VDDCI table."	,	L_24
fiji_populate_smc_samu_level	,	F_111
SMU73_SoftRegisters	,	V_673
overdriveLimit	,	V_799
fiji_init_arb_table_index	,	F_125
actual_voltage	,	V_83
SamuLevel	,	V_500
"Failed to enable ACPI power management!"	,	L_13
PHM_PlatformCaps_EngineSpreadSpectrumSupport	,	V_404
VOLTAGE_VID_OFFSET_SCALE2	,	V_367
VOLTAGE_VID_OFFSET_SCALE1	,	V_368
cgs_write_ind_register	,	F_65
sclk_table	,	V_72
virtual_voltage_id	,	V_53
enableVariBright	,	V_743
arb_regs	,	V_504
entryId	,	V_55
usTargetOperatingTemp	,	V_200
us_ulv_voltage_offset	,	V_365
" found a available voltage in VDDC DPM Table \n"	,	L_110
"\n [  mclk  ]: %u MHz\n\n [  sclk  ]: %u MHz\n"	,	L_151
PPSMC_MSG_UVDDPM_SetEnabledMask	,	V_849
advanceFanControlParameters	,	V_191
mmMC_SEQ_WR_CTL_D1	,	V_265
pcieDpmLevel	,	V_453
usDefaultMaxFanPWM	,	V_194
SPLL_RESET	,	V_482
"Failed to initialize Boot Level!"	,	L_72
"Invalid Powerstate Type!"	,	L_1
diff	,	V_254
fiji_initial_switch_from_arbf0_to_f1	,	F_73
table_info	,	V_58
tonga_hwmgr_backend_fini	,	F_39
SMU73_MAX_LEVELS_VDDC	,	V_255
fiji_single_dpm_table	,	V_330
"DPM is already running right now, no need to enable DPM!"	,	L_87
atomctrl_calculate_voltage_evv_on_sclk	,	F_13
max_vddc_in_pptable	,	V_105
mmMC_SEQ_PMG_TIMING_LP	,	V_270
CGS_SYSTEM_INFO_PCIE_MLW	,	V_208
acp_power_gated	,	V_234
SMU73_Firmware_Header	,	V_298
speed_spectrum_percentage	,	V_411
fiji_hwmgr_funcs	,	V_905
SMU73_MAX_LEVELS_LINK	,	V_343
volt_offset	,	V_544
DISP_GAP_MCHG	,	V_280
CG_STATIC_SCREEN_PARAMETER	,	V_272
"SCLK dependency table is missing. This table is mandatory"	,	L_33
mvdd_voltage_table	,	V_249
VceLevel	,	V_490
VRCONF_VDDCI_SHIFT	,	V_573
"can not find divide id for VCE engine clock"	,	L_53
"Failed to enable Sclk DPM and Mclk DPM!"	,	L_84
vv_id	,	V_66
fiji_init_sclk_threshold	,	F_46
atomctrl_get_voltage_table_v3	,	F_59
vce_power_gated	,	V_232
fiji_trim_single_dpm_states	,	F_164
MC_CONFIG_MCD__MCD7_WR_ENABLE_MASK	,	V_666
dal_power_level	,	V_699
DpmTable	,	V_299
AcpLevelCount	,	V_494
fiji_populate_memory_timing_parameters	,	F_112
mcArbDramTimingTable	,	V_307
SMU_VoltageLevel	,	T_7
" Trying to set Enable Mask when DPM is disabled \n"	,	L_136
fiji_get_memory_type	,	F_41
SMU73_MAX_LEVELS_MEMORY	,	V_351
CG_ARB_REQ	,	V_329
"Failed to populate SCLK during PopulateNewDPMClocksStates Function!"	,	L_125
McArbDramTiming	,	V_513
fiji_enable_disable_vce_dpm	,	F_168
uc_pll_ref_div	,	V_394
PHM_VIslands_Magic	,	V_762
CONVERT_FROM_HOST_TO_SMC_UL	,	F_84
mid_pcie_level_enabled	,	V_448
GENERAL_PWRMGT	,	V_229
fiji_populate_smc_link_level	,	F_88
AMD_DPM_FORCED_LEVEL_LOW	,	V_710
fiji_force_dpm_highest	,	F_144
PPSMC_MSG_SetFanPwmMax	,	V_881
config	,	V_567
CONVERT_FROM_HOST_TO_SMC_US	,	F_85
stable_pstate_mclk	,	V_781
mm_dep_table	,	V_96
dpm_table	,	V_331
VddcOffsetVid	,	V_366
fiji_update_sclk_threshold	,	F_175
vce_clks	,	V_786
memoryClock	,	V_795
GraphicsLevel	,	V_443
PWR_CKS_ENABLE	,	V_550
Version	,	V_309
"Failed to initialize SMC table!"	,	L_96
leakage_id	,	V_84
max_entry	,	V_339
display_timing	,	V_465
Sclk_CKS_masterEn0_7	,	V_547
ACPILevel	,	V_478
PHM_PlatformCaps_FanSpeedInTableIsRPM	,	V_188
golden_dpm_table	,	V_352
hightest_pcie_level_enabled	,	V_446
"Failed to retrieve SVI2 VDDC table from lookup table."	,	L_26
vco_freq	,	V_407
BootVddci	,	V_532
Ulv	,	V_370
TemperatureLimitLow	,	V_594
info	,	V_777
fiji_enable_disable_samu_dpm	,	F_169
dpm_level	,	V_712
"Failed to process firmware header!"	,	L_94
fiji_get_power_state_size	,	F_152
MemoryACPILevel	,	V_487
count	,	V_61
"Single MCLK entry VDDCI/MCLK dependency table "	,	L_113
smumgr	,	V_295
THERMAL_PROTECTION_DIS	,	V_687
PCIE_PERF_REQ_GEN3	,	V_824
PCIE_PERF_REQ_GEN2	,	V_826
"Failed to generate DPM level enabled mask!"	,	L_144
FIJI_MAX_LEAKAGE_COUNT	,	V_74
PCIE_PERF_REQ_GEN1	,	V_856
usOperatingTempMaxLimit	,	V_198
PCIE_LC_LINK_WIDTH_CNTL	,	V_115
mmMC_SEQ_RD_CTL_D0_LP	,	V_266
smc_state_table	,	V_379
fiji_populate_single_graphic_level	,	F_97
vddc_dep_on_dal_pwrl	,	V_696
ul_fb_divider	,	V_396
fiji_get_dependency_volt_by_clk	,	F_96
ulv	,	V_14
acpi_pcie_perf_request	,	F_161
vddc_bootup_value	,	V_131
"Stretch Amount in PPTable not supported\n"	,	L_59
LCAC_CPL_CNTL__CPL_BLOCK_ID__SHIFT	,	V_646
sources	,	V_677
VCLK	,	V_747
platformCaps	,	V_38
VceLevelCount	,	V_488
cgs_add_irq_source	,	F_193
states	,	V_805
FreqRange	,	V_461
activity_percent	,	V_861
DISPLAY_GAP_VBLANK	,	V_281
vclk	,	V_523
"Voltage Table empty."	,	L_17
power_source	,	V_784
"Fatal error, can not set up single DPM table entries "	,	L_30
pp_hwmgr	,	V_4
ThermOutMode	,	V_616
PP_StateUILabel_Performance	,	V_767
SMU73_Discrete_GraphicsLevel	,	V_383
fiji_set_dpm_event_sources	,	F_135
"Failed to populate VRConfig setting!"	,	L_76
PPSMC_MSG_SCLKDPM_SetEnabledMask	,	V_692
gpio_pin	,	V_579
PHM_READ_INDIRECT_FIELD	,	F_5
fiji_enable_dpm_tasks	,	F_138
ucFanControlMode	,	V_192
phm_ppt_v1_voltage_lookup_record	,	V_99
efuse	,	V_535
PHM_PlatformCaps_RegulatorHot	,	V_607
mmMC_SEQ_PMG_TIMING	,	V_271
clock_freq	,	V_537
fiji_populate_vr_config	,	F_121
ixLCAC_MC6_CNTL	,	V_653
display_count	,	V_802
PPSMC_SYSTEMFLAG_STEPVDDC	,	V_584
ENOMEM	,	V_244
mc_cg_config	,	V_317
fan_ctrl_is_in_default_mode	,	V_900
fiji_fan_ctrl_reset_fan_speed_to_default	,	F_197
val2	,	V_633
sram_end	,	V_144
mm_boot_level_value	,	V_847
"Failed to unfreeze SCLK MCLK DPM!"	,	L_148
FIJI_VOLTAGE_CONTROL_BY_SVID2	,	V_167
SWRST_COMMAND_1	,	V_675
fiji_calculate_sclk_params	,	F_91
"Failed to get memory type!"	,	L_12
"No pcie performance levels!"	,	L_32
dc_compatible	,	V_763
lookup_table	,	V_52
MC_CONFIG_MCD__MCD3_WR_ENABLE_MASK	,	V_662
ixLCAC_MC5_CNTL	,	V_652
VRConfig	,	V_569
val0	,	V_632
CG_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK	,	V_890
context	,	V_897
"Failed to initialize MC reg table!"	,	L_90
ixCG_SPLL_FUNC_CNTL_2	,	V_214
ui_label	,	V_727
min_vddc_in_pptable	,	V_104
ixCG_SPLL_FUNC_CNTL_4	,	V_218
ref_divider	,	V_392
ixCG_SPLL_FUNC_CNTL_3	,	V_216
validation	,	V_734
MinVoltage	,	V_431
ATOM_Tonga_MCLK_Dependency_Table	,	T_14
SMIO_Pattern	,	T_8
VOLTAGE_TYPE_MVDDC	,	V_169
phase_delay	,	V_246
usOperatingTempStep	,	V_199
index	,	V_88
classification	,	V_726
CG_SPLL_SPREAD_SPECTRUM_2	,	V_415
fiji_update_acp_dpm	,	F_174
SMU7_FIRMWARE_HEADER_LOCATION	,	V_297
"Failed to Write ARB settings for the initial state."	,	L_70
display_gap2	,	V_869
cg_thermal_int	,	V_886
"Failed to initialize Boot State!"	,	L_73
smio_pat	,	V_473
fiji_is_dpm_running	,	F_4
SPLL_REF_DIV	,	V_398
smum_send_msg_to_smc_with_parameter	,	F_145
fiji_upload_dpm_level_enable_mask	,	F_179
dpm_table_start	,	V_300
"Failed to notify link speed change after state change!"	,	L_150
"PSPP request to switch to Gen1 from Gen2 Failed!"	,	L_139
ixLCAC_CPL_CNTL	,	V_655
CG_SPLL_SPREAD_SPECTRUM	,	V_412
"Failed to start DPM!"	,	L_104
ATOM_Tonga_POWERPLAYTABLE	,	T_12
pp_atomctrl_voltage_table	,	V_238
PPSMC_SYSTEMFLAG_GPIO_DC	,	V_582
SMU73_Discrete_MCArbDramTimingTableEntry	,	V_503
cgs_system_info	,	V_181
cgs_query_system_info	,	F_38
dram_timing2	,	V_506
"Trying to freeze SCLK DPM when DPM is disabled"	,	L_120
DisplayWatermark	,	V_439
LCAC_MC0_CNTL__MC0_THRESHOLD__SHIFT	,	V_641
table	,	V_242
fiji_initialize_mc_reg_table	,	F_60
ixCG_FREQ_TRAN_VOTING_1	,	V_286
phm_ppt_v1_clock_voltage_dependency_table	,	V_71
ixCG_FREQ_TRAN_VOTING_2	,	V_287
SMU73_Discrete_Ulv	,	V_360
fiji_construct_voltage_tables	,	F_58
ixCG_FREQ_TRAN_VOTING_0	,	V_285
ixCG_FREQ_TRAN_VOTING_5	,	V_290
max	,	V_44
ixCG_FREQ_TRAN_VOTING_6	,	V_291
ixCG_FREQ_TRAN_VOTING_3	,	V_288
ixCG_FREQ_TRAN_VOTING_4	,	V_289
burstTime	,	V_507
fiji_get_fan_control_mode	,	F_198
EnabledForThrottle	,	V_433
PHM_PlatformCaps_NonABMSupportInPPLib	,	V_40
GraphicsBootLevel	,	V_529
ixCG_FREQ_TRAN_VOTING_7	,	V_292
VOLTAGE_SCALE	,	V_357
fiji_force_dpm_lowest	,	F_150
fiji_patch_clock_voltage_limits_with_vddc_leakage	,	F_18
"Failed to enable power containment!"	,	L_106
PPFIJI_STATICSCREENTHRESHOLD_DFLT	,	V_36
use_pcie_performance_levels	,	V_340
"VDDCI is larger than max VDDCI in VDDCI Voltage Table!"	,	L_41
fiji_populate_all_memory_levels	,	F_104
VR_STATIC_VOLTAGE	,	V_575
"Lookup Table empty."	,	L_38
efuse2	,	V_536
fiji_get_current_pcie_speed	,	F_25
fiji_populate_smc_acpi_level	,	F_106
"DAL requested level can not"	,	L_109
PPSMC_SWSTATE_FLAG_DC	,	V_480
"Failed to initialize Memory Level!"	,	L_65
speed_spectrum_rate	,	V_409
ThermalInterval	,	V_591
FEATURE_STATUS	,	V_8
mclk_activity_target	,	V_151
high_limit	,	V_832
VoltageInterval	,	V_590
get_pcie_gen_support	,	F_77
ssInfo	,	V_406
VRCONF_VDDGFX_SHIFT	,	V_570
mmMC_SEQ_MISC_TIMING2	,	V_263
mmGPIOPAD_A	,	V_615
pcie_gen_performance	,	V_43
arb_src	,	V_312
fiji_populate_bapm_parameters_in_dpm_table	,	F_123
fiji_init_power_gate_state	,	F_45
level	,	V_429
mclk	,	V_107
"Failed to contruct voltage tables!"	,	L_89
pcie_dpm_enable_mask	,	V_382
"power state did not have any performance level"	,	L_127
PHM_PlatformCaps_ThermalController	,	V_688
fiji_copy_and_switch_arb_sets	,	F_70
PcieGenSpeed	,	V_373
entries	,	V_62
atomctrl_get_voltage_evv_on_sclk	,	F_14
MC_CONFIG_MCD__MCD5_WR_ENABLE_MASK	,	V_664
info_id	,	V_202
pll_post_divider	,	V_423
PPSMC_MSG_MASTER_DeepSleep_ON	,	V_629
high_limit_count	,	V_833
FIJI_Q88_FORMAT_CONVERSION_UNIT	,	V_593
ucEngineClockIndexLow	,	V_753
STATIC_PM_EN	,	V_230
"[ powerplay ] "	,	L_132
fiji_enable_deep_sleep_master_switch	,	F_131
fiji_power_control_set_level	,	F_143
MC_SEQ_MISC0_GDDR5_VALUE	,	V_226
"Failed to find DPM states clocks in DPM table!"	,	L_140
dividers	,	V_385
activity_target	,	V_147
DISPLAY_GAP_IGNORE	,	V_279
req_vddc	,	V_700
PP_Min_PCIEGen	,	V_346
pp_atomctrl_clock_dividers_vi	,	V_384
PPSMC_MSG_MCLKDPM_SetEnabledMask	,	V_693
fiji_find_dpm_states_clocks_in_dpm_table	,	F_158
ixPWR_CKS_CNTL	,	V_554
fiji_ulv_parm	,	V_13
cast_const_phw_fiji_power_state	,	F_3
fiji_cps	,	V_817
phm_cap_set	,	F_8
low_limit	,	V_831
frame_time_in_us	,	V_871
backend	,	V_12
vdd_dep_on_mclk	,	V_93
TRRDL	,	V_517
temporary_state	,	V_732
static_screen_threshold	,	V_35
fiji_get_pp_table_entry_callback_func	,	F_153
tonga_initializa_dynamic_state_adjustment_rule_settings	,	F_37
TRRDS	,	V_516
src	,	V_680
PHM_PlatformCaps_DynamicACTiming	,	V_41
MemoryDpmLevelCount	,	V_471
"Failed to request link speed change before state change!"	,	L_141
state_entry	,	V_720
param1	,	V_336
PHM_PlatformCaps_StepVddc	,	V_583
fiji_read_clock_registers	,	F_40
mm_table	,	V_95
Divider	,	V_493
AcpBootLevel	,	V_495
fiji_populate_and_upload_sclk_mclk_dpm_levels	,	F_163
ps	,	V_117
fiji_copy_bytes_to_smc	,	F_99
powerplay_table	,	V_721
us_mvdd	,	V_476
dclk	,	V_525
mmMC_SEQ_MISC_TIMING2_LP	,	V_262
fiji_populate_cac_table	,	F_81
CcPwrDynRm1	,	V_363
fiji_enable_ulv	,	F_130
fiji_find_closest_vddci	,	F_95
ixLCAC_MC4_CNTL	,	V_651
sclk_dep_table	,	V_722
DCLK	,	V_748
"VDD dependency on SCLK table is missing. 	\(NL)		This table is mandatory"	,	L_6
fiji_init_smc_table	,	F_122
tonga_pptable_funcs	,	V_907
fiji_populate_smc_boot_level	,	F_117
BootMVdd	,	V_533
"SCLK dependency table has to have is missing. "	,	L_34
fiji_enable_power_containment	,	F_142
ixCG_SPLL_FUNC_CNTL	,	V_212
fiji_fan_ctrl_set_static_mode	,	F_196
VoltageChangeTimeout	,	V_674
smio_low	,	V_247
mc_reg_table_start	,	V_304
MemoryThermThrottleEnable	,	V_599
"Failed to initialize SAMU Level!"	,	L_69
cgs_read_register	,	F_42
PPSMC_DISPLAY_WATERMARK_LOW	,	V_440
LCAC_MC0_CNTL__MC0_ENABLE_MASK	,	V_642
minimum_clocks	,	V_773
uint8_t	,	T_4
ATOM_FIRMWARE_INFO_V2_2	,	T_6
device	,	V_6
atomctrl_get_engine_pll_dividers_vi	,	F_92
ro	,	V_534
usOperatingTempMinLimit	,	V_197
"Failed to trim MVDD table."	,	L_19
fiji_get_svi2_vddci_voltage_table	,	F_55
frev	,	V_120
clock_registers	,	V_210
fiji_program_voting_clients	,	F_66
seq_printf	,	F_185
min	,	V_46
cgs_write_register	,	F_61
pp_atomctrl_gpio_pin_assignment	,	V_578
fiji_performance_level	,	V_718
SMU73_MAX_LEVELS_VDDCI	,	V_256
dep_mclk_table	,	V_350
le16_to_cpu	,	F_34
fiji_write_smc_sram_dword	,	F_126
PHM_WRITE_FIELD	,	F_72
SclkStepSize	,	V_603
"Cannot find ACPI VDDC voltage value "	,	L_50
vddc_voltage_table	,	V_252
uint32_t	,	T_5
DclkFrequency	,	V_524
power_state	,	V_714
PHM_READ_VFPF_INDIRECT_FIELD	,	F_199
voting_rights_clients7	,	V_31
PP_PCIEGenInvalid	,	V_822
voting_rights_clients6	,	V_29
cg_ulv_parameter	,	V_15
voting_rights_clients5	,	V_27
FIJI_UNUSED_GPIO_PIN	,	V_608
voting_rights_clients4	,	V_25
PreVBlankGap	,	V_878
voting_rights_clients3	,	V_23
"Failed to upload dpm data to SMC memory!"	,	L_77
voting_rights_clients2	,	V_21
pp_interrupt_registration_info	,	V_894
voting_rights_clients1	,	V_19
VDDCI_SHIFT	,	V_426
voting_rights_clients0	,	V_17
MC_ARB_CG	,	V_328
Frequency	,	V_491
get_pcie_lane_support	,	F_78
vCG_SPLL_FUNC_CNTL	,	V_211
vddcInd	,	V_97
pptable_func	,	V_906
samclock	,	V_501
"Failed to enable thermal auto throttle!"	,	L_108
fiji_nps	,	V_816
fiji_set_fan_control_mode	,	F_194
pp_fiji_thermal_initialize	,	F_201
LCAC_CPL_CNTL__CPL_SIGNAL_ID__SHIFT	,	V_657
vol_level	,	V_475
TRRDL0	,	V_512
fiji_start_dpm	,	F_134
vol_table	,	V_239
active_auto_throttle_sources	,	V_690
encode_pcie_lane_width	,	F_89
PPSMC_SYSTEMFLAG_GDDR5	,	V_585
thermal_interrupt_info	,	V_893
ixLCAC_MC1_CNTL	,	V_648
vddci_control	,	V_164
fiji_enable_sclk_control	,	F_129
pcie_gen_bootup_value	,	V_135
atomctrl_get_pp_assign_pin	,	F_124
CKS_LOOKUPTableEntry	,	V_556
"Set Sclk Dpm enable Mask failed"	,	L_134
"Failed to enable MCLK DPM during DPM Start Function!"	,	L_82
VRHotGpio	,	V_605
PPSMC_MSG_PCIeDPM_UnForceLevel	,	V_706
ATOM_Tonga_SCLK_Dependency_Table	,	T_13
mode_info	,	V_874
"in Clock Dependency Table"	,	L_51
"VDD dependency on MCLK table is missing. 	\(NL)		This table is mandatory"	,	L_8
fiji_setup_asic_task	,	F_47
fiji_calc_voltage_dependency_tables	,	F_20
"can not find divide id for Vclk clock"	,	L_57
cgs_read_ind_register	,	F_26
min_clock_in_sr	,	V_810
printk	,	F_16
AMD_THERMAL_IRQ_LOW_TO_HIGH	,	V_888
PHM_PlatformCaps_OD6PlusinDCSupport	,	V_830
clock_percent	,	V_828
vblank_time_us	,	V_876
LC_CURRENT_DATA_RATE	,	V_113
usDefaultMaxFanRPM	,	V_196
pspp_notify_required	,	V_823
vddc_vddci_delta	,	V_149
SMU7_THERM_OUT_MODE_DISABLE	,	V_620
"PSPP request to switch to Gen2 from Gen3 Failed!"	,	L_138
acp_arbiter	,	V_791
mem_param	,	V_457
PPSMC_MSG_EnableULV	,	V_628
PHM_PlatformCaps_StayInBootState	,	V_180
mmMC_ARB_BURST_TIME	,	V_510
platform_descriptor	,	V_37
VceBootLevel	,	V_489
mask	,	V_371
disallowOnDC	,	V_735
lane_width	,	V_345
DISPLAY_GAP_VBLANK_OR_WM	,	V_875
voltage	,	V_85
Sclk_voltageOffset	,	V_549
LCAC_MC0_CNTL__MC0_SIGNAL_ID__SHIFT	,	V_656
last_mclk_dpm_enable_mask	,	V_834
burst_time	,	V_316
fiji_trim_voltage_table_to_fit_state_table	,	F_57
ixLCAC_MC0_CNTL	,	V_647
ATOM_Tonga_ENABLE_VARIBRIGHT	,	V_744
acpclk	,	V_792
"VDDC should be on SVI2 control in merged mode!"	,	L_60
refresh_rate	,	V_872
DclkDivider	,	V_527
vddc_table	,	V_697
PP_StateClassificationFlag_ACPI	,	V_764
PHM_PlatformCaps_TablelessHardwareInterface	,	V_158
sclk_threshold	,	V_797
cast_phw_fiji_power_state	,	F_1
AcpLevel	,	V_496
thermal_controller	,	V_190
mmMC_ARB_DRAM_TIMING_1	,	V_324
"Failed to program static screen threshold parameters!"	,	L_91
DeepSleepDivId	,	V_449
"Trying to freeze MCLK DPM when DPM is disabled"	,	L_122
fiji_power_state	,	V_1
usBootUpVDDCVoltage	,	V_132
"Failed to enable pcie DPM during DPM Start Function!"	,	L_85
enable	,	V_835
evclk	,	V_787
vdd_dep_on_sclk	,	V_60
MAX_REGULAR_DPM_NUMBER	,	V_332
pp_atomctrl_memory_clock_param	,	V_456
mclk_dpm_enable_mask	,	V_472
val	,	V_631
ixLCAC_MC7_CNTL	,	V_654
static_screen_threshold_unit	,	V_33
GraphicsThermThrottleEnable	,	V_588
"Failed to populate PM fuses!"	,	L_98
CgSpllFuncCntl	,	V_485
PP_DAL_POWERLEVEL_ULTRALOW	,	V_702
vbios_boot_state	,	V_124
usBootUpVDDCIVoltage	,	V_134
pp_atomctrl_internal_ss_info	,	V_405
mc_threshold	,	V_636
VOLTAGE_CONTROLLER_ON	,	V_9
vCG_SPLL_SPREAD_SPECTRUM_2	,	V_221
PPSMC_MSG_VCEDPM_SetEnabledMask	,	V_850
SPLL_PWRON	,	V_481
ClockStretcherDataTable	,	V_562
performance_levels	,	V_137
CcPwrDynRm	,	V_362
PPSMC_MSG_SetFanRpmMax	,	V_883
"Failed to initialize switch from ArbF0 to F1!"	,	L_95
PHM_PlatformCaps_ClockStretcher	,	V_77
CG_SPLL_FUNC_CNTL_2	,	V_483
SMU7_THERM_OUT_MODE_THERM_ONLY	,	V_617
fiji_fan_ctrl_stop_smc_fan_control	,	F_195
"VDD dependency on MCLK table has to have is missing.	 \(NL)		This table is mandatory"	,	L_9
CG_SPLL_FUNC_CNTL_3	,	V_401
fiji_get_pp_table_entry	,	F_154
PPSMC_MSG_ACPDPM_Enable	,	V_843
SMU73_MAX_LEVELS_GRAPHICS	,	V_146
kfree	,	F_53
private_data	,	V_884
PHM_AutoThrottleSource	,	T_10
CG_DISPLAY_GAP_CNTL	,	V_277
spll_func_cntl_4	,	V_388
fiji_unforce_dpm_levels	,	F_148
spll_func_cntl_3	,	V_387
FIJI_VOLTAGE_CONTROL_BY_GPIO	,	V_171
disable_mclk_switching_for_frame_lock	,	V_775
DPM_EVENT_SRC_DIGITAL	,	V_682
PHM_PlatformCaps_EnableMVDDControl	,	V_168
spll_func_cntl_2	,	V_477
hwmgr	,	V_5
fiji_enable_vrhot_gpio_interrupt	,	F_127
LCAC_MC0_CNTL__MC0_THRESHOLD_MASK	,	V_640
fiji_populate_pm_fuses	,	F_139
fw_info	,	V_118
gfx_arbiter	,	V_796
DPM_EVENT_SRC	,	V_679
hardwareActivityPerformanceLevels	,	V_184
us_max_fan_pwm	,	V_880
fiji_initialize_power_tune_defaults	,	F_9
TRRDS0	,	V_511
LC_LINK_WIDTH_RD	,	V_116
"Too many voltage values for MVDD. Trimming to fit state table."	,	L_29
EINVAL	,	V_81
STUTTER_ENABLE	,	V_469
GLOBAL_PWRMGT_EN	,	V_671
tmp_voltage_lookup_record	,	V_100
FIJI_VOLTAGE_CONTROL_NONE	,	V_163
pcie_speed_table	,	V_342
SMU73_PIDController	,	V_625
fiji_get_lowest_enabled_level	,	F_149
CgSpllFuncCntl4	,	V_419
num_existing_displays	,	V_466
"can not find MinVddc voltage value from memory "	,	L_46
udelay	,	F_133
fiji_enable_sclk_mclk_dpm	,	F_132
STRETCH_ENABLE	,	V_551
CgSpllFuncCntl2	,	V_486
DPMTABLE_OD_UPDATE_MCLK	,	V_813
CgSpllFuncCntl3	,	V_418
magic	,	V_761
hwmgr_func	,	V_904
fiji_clock_stretcher_lookup_table	,	V_558
data	,	V_11
threshold	,	V_430
microcode_version_info	,	V_310
pg_acp_init	,	V_235
"MCLK dependency table has to have is missing. "	,	L_37
"Failed to initialize UVD Level!"	,	L_71
PPSMC_MSG_SAMUDPM_Enable	,	V_841
uc_pll_post_div	,	V_400
SpllSpreadSpectrum2	,	V_421
"Failed to update SCLK threshold!"	,	L_146
fiji_populate_all_graphic_levels	,	F_98
vddc	,	V_67
gpio_debug	,	V_160
mmMC_ARB_DRAM_TIMING2_1	,	V_325
fiji_enable_voltage_control	,	F_50
mcRegisterTable	,	V_303
LCAC_CPL_CNTL__CPL_THRESHOLD_MASK	,	V_643
ixCG_SPLL_SPREAD_SPECTRUM	,	V_220
MinMvdd	,	V_463
trrdl	,	V_509
PP_AC_DC_SWITCH_GPIO_PINID	,	V_609
offset	,	V_862
pptable	,	V_59
"There must be 1 or more PCIE levels defined in PPTable."	,	L_44
mvdd_bootup_value	,	V_129
UvdBootLevel	,	V_520
"Failed to retrieve SVI2 MVDD table from dependancy table."	,	L_23
DATA	,	V_122
maxFreq	,	V_559
call_back	,	V_896
PPSMC_MSG_EnableVRHotGPIOInterrupt	,	V_626
dpm_count	,	V_827
minimumClocksReductionPercentage	,	V_187
PPSMC_MSG_UVDDPM_Enable	,	V_837
"MCLK dependency table is missing. This table is mandatory"	,	L_36
PHM_PlatformCaps_ABM	,	V_39
VddcOffset	,	V_364
PHM_PlatformCaps_PCIEPerformanceRequest	,	V_857
"Failed to initialize Link Level!"	,	L_63
VddcPhase	,	V_369
fiji_populate_mvdd_value	,	F_105
dep_sclk_table	,	V_349
displayGap	,	V_275
fiji_calculate_mclk_params	,	F_101
"Trying to Unfreeze MCLK DPM when DPM is disabled"	,	L_130
pnew_state	,	V_806
DownThreshold	,	V_377
fiji_populate_smc_vce_level	,	F_108
pre_vbi_time_in_us	,	V_870
cks_setting	,	V_541
array	,	V_442
mmMC_CG_CONFIG	,	V_327
fiji_clock_stretch_amount_conversion	,	V_560
current_link_speed	,	V_820
lowest_pcie_level_enabled	,	V_447
fiji_calc_mm_voltage_dependency_table	,	F_21
trrds	,	V_508
TemperatureLimitHigh	,	V_592
PP_DAL_POWERLEVEL_PERFORMANCE	,	V_703
PP_Max_PCIELane	,	V_347
"can not populate memory level as memory clock is zero"	,	L_48
VR_MERGED_WITH_VDDC	,	V_568
value	,	V_205
fiji_set_max_fan_pwm_output	,	F_188
atomctrl_set_engine_dram_timings_rv770	,	F_113
performance_level_count	,	V_750
"does not match VBIOS boot MCLK level"	,	L_114
pcie_lane	,	V_141
fiji_apply_dal_minimum_voltage_request	,	F_178
PPSMC_MSG_SAMUDPM_Disable	,	V_842
usMaxFanPWM	,	V_193
SPLL_DITHEN	,	V_403
ucPCIELaneHigh	,	V_756
VOLTAGE_OBJ_SVID2	,	V_166
DownHyst	,	V_435
VOLTAGE_TYPE_VDDCI	,	V_173
voltage_control	,	V_162
fiji_dpm_get_sclk	,	F_182
fiji_patch_boot_state	,	F_30
cgs_atom_get_data_table	,	F_32
"Failed to initialize ACP Level!"	,	L_68
KERN_ERR	,	V_89
VR_SVI2_PLANE_1	,	V_571
VR_SVI2_PLANE_2	,	V_572
sclk	,	V_54
PHM_WRITE_INDIRECT_FIELD	,	F_44
SystemFlags	,	V_581
"Failed to populate BAPM Parameters!"	,	L_74
PCIeGenInterval	,	V_601
