<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>rayTriangleIntersect</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>25344</Best-caseLatency>
            <Average-caseLatency>25344</Average-caseLatency>
            <Worst-caseLatency>25344</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.253 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.253 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.253 ms</Worst-caseRealTimeLatency>
            <Interval-min>25345</Interval-min>
            <Interval-max>25345</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>146</BRAM_18K>
            <DSP>81</DSP>
            <FF>9587</FF>
            <LUT>9266</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>rayTriangleIntersect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>rayTriangleIntersect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>rayTriangleIntersect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWVALID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWREADY</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWADDR</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWLEN</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWSIZE</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWBURST</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWLOCK</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWCACHE</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWPROT</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWQOS</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWREGION</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_AWUSER</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_WVALID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_WREADY</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_WDATA</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_WSTRB</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_WLAST</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_WID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_WUSER</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARVALID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARREADY</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARADDR</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARLEN</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARSIZE</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARBURST</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARLOCK</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARCACHE</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARPROT</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARQOS</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARREGION</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_ARUSER</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_RVALID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_RREADY</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_RDATA</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_RLAST</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_RID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_RUSER</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_RRESP</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_BVALID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_BREADY</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_BRESP</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_BID</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_dir_BUSER</name>
            <Object>dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWVALID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWREADY</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWADDR</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWLEN</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWSIZE</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWBURST</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWLOCK</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWCACHE</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWPROT</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWQOS</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWREGION</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_AWUSER</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_WVALID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_WREADY</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_WDATA</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_WSTRB</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_WLAST</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_WID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_WUSER</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARVALID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARREADY</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARADDR</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARLEN</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARSIZE</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARBURST</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARLOCK</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARCACHE</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARPROT</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARQOS</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARREGION</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_ARUSER</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_RVALID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_RREADY</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_RDATA</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_RLAST</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_RID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_RUSER</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_RRESP</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_BVALID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_BREADY</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_BRESP</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_BID</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P1_DRAM_BUSER</name>
            <Object>P1_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWVALID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWREADY</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWADDR</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWLEN</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWSIZE</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWBURST</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWLOCK</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWCACHE</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWPROT</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWQOS</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWREGION</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_AWUSER</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_WVALID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_WREADY</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_WDATA</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_WSTRB</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_WLAST</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_WID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_WUSER</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARVALID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARREADY</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARADDR</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARLEN</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARSIZE</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARBURST</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARLOCK</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARCACHE</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARPROT</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARQOS</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARREGION</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_ARUSER</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_RVALID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_RREADY</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_RDATA</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_RLAST</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_RID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_RUSER</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_RRESP</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_BVALID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_BREADY</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_BRESP</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_BID</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P2_DRAM_BUSER</name>
            <Object>P2_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWVALID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWREADY</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWADDR</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWLEN</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWSIZE</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWBURST</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWLOCK</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWCACHE</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWPROT</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWQOS</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWREGION</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_AWUSER</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_WVALID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_WREADY</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_WDATA</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_WSTRB</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_WLAST</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_WID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_WUSER</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARVALID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARREADY</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARADDR</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARLEN</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARSIZE</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARBURST</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARLOCK</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARCACHE</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARPROT</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARQOS</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARREGION</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_ARUSER</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_RVALID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_RREADY</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_RDATA</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_RLAST</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_RID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_RUSER</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_RRESP</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_BVALID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_BREADY</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_BRESP</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_BID</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_P3_DRAM_BUSER</name>
            <Object>P3_DRAM</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWVALID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWREADY</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWADDR</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWLEN</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWSIZE</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWBURST</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWLOCK</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWCACHE</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWPROT</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWQOS</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWREGION</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_AWUSER</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_WVALID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_WREADY</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_WDATA</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_WSTRB</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_WLAST</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_WID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_WUSER</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARVALID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARREADY</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARADDR</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARLEN</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARSIZE</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARBURST</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARLOCK</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARCACHE</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARPROT</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARQOS</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARREGION</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_ARUSER</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_RVALID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_RREADY</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_RDATA</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_RLAST</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_RID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_RUSER</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_RRESP</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_BVALID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_BREADY</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_BRESP</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_BID</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_intersectIndex_BUSER</name>
            <Object>intersectIndex</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>rayTriangleIntersect</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_240</InstName>
                    <ModuleName>rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>240</ID>
                    <BindInstances>add_ln15_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_250</InstName>
                    <ModuleName>rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>250</ID>
                    <BindInstances>add_ln20_fu_288_p2 add_ln20_1_fu_337_p2 add_ln22_fu_364_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272</InstName>
                    <ModuleName>rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <BindInstances>add_ln69_fu_302_p2 r_V_6_fu_373_p2 r_V_8_fu_378_p2 r_V_10_fu_383_p2 r_V_31_fu_323_p2 r_V_33_fu_329_p2 r_V_35_fu_335_p2 mul_32s_32s_48_1_1_U21 mul_32s_32s_48_1_1_U22 ret_V_fu_388_p2 mul_32s_32s_48_1_1_U23 mul_32s_32s_48_1_1_U24 ret_V_1_fu_402_p2 mul_32s_32s_48_1_1_U25 mul_32s_32s_48_1_1_U26 ret_V_2_fu_424_p2 mul_32s_32s_48_1_1_U27 mul_32s_32s_48_1_1_U28 ret_V_3_fu_549_p2 mul_32s_32s_48_1_1_U31 ret_V_4_fu_584_p2 detTest_V_1_fu_608_p2 r_V_12_fu_478_p2 r_V_14_fu_483_p2 r_V_16_fu_638_p2 mul_32s_32s_48_1_1_U29 mul_32s_32s_48_1_1_U30 ret_V_5_fu_526_p2 mul_32s_32s_48_1_1_U33 ret_V_6_fu_660_p2 mul_32s_32s_48_1_1_U46 mul_32s_32s_48_1_1_U34 mul_32s_32s_48_1_1_U35 ret_V_7_fu_686_p2 mul_32s_32s_48_1_1_U36 mul_32s_32s_48_1_1_U37 ret_V_8_fu_712_p2 mul_32s_32s_48_1_1_U38 mul_32s_32s_48_1_1_U39 ret_V_9_fu_736_p2 mul_32s_32s_48_1_1_U40 mul_32s_32s_48_1_1_U41 ret_V_10_fu_796_p2 mul_32s_32s_48_1_1_U42 ret_V_11_fu_828_p2 mul_32s_32s_48_1_1_U47 mul_32s_32s_48_1_1_U43 mul_32s_32s_48_1_1_U44 ret_V_12_fu_872_p2 mul_32s_32s_48_1_1_U45 ret_V_13_fu_901_p2 mul_32s_32s_48_1_1_U48 ret_V_14_fu_1002_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>P1_V_0_U P1_V_1_U P1_V_2_U P2_V_0_U P2_V_1_U P2_V_2_U P3_V_0_U P3_V_1_U P3_V_2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1</Name>
            <Loops>
                <VITIS_LOOP_15_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_1>
                        <Name>VITIS_LOOP_15_1</Name>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_15_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>103</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_126_p2" SOURCE="raytriangleintersect.cpp:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3</Name>
            <Loops>
                <VITIS_LOOP_20_2_VITIS_LOOP_22_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18963</Best-caseLatency>
                    <Average-caseLatency>18963</Average-caseLatency>
                    <Worst-caseLatency>18963</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18963</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_2_VITIS_LOOP_22_3>
                        <Name>VITIS_LOOP_20_2_VITIS_LOOP_22_3</Name>
                        <TripCount>18960</TripCount>
                        <Latency>18961</Latency>
                        <AbsoluteTimeLatency>0.190 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_20_2_VITIS_LOOP_22_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>173</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2_VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_288_p2" SOURCE="raytriangleintersect.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2_VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_337_p2" SOURCE="raytriangleintersect.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_2_VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_364_p2" SOURCE="raytriangleintersect.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP</Name>
            <Loops>
                <NUM_TRIS_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6363</Best-caseLatency>
                    <Average-caseLatency>6363</Average-caseLatency>
                    <Worst-caseLatency>6363</Worst-caseLatency>
                    <Best-caseRealTimeLatency>63.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>63.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>63.630 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6363</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NUM_TRIS_LOOP>
                        <Name>NUM_TRIS_LOOP</Name>
                        <TripCount>6320</TripCount>
                        <Latency>6361</Latency>
                        <AbsoluteTimeLatency>63.610 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </NUM_TRIS_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>81</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>22</UTIL_DSP>
                    <FF>6056</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>4405</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_302_p2" SOURCE="raytriangleintersect.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_6_fu_373_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_8_fu_378_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_10_fu_383_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_31_fu_323_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_33_fu_329_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_35_fu_335_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U21" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U22" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_388_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U23" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U24" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_1_fu_402_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U25" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U26" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_2_fu_424_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U27" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U28" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_549_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U31" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_584_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="detTest_V_1_fu_608_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="detTest_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_12_fu_478_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_14_fu_483_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_16_fu_638_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U29" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U30" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_526_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U33" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_660_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U46" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U34" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U35" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_7_fu_686_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U36" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U37" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_8_fu_712_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U38" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U39" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_9_fu_736_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U40" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U41" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_796_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U42" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_828_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U47" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U43" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U44" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_872_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U45" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_901_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U48" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NUM_TRIS_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_1002_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rayTriangleIntersect</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25344</Best-caseLatency>
                    <Average-caseLatency>25344</Average-caseLatency>
                    <Worst-caseLatency>25344</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.253 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.253 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.253 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25345</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>146</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>33</UTIL_BRAM>
                    <DSP>81</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>22</UTIL_DSP>
                    <FF>9587</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>9266</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="14" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="P1_V_0_U" SOURCE="raytriangleintersect.cpp:50" URAM="0" VARIABLE="P1_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="14" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="P1_V_1_U" SOURCE="raytriangleintersect.cpp:50" URAM="0" VARIABLE="P1_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="14" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="P1_V_2_U" SOURCE="raytriangleintersect.cpp:50" URAM="0" VARIABLE="P1_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="14" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="P2_V_0_U" SOURCE="raytriangleintersect.cpp:51" URAM="0" VARIABLE="P2_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="14" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="P2_V_1_U" SOURCE="raytriangleintersect.cpp:51" URAM="0" VARIABLE="P2_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="14" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="P2_V_2_U" SOURCE="raytriangleintersect.cpp:51" URAM="0" VARIABLE="P2_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="14" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="P3_V_0_U" SOURCE="raytriangleintersect.cpp:52" URAM="0" VARIABLE="P3_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="14" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="P3_V_1_U" SOURCE="raytriangleintersect.cpp:52" URAM="0" VARIABLE="P3_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="14" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="P3_V_2_U" SOURCE="raytriangleintersect.cpp:52" URAM="0" VARIABLE="P3_V_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="/nethome/sbn6/fpga/Lab3B/rayTriangleIntersect.zip"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="dir_DRAM" index="0" direction="in" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_dir" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dir_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dir_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="P1_DRAM" index="1" direction="in" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_P1_DRAM" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="P2_DRAM" index="2" direction="in" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_P2_DRAM" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="P3_DRAM" index="3" direction="in" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_P3_DRAM" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="intersectIndex" index="4" direction="out" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_intersectIndex" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="dir_DRAM_1" access="W" description="Data signal of dir_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="dir_DRAM" access="W" description="Bit 31 to 0 of dir_DRAM"/>
                    </fields>
                </register>
                <register offset="0x14" name="dir_DRAM_2" access="W" description="Data signal of dir_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="dir_DRAM" access="W" description="Bit 63 to 32 of dir_DRAM"/>
                    </fields>
                </register>
                <register offset="0x1c" name="P1_DRAM_offset_1" access="W" description="Data signal of P1_DRAM_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="P1_DRAM_offset" access="W" description="Bit 31 to 0 of P1_DRAM_offset"/>
                    </fields>
                </register>
                <register offset="0x20" name="P1_DRAM_offset_2" access="W" description="Data signal of P1_DRAM_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="P1_DRAM_offset" access="W" description="Bit 63 to 32 of P1_DRAM_offset"/>
                    </fields>
                </register>
                <register offset="0x28" name="P2_DRAM_offset_1" access="W" description="Data signal of P2_DRAM_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="P2_DRAM_offset" access="W" description="Bit 31 to 0 of P2_DRAM_offset"/>
                    </fields>
                </register>
                <register offset="0x2c" name="P2_DRAM_offset_2" access="W" description="Data signal of P2_DRAM_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="P2_DRAM_offset" access="W" description="Bit 63 to 32 of P2_DRAM_offset"/>
                    </fields>
                </register>
                <register offset="0x34" name="P3_DRAM_offset_1" access="W" description="Data signal of P3_DRAM_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="P3_DRAM_offset" access="W" description="Bit 31 to 0 of P3_DRAM_offset"/>
                    </fields>
                </register>
                <register offset="0x38" name="P3_DRAM_offset_2" access="W" description="Data signal of P3_DRAM_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="P3_DRAM_offset" access="W" description="Bit 63 to 32 of P3_DRAM_offset"/>
                    </fields>
                </register>
                <register offset="0x40" name="intersectIndex_offset_1" access="W" description="Data signal of intersectIndex_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="intersectIndex_offset" access="W" description="Bit 31 to 0 of intersectIndex_offset"/>
                    </fields>
                </register>
                <register offset="0x44" name="intersectIndex_offset_2" access="W" description="Data signal of intersectIndex_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="intersectIndex_offset" access="W" description="Bit 63 to 32 of intersectIndex_offset"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="dir_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="P1_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="P2_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="P3_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="intersectIndex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_dir:m_axi_P1_DRAM:m_axi_P2_DRAM:m_axi_P3_DRAM:m_axi_intersectIndex</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_dir" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_dir_" paramPrefix="C_M_AXI_DIR_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_dir_ARADDR</port>
                <port>m_axi_dir_ARBURST</port>
                <port>m_axi_dir_ARCACHE</port>
                <port>m_axi_dir_ARID</port>
                <port>m_axi_dir_ARLEN</port>
                <port>m_axi_dir_ARLOCK</port>
                <port>m_axi_dir_ARPROT</port>
                <port>m_axi_dir_ARQOS</port>
                <port>m_axi_dir_ARREADY</port>
                <port>m_axi_dir_ARREGION</port>
                <port>m_axi_dir_ARSIZE</port>
                <port>m_axi_dir_ARUSER</port>
                <port>m_axi_dir_ARVALID</port>
                <port>m_axi_dir_AWADDR</port>
                <port>m_axi_dir_AWBURST</port>
                <port>m_axi_dir_AWCACHE</port>
                <port>m_axi_dir_AWID</port>
                <port>m_axi_dir_AWLEN</port>
                <port>m_axi_dir_AWLOCK</port>
                <port>m_axi_dir_AWPROT</port>
                <port>m_axi_dir_AWQOS</port>
                <port>m_axi_dir_AWREADY</port>
                <port>m_axi_dir_AWREGION</port>
                <port>m_axi_dir_AWSIZE</port>
                <port>m_axi_dir_AWUSER</port>
                <port>m_axi_dir_AWVALID</port>
                <port>m_axi_dir_BID</port>
                <port>m_axi_dir_BREADY</port>
                <port>m_axi_dir_BRESP</port>
                <port>m_axi_dir_BUSER</port>
                <port>m_axi_dir_BVALID</port>
                <port>m_axi_dir_RDATA</port>
                <port>m_axi_dir_RID</port>
                <port>m_axi_dir_RLAST</port>
                <port>m_axi_dir_RREADY</port>
                <port>m_axi_dir_RRESP</port>
                <port>m_axi_dir_RUSER</port>
                <port>m_axi_dir_RVALID</port>
                <port>m_axi_dir_WDATA</port>
                <port>m_axi_dir_WID</port>
                <port>m_axi_dir_WLAST</port>
                <port>m_axi_dir_WREADY</port>
                <port>m_axi_dir_WSTRB</port>
                <port>m_axi_dir_WUSER</port>
                <port>m_axi_dir_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dir_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dir_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_P1_DRAM" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_P1_DRAM_" paramPrefix="C_M_AXI_P1_DRAM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_P1_DRAM_ARADDR</port>
                <port>m_axi_P1_DRAM_ARBURST</port>
                <port>m_axi_P1_DRAM_ARCACHE</port>
                <port>m_axi_P1_DRAM_ARID</port>
                <port>m_axi_P1_DRAM_ARLEN</port>
                <port>m_axi_P1_DRAM_ARLOCK</port>
                <port>m_axi_P1_DRAM_ARPROT</port>
                <port>m_axi_P1_DRAM_ARQOS</port>
                <port>m_axi_P1_DRAM_ARREADY</port>
                <port>m_axi_P1_DRAM_ARREGION</port>
                <port>m_axi_P1_DRAM_ARSIZE</port>
                <port>m_axi_P1_DRAM_ARUSER</port>
                <port>m_axi_P1_DRAM_ARVALID</port>
                <port>m_axi_P1_DRAM_AWADDR</port>
                <port>m_axi_P1_DRAM_AWBURST</port>
                <port>m_axi_P1_DRAM_AWCACHE</port>
                <port>m_axi_P1_DRAM_AWID</port>
                <port>m_axi_P1_DRAM_AWLEN</port>
                <port>m_axi_P1_DRAM_AWLOCK</port>
                <port>m_axi_P1_DRAM_AWPROT</port>
                <port>m_axi_P1_DRAM_AWQOS</port>
                <port>m_axi_P1_DRAM_AWREADY</port>
                <port>m_axi_P1_DRAM_AWREGION</port>
                <port>m_axi_P1_DRAM_AWSIZE</port>
                <port>m_axi_P1_DRAM_AWUSER</port>
                <port>m_axi_P1_DRAM_AWVALID</port>
                <port>m_axi_P1_DRAM_BID</port>
                <port>m_axi_P1_DRAM_BREADY</port>
                <port>m_axi_P1_DRAM_BRESP</port>
                <port>m_axi_P1_DRAM_BUSER</port>
                <port>m_axi_P1_DRAM_BVALID</port>
                <port>m_axi_P1_DRAM_RDATA</port>
                <port>m_axi_P1_DRAM_RID</port>
                <port>m_axi_P1_DRAM_RLAST</port>
                <port>m_axi_P1_DRAM_RREADY</port>
                <port>m_axi_P1_DRAM_RRESP</port>
                <port>m_axi_P1_DRAM_RUSER</port>
                <port>m_axi_P1_DRAM_RVALID</port>
                <port>m_axi_P1_DRAM_WDATA</port>
                <port>m_axi_P1_DRAM_WID</port>
                <port>m_axi_P1_DRAM_WLAST</port>
                <port>m_axi_P1_DRAM_WREADY</port>
                <port>m_axi_P1_DRAM_WSTRB</port>
                <port>m_axi_P1_DRAM_WUSER</port>
                <port>m_axi_P1_DRAM_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="P1_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="P1_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_P2_DRAM" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_P2_DRAM_" paramPrefix="C_M_AXI_P2_DRAM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_P2_DRAM_ARADDR</port>
                <port>m_axi_P2_DRAM_ARBURST</port>
                <port>m_axi_P2_DRAM_ARCACHE</port>
                <port>m_axi_P2_DRAM_ARID</port>
                <port>m_axi_P2_DRAM_ARLEN</port>
                <port>m_axi_P2_DRAM_ARLOCK</port>
                <port>m_axi_P2_DRAM_ARPROT</port>
                <port>m_axi_P2_DRAM_ARQOS</port>
                <port>m_axi_P2_DRAM_ARREADY</port>
                <port>m_axi_P2_DRAM_ARREGION</port>
                <port>m_axi_P2_DRAM_ARSIZE</port>
                <port>m_axi_P2_DRAM_ARUSER</port>
                <port>m_axi_P2_DRAM_ARVALID</port>
                <port>m_axi_P2_DRAM_AWADDR</port>
                <port>m_axi_P2_DRAM_AWBURST</port>
                <port>m_axi_P2_DRAM_AWCACHE</port>
                <port>m_axi_P2_DRAM_AWID</port>
                <port>m_axi_P2_DRAM_AWLEN</port>
                <port>m_axi_P2_DRAM_AWLOCK</port>
                <port>m_axi_P2_DRAM_AWPROT</port>
                <port>m_axi_P2_DRAM_AWQOS</port>
                <port>m_axi_P2_DRAM_AWREADY</port>
                <port>m_axi_P2_DRAM_AWREGION</port>
                <port>m_axi_P2_DRAM_AWSIZE</port>
                <port>m_axi_P2_DRAM_AWUSER</port>
                <port>m_axi_P2_DRAM_AWVALID</port>
                <port>m_axi_P2_DRAM_BID</port>
                <port>m_axi_P2_DRAM_BREADY</port>
                <port>m_axi_P2_DRAM_BRESP</port>
                <port>m_axi_P2_DRAM_BUSER</port>
                <port>m_axi_P2_DRAM_BVALID</port>
                <port>m_axi_P2_DRAM_RDATA</port>
                <port>m_axi_P2_DRAM_RID</port>
                <port>m_axi_P2_DRAM_RLAST</port>
                <port>m_axi_P2_DRAM_RREADY</port>
                <port>m_axi_P2_DRAM_RRESP</port>
                <port>m_axi_P2_DRAM_RUSER</port>
                <port>m_axi_P2_DRAM_RVALID</port>
                <port>m_axi_P2_DRAM_WDATA</port>
                <port>m_axi_P2_DRAM_WID</port>
                <port>m_axi_P2_DRAM_WLAST</port>
                <port>m_axi_P2_DRAM_WREADY</port>
                <port>m_axi_P2_DRAM_WSTRB</port>
                <port>m_axi_P2_DRAM_WUSER</port>
                <port>m_axi_P2_DRAM_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="P2_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="P2_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_P3_DRAM" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_P3_DRAM_" paramPrefix="C_M_AXI_P3_DRAM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_P3_DRAM_ARADDR</port>
                <port>m_axi_P3_DRAM_ARBURST</port>
                <port>m_axi_P3_DRAM_ARCACHE</port>
                <port>m_axi_P3_DRAM_ARID</port>
                <port>m_axi_P3_DRAM_ARLEN</port>
                <port>m_axi_P3_DRAM_ARLOCK</port>
                <port>m_axi_P3_DRAM_ARPROT</port>
                <port>m_axi_P3_DRAM_ARQOS</port>
                <port>m_axi_P3_DRAM_ARREADY</port>
                <port>m_axi_P3_DRAM_ARREGION</port>
                <port>m_axi_P3_DRAM_ARSIZE</port>
                <port>m_axi_P3_DRAM_ARUSER</port>
                <port>m_axi_P3_DRAM_ARVALID</port>
                <port>m_axi_P3_DRAM_AWADDR</port>
                <port>m_axi_P3_DRAM_AWBURST</port>
                <port>m_axi_P3_DRAM_AWCACHE</port>
                <port>m_axi_P3_DRAM_AWID</port>
                <port>m_axi_P3_DRAM_AWLEN</port>
                <port>m_axi_P3_DRAM_AWLOCK</port>
                <port>m_axi_P3_DRAM_AWPROT</port>
                <port>m_axi_P3_DRAM_AWQOS</port>
                <port>m_axi_P3_DRAM_AWREADY</port>
                <port>m_axi_P3_DRAM_AWREGION</port>
                <port>m_axi_P3_DRAM_AWSIZE</port>
                <port>m_axi_P3_DRAM_AWUSER</port>
                <port>m_axi_P3_DRAM_AWVALID</port>
                <port>m_axi_P3_DRAM_BID</port>
                <port>m_axi_P3_DRAM_BREADY</port>
                <port>m_axi_P3_DRAM_BRESP</port>
                <port>m_axi_P3_DRAM_BUSER</port>
                <port>m_axi_P3_DRAM_BVALID</port>
                <port>m_axi_P3_DRAM_RDATA</port>
                <port>m_axi_P3_DRAM_RID</port>
                <port>m_axi_P3_DRAM_RLAST</port>
                <port>m_axi_P3_DRAM_RREADY</port>
                <port>m_axi_P3_DRAM_RRESP</port>
                <port>m_axi_P3_DRAM_RUSER</port>
                <port>m_axi_P3_DRAM_RVALID</port>
                <port>m_axi_P3_DRAM_WDATA</port>
                <port>m_axi_P3_DRAM_WID</port>
                <port>m_axi_P3_DRAM_WLAST</port>
                <port>m_axi_P3_DRAM_WREADY</port>
                <port>m_axi_P3_DRAM_WSTRB</port>
                <port>m_axi_P3_DRAM_WUSER</port>
                <port>m_axi_P3_DRAM_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="P3_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="P3_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_intersectIndex" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_intersectIndex_" paramPrefix="C_M_AXI_INTERSECTINDEX_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_intersectIndex_ARADDR</port>
                <port>m_axi_intersectIndex_ARBURST</port>
                <port>m_axi_intersectIndex_ARCACHE</port>
                <port>m_axi_intersectIndex_ARID</port>
                <port>m_axi_intersectIndex_ARLEN</port>
                <port>m_axi_intersectIndex_ARLOCK</port>
                <port>m_axi_intersectIndex_ARPROT</port>
                <port>m_axi_intersectIndex_ARQOS</port>
                <port>m_axi_intersectIndex_ARREADY</port>
                <port>m_axi_intersectIndex_ARREGION</port>
                <port>m_axi_intersectIndex_ARSIZE</port>
                <port>m_axi_intersectIndex_ARUSER</port>
                <port>m_axi_intersectIndex_ARVALID</port>
                <port>m_axi_intersectIndex_AWADDR</port>
                <port>m_axi_intersectIndex_AWBURST</port>
                <port>m_axi_intersectIndex_AWCACHE</port>
                <port>m_axi_intersectIndex_AWID</port>
                <port>m_axi_intersectIndex_AWLEN</port>
                <port>m_axi_intersectIndex_AWLOCK</port>
                <port>m_axi_intersectIndex_AWPROT</port>
                <port>m_axi_intersectIndex_AWQOS</port>
                <port>m_axi_intersectIndex_AWREADY</port>
                <port>m_axi_intersectIndex_AWREGION</port>
                <port>m_axi_intersectIndex_AWSIZE</port>
                <port>m_axi_intersectIndex_AWUSER</port>
                <port>m_axi_intersectIndex_AWVALID</port>
                <port>m_axi_intersectIndex_BID</port>
                <port>m_axi_intersectIndex_BREADY</port>
                <port>m_axi_intersectIndex_BRESP</port>
                <port>m_axi_intersectIndex_BUSER</port>
                <port>m_axi_intersectIndex_BVALID</port>
                <port>m_axi_intersectIndex_RDATA</port>
                <port>m_axi_intersectIndex_RID</port>
                <port>m_axi_intersectIndex_RLAST</port>
                <port>m_axi_intersectIndex_RREADY</port>
                <port>m_axi_intersectIndex_RRESP</port>
                <port>m_axi_intersectIndex_RUSER</port>
                <port>m_axi_intersectIndex_RVALID</port>
                <port>m_axi_intersectIndex_WDATA</port>
                <port>m_axi_intersectIndex_WID</port>
                <port>m_axi_intersectIndex_WLAST</port>
                <port>m_axi_intersectIndex_WREADY</port>
                <port>m_axi_intersectIndex_WSTRB</port>
                <port>m_axi_intersectIndex_WUSER</port>
                <port>m_axi_intersectIndex_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="intersectIndex"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="intersectIndex"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_P1_DRAM">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                    <column name="m_axi_P2_DRAM">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                    <column name="m_axi_P3_DRAM">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                    <column name="m_axi_dir">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                    <column name="m_axi_intersectIndex">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="dir_DRAM">in, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="P1_DRAM">in, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="P2_DRAM">in, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="P3_DRAM">in, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="intersectIndex">out, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="dir_DRAM">m_axi_dir, interface, , </column>
                    <column name="dir_DRAM">s_axi_control dir_DRAM_1, register, offset, offset=0x10 range=32</column>
                    <column name="dir_DRAM">s_axi_control dir_DRAM_2, register, offset, offset=0x14 range=32</column>
                    <column name="P1_DRAM">m_axi_P1_DRAM, interface, , </column>
                    <column name="P1_DRAM">s_axi_control, interface, offset, </column>
                    <column name="P2_DRAM">m_axi_P2_DRAM, interface, , </column>
                    <column name="P2_DRAM">s_axi_control, interface, offset, </column>
                    <column name="P3_DRAM">m_axi_P3_DRAM, interface, , </column>
                    <column name="P3_DRAM">s_axi_control, interface, offset, </column>
                    <column name="intersectIndex">m_axi_intersectIndex, interface, , </column>
                    <column name="intersectIndex">s_axi_control, interface, offset, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_dir">VITIS_LOOP_15_1, Multiple burst reads of length 3 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., raytriangleintersect.cpp:15:22</column>
                    <column name="m_axi_P1_DRAM">VITIS_LOOP_20_2, Multiple burst reads of length 18960 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., raytriangleintersect.cpp:20:22</column>
                    <column name="m_axi_P2_DRAM">VITIS_LOOP_20_2, Multiple burst reads of length 18960 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., raytriangleintersect.cpp:20:22</column>
                    <column name="m_axi_P3_DRAM">VITIS_LOOP_20_2, Multiple burst reads of length 18960 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., raytriangleintersect.cpp:20:22</column>
                    <column name="m_axi_intersectIndex">, Multiple burst writes of length 2 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., raytriangleintersect.cpp:143:5</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="4">HW Interface, Variable, Problem, Location</keys>
                    <column name="m_axi_intersectIndex">intersectIndex,  ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt;*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., raytriangleintersect.cpp:143:5</column>
                    <column name="m_axi_P1_DRAM">P1_DRAM,  ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt;*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., raytriangleintersect.cpp:20:22</column>
                    <column name="m_axi_P2_DRAM">P2_DRAM,  ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt;*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., raytriangleintersect.cpp:20:22</column>
                    <column name="m_axi_P3_DRAM">P3_DRAM,  ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt;*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., raytriangleintersect.cpp:20:22</column>
                    <column name="m_axi_dir">dir_DRAM,  ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [3] ap_fixed&lt;32 16 (ap_q_mode)5 (ap_o_mode)3 0&gt;*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., raytriangleintersect.cpp:15:22</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

