
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980541 heartbeat IPC: 3.3551 cumulative IPC: 3.3551 (Simulation time: 0 hr 0 min 47 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362496 heartbeat IPC: 2.95687 cumulative IPC: 3.14342 (Simulation time: 0 hr 1 min 41 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127077 (Simulation time: 0 hr 2 min 9 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26548268 heartbeat IPC: 0.495398 cumulative IPC: 0.271426 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 64595148 heartbeat IPC: 0.262834 cumulative IPC: 0.265637 (Simulation time: 0 hr 4 min 10 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 101769661 heartbeat IPC: 0.269002 cumulative IPC: 0.266973 (Simulation time: 0 hr 5 min 27 sec) 
Finished CPU 0 instructions: 25000000 cycles: 93642602 cumulative IPC: 0.266973 (Simulation time: 0 hr 5 min 27 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.266973 instructions: 25000000 cycles: 93642602
cpu0_DTLB TOTAL     ACCESS:    6314884  HIT:    5877308  MISS:     437576
cpu0_DTLB LOAD      ACCESS:    5890123  HIT:    5609809  MISS:     280314
cpu0_DTLB RFO       ACCESS:     424761  HIT:     267499  MISS:     157262
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.411 cycles
cpu0_ITLB TOTAL     ACCESS:    2383334  HIT:    2383334  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383334  HIT:    2383334  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10711  HIT:      10711  MISS:          0
cpu0_L1I LOAD      ACCESS:      10711  HIT:      10711  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437576  HIT:     432146  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280314  HIT:     275629  MISS:       4685
cpu0_STLB RFO       ACCESS:     157262  HIT:     156517  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 187.173 cycles
cpu0_L1D TOTAL     ACCESS:    6194575  HIT:    4952387  MISS:    1242188
cpu0_L1D LOAD      ACCESS:    5559161  HIT:    4433367  MISS:    1125794
cpu0_L1D RFO       ACCESS:     630011  HIT:     515567  MISS:     114444
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 137.438 cycles
cpu0_L2C TOTAL     ACCESS:    4991797  HIT:    3360925  MISS:    1630872
cpu0_L2C LOAD      ACCESS:    1125789  HIT:     104210  MISS:    1021579
cpu0_L2C RFO       ACCESS:     114437  HIT:      69842  MISS:      44595
cpu0_L2C PREFETCH  ACCESS:    3401545  HIT:    2841150  MISS:     560395
cpu0_L2C WRITEBACK ACCESS:     348076  HIT:     344387  MISS:       3689
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1336  MISS:        614
cpu0_L2C PREFETCH  REQUESTED:    4010685  ISSUED:    3431543  USEFUL:     450255  USELESS:     110184
cpu0_L2C AVERAGE MISS LATENCY: 111.305 cycles
LLC TOTAL     ACCESS:    1879408  HIT:    1204341  MISS:     675067
LLC LOAD      ACCESS:    1021579  HIT:     416080  MISS:     605499
LLC RFO       ACCESS:      44595  HIT:      18358  MISS:      26237
LLC PREFETCH  ACCESS:     562724  HIT:     521323  MISS:      41401
LLC WRITEBACK ACCESS:     249896  HIT:     248227  MISS:       1669
LLC TRANSLATION ACCESS:        614  HIT:        353  MISS:        261
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 220.058 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      70877  ROW_BUFFER_MISS:     602072
 DBUS AVG_CONGESTED_CYCLE:    3.95898
 WQ ROW_BUFFER_HIT:      29476  ROW_BUFFER_MISS:     180209  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1806
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

