# **AITL Silicon Pathway**  
### *AI Ã— Control Ã— Digital Circuits Ã— Semiconductor Education Project*

---

## ğŸ”— Official Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/aitl-silicon-pathway/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/aitl-silicon-pathway/tree/main) |

---

## ğŸ§‘â€ğŸš€ Getting Started

If you are new to this project, start here:

1. ğŸ“– **Project Overview** â€” Read this README
2. ğŸ“˜ **Chapter 1 Documentation** â€” Python Baseline Model  
   ğŸ‘‰ https://samizo-aitl.github.io/aitl-silicon-pathway/docs/chapter1/
3. ğŸ§  **Source Code** â€” Python implementation  
   ğŸ‘‰ https://github.com/Samizo-AITL/aitl-silicon-pathway/tree/main/chapter1_python_model

---

# ğŸ§­ **Project Map â€” Full Pathway Overview**

This project builds an *end-to-end* education & development pipeline from **Python control model â†’ Silicon**.

```
AITL Control Architecture
â”‚
â–¼
Python Baseline Model (Chapter 1)
â”‚
â–¼
FSM â†’ Verilog RTL (Chapter 2)
â”‚
â–¼
OpenLane â€” Logic Synthesis â†’ P&R â†’ GDSII (Chapter 3)
â”‚
â–¼
Magic â€” RC Extraction â†’ SPICE Netlist (Chapter 4)
â”‚
â–¼
ngspice Waveform / Timing / Power Analysis (Chapter 5)
```

---

# ğŸ“š **Chapter Structure**

Each chapter has its own documentation and code structure.

| Chapter | Description | Documentation | Source Code |
|--------|-------------|---------------|--------------|
| **Chapter 1** | Python Baseline FSM Model (PID Ã— FSM Ã— LLM reference) | [docs/chapter1](docs/chapter1/index.md) | [`chapter1_python_model`](chapter1_python_model) |
| **Chapter 2** | Formal FSM Specification â†’ Verilog RTL Design | [docs/chapter2](docs/chapter2/index.md) | *none* |
| **Chapter 3** | RTL Simulation & ASIC-Flow Feasibility (OpenLane, concept level) | [docs/chapter3](docs/chapter3/index.md) | *none* |
| **Chapter 4** | FSM Formal & Structural Correctness (Invariants, Safety, Equivalence) | [docs/chapter4](docs/chapter4/index.md) | *none* |
| **Chapter 5** | Executable FSM Verification (Assertions, Simulation, Equivalence Checks) | [docs/chapter5](docs/chapter5/index.md) | *none* |

---

# ğŸ“˜ **Overview**

**AITL Silicon Pathway** systematically studies how the AITL control architecture  
(**PID Ã— FSM Ã— LLM**) can be realized all the way down to silicon.

Pipeline:

**Python â†’ Verilog (RTL) â†’ OpenLane â†’ GDSII â†’ SPICE (ngspice)**

This connects:

- Control engineering  
- Digital logic design  
- ASIC physical design  
- Semiconductor device behavior  
- AI-based controller adaptation  

---

# ğŸš€ **Goals**

- Build a reproducible â€œPython â†’ Siliconâ€ educational pathway  
- Provide reusable baseline models (PID/FSM/LLM)  
- Convert behavioral FSM â†’ RTL â†’ Layout  
- Extract real RC parasitics and evaluate timing/waveforms  
- Combine hardware engineering Ã— control Ã— AI into one framework  

---

# ğŸ“‚ **Repository Structure**

```
aitl-silicon-pathway/
â”œâ”€ chapter1_python_model/ # Python implementation of AITL baseline
â”‚ â”œâ”€ src/ # PID, FSM, Controller code
â”‚ â”œâ”€ sim/ # Step response / fault scenario
â”‚ â”œâ”€ plots/ # Auto-generated plots
â”‚ â””â”€ example/ # Jupyter demos
â”‚
â”œâ”€ docs/ # GitHub Pages documentation
â”‚ â”œâ”€ chapter1/
â”‚ â”œâ”€ chapter2/
â”‚ â”œâ”€ chapter3/
â”‚ â”œâ”€ chapter4/
â”‚ â””â”€ chapter5/
â”‚
â”œâ”€ assets/ # Shared images, CSS, includes
â””â”€ README.md # (this file)
```

---

# ğŸ“ˆ **Progress Tracking**

- [x] Repository initialized  
- [x] Chapter 1 baseline (Python model)  
- [x] Chapter 1 documentation + diagrams  
- [ ] Chapter 2 FSM â†’ Verilog RTL  
- [ ] Chapter 3 OpenLane build  
- [ ] Chapter 4 Magic extraction  
- [ ] Chapter 5 SPICE timing/power analysis  

---

## ğŸ‘¤ Author

| ğŸ“Œ Item | Details |
|--------|---------|
| **Name** | Shinichi Samizo |
| **Expertise** | Semiconductor devices (logic, memory, high-voltage mixed-signal)<br>Thin-film piezo actuators for inkjet systems<br>Printhead productization, BOM management, ISO training |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

# ğŸ“„ License

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/SemiDevKit/#-license)

| ğŸ“Œ Item | License | Description |
|--------|---------|-------------|
| **Source Code** | [**MIT License**](https://opensource.org/licenses/MIT) | Free to use, modify, and redistribute |
| **Text Materials** | [**CC BY 4.0**](https://creativecommons.org/licenses/by/4.0/) or [**CC BY-SA 4.0**](https://creativecommons.org/licenses/by-sa/4.0/) | Attribution required; share-alike applies for BY-SA |
| **Figures & Diagrams** | [**CC BY-NC 4.0**](https://creativecommons.org/licenses/by-nc/4.0/) | Non-commercial use only |
| **External References** | Follow the original license | Cite the original source properly |

---

# ğŸ’¬ Feedback

> Feedback, ideas, and discussions are welcome.

[![ğŸ’¬ GitHub Discussions](https://img.shields.io/badge/ğŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/aitl-silicon-pathway/discussions)


