{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 15:50:57 2022 " "Info: Processing started: Wed Oct 26 15:50:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_4T -c CPU_4T --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_4T -c CPU_4T --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_4T_Final:inst2\|inst5~1 " "Warning: Node \"CPU_4T_Final:inst2\|inst5~1\" is a latch" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 304 368 -72 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[0\]~11 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[0\]~11\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[1\]~10 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[1\]~10\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "STOP " "Info: Assuming node \"STOP\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -40 208 376 -24 "STOP" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aload " "Info: Assuming node \"aload\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -120 208 376 -104 "aload" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|inst1 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|inst1\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|inst8 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|inst8\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -56 328 392 24 "inst4" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -160 320 384 -80 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|inst2 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|inst2\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\] memory lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7 160.33 MHz 6.237 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 160.33 MHz between source memory \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\]\" and destination memory \"lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 6.237 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.678 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\] 1 MEM M4K_X26_Y17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y17; Fanout = 9; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.438 ns) 1.245 ns alu_16:inst\|74181:inst\|44~0 2 COMB LCCOMB_X27_Y17_N8 4 " "Info: 2: + IC(0.719 ns) + CELL(0.438 ns) = 1.245 ns; Loc. = LCCOMB_X27_Y17_N8; Fanout = 4; COMB Node = 'alu_16:inst\|74181:inst\|44~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] alu_16:inst|74181:inst|44~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.416 ns) 1.923 ns alu_16:inst\|74182:inst8\|23~0 3 COMB LCCOMB_X27_Y17_N20 1 " "Info: 3: + IC(0.262 ns) + CELL(0.416 ns) = 1.923 ns; Loc. = LCCOMB_X27_Y17_N20; Fanout = 1; COMB Node = 'alu_16:inst\|74182:inst8\|23~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { alu_16:inst|74181:inst|44~0 alu_16:inst|74182:inst8|23~0 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.454 ns alu_16:inst\|74182:inst8\|23~1 4 COMB LCCOMB_X27_Y17_N30 4 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.454 ns; Loc. = LCCOMB_X27_Y17_N30; Fanout = 4; COMB Node = 'alu_16:inst\|74182:inst8\|23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { alu_16:inst|74182:inst8|23~0 alu_16:inst|74182:inst8|23~1 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74182.bdf" { { 720 352 416 760 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.415 ns) 3.136 ns alu_16:inst\|74181:inst11\|77~2 5 COMB LCCOMB_X27_Y17_N0 1 " "Info: 5: + IC(0.267 ns) + CELL(0.415 ns) = 3.136 ns; Loc. = LCCOMB_X27_Y17_N0; Fanout = 1; COMB Node = 'alu_16:inst\|74181:inst11\|77~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { alu_16:inst|74182:inst8|23~1 alu_16:inst|74181:inst11|77~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.526 ns alu_16:inst\|74181:inst11\|77~3 6 COMB LCCOMB_X27_Y17_N10 1 " "Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 3.526 ns; Loc. = LCCOMB_X27_Y17_N10; Fanout = 1; COMB Node = 'alu_16:inst\|74181:inst11\|77~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { alu_16:inst|74181:inst11|77~2 alu_16:inst|74181:inst11|77~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.106 ns) 4.678 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7 7 MEM M4K_X26_Y16 1 " "Info: 7: + IC(1.046 ns) + CELL(0.106 ns) = 4.678 ns; Loc. = M4K_X26_Y16; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { alu_16:inst|74181:inst11|77~3 lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.888 ns ( 40.36 % ) " "Info: Total cell delay = 1.888 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.790 ns ( 59.64 % ) " "Info: Total interconnect delay = 2.790 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] alu_16:inst|74181:inst|44~0 alu_16:inst|74182:inst8|23~0 alu_16:inst|74182:inst8|23~1 alu_16:inst|74181:inst11|77~2 alu_16:inst|74181:inst11|77~3 lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} alu_16:inst|74181:inst|44~0 {} alu_16:inst|74182:inst8|23~0 {} alu_16:inst|74182:inst8|23~1 {} alu_16:inst|74181:inst11|77~2 {} alu_16:inst|74181:inst11|77~3 {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.719ns 0.262ns 0.256ns 0.267ns 0.240ns 1.046ns } { 0.088ns 0.438ns 0.416ns 0.275ns 0.415ns 0.150ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.315 ns - Smallest " "Info: - Smallest clock skew is -1.315 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.038 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 7.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AF13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.245 ns) 2.194 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 2 COMB LCCOMB_X33_Y1_N26 3 " "Info: 2: + IC(1.099 ns) + CELL(0.245 ns) = 2.194 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.787 ns) 3.206 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst 3 REG LCFF_X33_Y1_N15 3 " "Info: 3: + IC(0.225 ns) + CELL(0.787 ns) = 3.206 ns; Loc. = LCFF_X33_Y1_N15; Fanout = 3; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -160 320 384 -80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.408 ns) 4.694 ns CPU_4T_Final:inst2\|inst2 4 COMB LCCOMB_X33_Y1_N4 2 " "Info: 4: + IC(1.080 ns) + CELL(0.408 ns) = 4.694 ns; Loc. = LCCOMB_X33_Y1_N4; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.000 ns) 5.402 ns CPU_4T_Final:inst2\|inst2~clkctrl 5 COMB CLKCTRL_G12 29 " "Info: 5: + IC(0.708 ns) + CELL(0.000 ns) = 5.402 ns; Loc. = CLKCTRL_G12; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2\|inst2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.660 ns) 7.038 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7 6 MEM M4K_X26_Y16 1 " "Info: 6: + IC(0.976 ns) + CELL(0.660 ns) = 7.038 ns; Loc. = M4K_X26_Y16; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.950 ns ( 41.92 % ) " "Info: Total cell delay = 2.950 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 58.08 % ) " "Info: Total interconnect delay = 4.088 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.099ns 0.225ns 1.080ns 0.708ns 0.976ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.408ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.353 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 8.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AF13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.787 ns) 2.713 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X33_Y1_N11 2 " "Info: 2: + IC(1.076 ns) + CELL(0.787 ns) = 2.713 ns; Loc. = LCFF_X33_Y1_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 3.169 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X33_Y1_N26 3 " "Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.787 ns) 4.181 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X33_Y1_N19 4 " "Info: 4: + IC(0.225 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X33_Y1_N19; Fanout = 4; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 5.461 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X34_Y1_N21 4 " "Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 5.461 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 4; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.275 ns) 6.051 ns CPU_4T_Final:inst2\|inst1 6 COMB LCCOMB_X34_Y1_N8 2 " "Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 6.051 ns; Loc. = LCCOMB_X34_Y1_N8; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.000 ns) 6.741 ns CPU_4T_Final:inst2\|inst1~clkctrl 7 COMB CLKCTRL_G15 30 " "Info: 7: + IC(0.690 ns) + CELL(0.000 ns) = 6.741 ns; Loc. = CLKCTRL_G15; Fanout = 30; COMB Node = 'CPU_4T_Final:inst2\|inst1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.635 ns) 8.353 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\] 8 MEM M4K_X26_Y17 9 " "Info: 8: + IC(0.977 ns) + CELL(0.635 ns) = 8.353 ns; Loc. = M4K_X26_Y17; Fanout = 9; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.271 ns ( 51.13 % ) " "Info: Total cell delay = 4.271 ns ( 51.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.082 ns ( 48.87 % ) " "Info: Total interconnect delay = 4.082 ns ( 48.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.315ns 0.690ns 0.977ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.099ns 0.225ns 1.080ns 0.708ns 0.976ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.408ns 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.315ns 0.690ns 0.977ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] alu_16:inst|74181:inst|44~0 alu_16:inst|74182:inst8|23~0 alu_16:inst|74182:inst8|23~1 alu_16:inst|74181:inst11|77~2 alu_16:inst|74181:inst11|77~3 lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} alu_16:inst|74181:inst|44~0 {} alu_16:inst|74182:inst8|23~0 {} alu_16:inst|74182:inst8|23~1 {} alu_16:inst|74181:inst11|77~2 {} alu_16:inst|74181:inst11|77~3 {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.719ns 0.262ns 0.256ns 0.267ns 0.240ns 1.046ns } { 0.088ns 0.438ns 0.416ns 0.275ns 0.415ns 0.150ns 0.106ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.099ns 0.225ns 1.080ns 0.708ns 0.976ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.408ns 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.315ns 0.690ns 0.977ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] CLK 881 ps " "Info: Found hold time violation between source  pin or register \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]\" and destination pin or register \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]\" for clock \"CLK\" (Hold time is 881 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.411 ns + Largest " "Info: + Largest clock skew is 1.411 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.380 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AF13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.787 ns) 2.713 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X33_Y1_N11 2 " "Info: 2: + IC(1.076 ns) + CELL(0.787 ns) = 2.713 ns; Loc. = LCFF_X33_Y1_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 3.169 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X33_Y1_N26 3 " "Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.787 ns) 4.181 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X33_Y1_N19 4 " "Info: 4: + IC(0.225 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X33_Y1_N19; Fanout = 4; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 5.461 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X34_Y1_N21 4 " "Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 5.461 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 4; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.150 ns) 6.105 ns CPU_4T_Final:inst2\|inst2 6 COMB LCCOMB_X33_Y1_N4 2 " "Info: 6: + IC(0.494 ns) + CELL(0.150 ns) = 6.105 ns; Loc. = LCCOMB_X33_Y1_N4; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.000 ns) 6.813 ns CPU_4T_Final:inst2\|inst2~clkctrl 7 COMB CLKCTRL_G12 29 " "Info: 7: + IC(0.708 ns) + CELL(0.000 ns) = 6.813 ns; Loc. = CLKCTRL_G12; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2\|inst2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.380 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 8 REG LCFF_X21_Y14_N29 2 " "Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.380 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 2; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.048 ns ( 48.31 % ) " "Info: Total cell delay = 4.048 ns ( 48.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.332 ns ( 51.69 % ) " "Info: Total interconnect delay = 4.332 ns ( 51.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.380 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.380 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.494ns 0.708ns 1.030ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.969 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AF13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.245 ns) 2.194 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 2 COMB LCCOMB_X33_Y1_N26 3 " "Info: 2: + IC(1.099 ns) + CELL(0.245 ns) = 2.194 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.787 ns) 3.206 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst 3 REG LCFF_X33_Y1_N15 3 " "Info: 3: + IC(0.225 ns) + CELL(0.787 ns) = 3.206 ns; Loc. = LCFF_X33_Y1_N15; Fanout = 3; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -160 320 384 -80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.408 ns) 4.694 ns CPU_4T_Final:inst2\|inst2 4 COMB LCCOMB_X33_Y1_N4 2 " "Info: 4: + IC(1.080 ns) + CELL(0.408 ns) = 4.694 ns; Loc. = LCCOMB_X33_Y1_N4; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.000 ns) 5.402 ns CPU_4T_Final:inst2\|inst2~clkctrl 5 COMB CLKCTRL_G12 29 " "Info: 5: + IC(0.708 ns) + CELL(0.000 ns) = 5.402 ns; Loc. = CLKCTRL_G12; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2\|inst2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.969 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 6 REG LCFF_X21_Y14_N29 2 " "Info: 6: + IC(1.030 ns) + CELL(0.537 ns) = 6.969 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 2; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 40.57 % ) " "Info: Total cell delay = 2.827 ns ( 40.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.142 ns ( 59.43 % ) " "Info: Total interconnect delay = 4.142 ns ( 59.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 1.099ns 0.225ns 1.080ns 0.708ns 1.030ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.408ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.380 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.380 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.494ns 0.708ns 1.030ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 1.099ns 0.225ns 1.080ns 0.708ns 1.030ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.408ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 1 REG LCFF_X21_Y14_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 2; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita5 2 COMB LCCOMB_X21_Y14_N28 1 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 1; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 3 REG LCFF_X21_Y14_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X21_Y14_N29; Fanout = 2; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.380 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.380 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.494ns 0.708ns 1.030ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 1.099ns 0.225ns 1.080ns 0.708ns 1.030ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.408ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8 jump_address\[3\] aload 4.762 ns register " "Info: tsu for register \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8\" (data pin = \"jump_address\[3\]\", clock pin = \"aload\") is 4.762 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.389 ns + Longest pin register " "Info: + Longest pin to register delay is 6.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns jump_address\[3\] 1 PIN PIN_AF8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF8; Fanout = 2; PIN Node = 'jump_address\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[3] } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -288 192 376 -272 "jump_address\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.254 ns) + CELL(0.275 ns) 6.389 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8 2 REG LCCOMB_X22_Y14_N10 3 " "Info: 2: + IC(5.254 ns) + CELL(0.275 ns) = 6.389 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 3; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { jump_address[3] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.135 ns ( 17.76 % ) " "Info: Total cell delay = 1.135 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.254 ns ( 82.24 % ) " "Info: Total interconnect delay = 5.254 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { jump_address[3] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { jump_address[3] {} jump_address[3]~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 {} } { 0.000ns 0.000ns 5.254ns } { 0.000ns 0.860ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.015 ns + " "Info: + Micro setup delay of destination is 1.015 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aload destination 2.642 ns - Shortest register " "Info: - Shortest clock path from clock \"aload\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns aload 1 CLK PIN_P2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 8; CLK Node = 'aload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -120 208 376 -104 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns aload~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'aload~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { aload aload~clkctrl } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -120 208 376 -104 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 2.642 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8 3 REG LCCOMB_X22_Y14_N10 3 " "Info: 3: + IC(1.375 ns) + CELL(0.150 ns) = 2.642 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 3; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { aload~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.49 % ) " "Info: Total cell delay = 1.149 ns ( 43.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 56.51 % ) " "Info: Total interconnect delay = 1.493 ns ( 56.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { aload aload~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { aload {} aload~combout {} aload~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 {} } { 0.000ns 0.000ns 0.118ns 1.375ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { jump_address[3] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { jump_address[3] {} jump_address[3]~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 {} } { 0.000ns 0.000ns 5.254ns } { 0.000ns 0.860ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { aload aload~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { aload {} aload~combout {} aload~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[3]~8 {} } { 0.000ns 0.000ns 0.118ns 1.375ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK cout\[1\] lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg 16.507 ns memory " "Info: tco from clock \"CLK\" to destination pin \"cout\[1\]\" through memory \"lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg\" is 16.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.450 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 8.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AF13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.787 ns) 2.713 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X33_Y1_N11 2 " "Info: 2: + IC(1.076 ns) + CELL(0.787 ns) = 2.713 ns; Loc. = LCFF_X33_Y1_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 3.169 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X33_Y1_N26 3 " "Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.787 ns) 4.181 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X33_Y1_N19 4 " "Info: 4: + IC(0.225 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X33_Y1_N19; Fanout = 4; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 5.461 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X34_Y1_N21 4 " "Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 5.461 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 4; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.150 ns) 6.105 ns CPU_4T_Final:inst2\|inst2 6 COMB LCCOMB_X33_Y1_N4 2 " "Info: 6: + IC(0.494 ns) + CELL(0.150 ns) = 6.105 ns; Loc. = LCCOMB_X33_Y1_N4; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.000 ns) 6.813 ns CPU_4T_Final:inst2\|inst2~clkctrl 7 COMB CLKCTRL_G12 29 " "Info: 7: + IC(0.708 ns) + CELL(0.000 ns) = 6.813 ns; Loc. = CLKCTRL_G12; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2\|inst2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 8.450 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg 8 MEM M4K_X26_Y16 8 " "Info: 8: + IC(0.976 ns) + CELL(0.661 ns) = 8.450 ns; Loc. = M4K_X26_Y16; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.172 ns ( 49.37 % ) " "Info: Total cell delay = 4.172 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.278 ns ( 50.63 % ) " "Info: Total interconnect delay = 4.278 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.450 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.450 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.494ns 0.708ns 0.976ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.848 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y16; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y16 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y16; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(2.778 ns) 7.848 ns cout\[1\] 3 PIN PIN_D11 0 " "Info: 3: + IC(2.077 ns) + CELL(2.778 ns) = 7.848 ns; Loc. = PIN_D11; Fanout = 0; PIN Node = 'cout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.855 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[1] cout[1] } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -456 1072 1248 -440 "cout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.771 ns ( 73.53 % ) " "Info: Total cell delay = 5.771 ns ( 73.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.077 ns ( 26.47 % ) " "Info: Total interconnect delay = 2.077 ns ( 26.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.848 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[1] cout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.848 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[1] {} cout[1] {} } { 0.000ns 0.000ns 2.077ns } { 0.000ns 2.993ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.450 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.450 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.494ns 0.708ns 0.976ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.848 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[1] cout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.848 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[1] {} cout[1] {} } { 0.000ns 0.000ns 2.077ns } { 0.000ns 2.993ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "jump_address\[3\] PC\[3\] 11.536 ns Longest " "Info: Longest tpd from source pin \"jump_address\[3\]\" to destination pin \"PC\[3\]\" is 11.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns jump_address\[3\] 1 PIN PIN_AF8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF8; Fanout = 2; PIN Node = 'jump_address\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[3] } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -288 192 376 -272 "jump_address\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.253 ns) + CELL(0.275 ns) 6.388 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[3\]~4 2 COMB LCCOMB_X22_Y14_N30 1 " "Info: 2: + IC(5.253 ns) + CELL(0.275 ns) = 6.388 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 1; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.528 ns" { jump_address[3] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~4 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 6.781 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[3\]~5 3 COMB LCCOMB_X22_Y14_N8 2 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 6.781 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[3\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~4 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~5 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(2.642 ns) 11.536 ns PC\[3\] 4 PIN PIN_T2 0 " "Info: 4: + IC(2.113 ns) + CELL(2.642 ns) = 11.536 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'PC\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~5 PC[3] } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -200 928 1104 -184 "PC\[5..0\]" "" } { -288 568 640 -272 "PC\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.927 ns ( 34.04 % ) " "Info: Total cell delay = 3.927 ns ( 34.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.609 ns ( 65.96 % ) " "Info: Total interconnect delay = 7.609 ns ( 65.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.536 ns" { jump_address[3] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~4 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~5 PC[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.536 ns" { jump_address[3] {} jump_address[3]~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~4 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[3]~5 {} PC[3] {} } { 0.000ns 0.000ns 5.253ns 0.243ns 2.113ns } { 0.000ns 0.860ns 0.275ns 0.150ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0 aload CLK 4.243 ns memory " "Info: th for memory \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"aload\", clock pin = \"CLK\") is 4.243 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.379 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 8.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AF13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF13; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.787 ns) 2.713 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X33_Y1_N11 2 " "Info: 2: + IC(1.076 ns) + CELL(0.787 ns) = 2.713 ns; Loc. = LCFF_X33_Y1_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 3.169 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X33_Y1_N26 3 " "Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X33_Y1_N26; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.787 ns) 4.181 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X33_Y1_N19 4 " "Info: 4: + IC(0.225 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X33_Y1_N19; Fanout = 4; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 5.461 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X34_Y1_N21 4 " "Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 5.461 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 4; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.275 ns) 6.051 ns CPU_4T_Final:inst2\|inst1 6 COMB LCCOMB_X34_Y1_N8 2 " "Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 6.051 ns; Loc. = LCCOMB_X34_Y1_N8; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2\|inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.000 ns) 6.741 ns CPU_4T_Final:inst2\|inst1~clkctrl 7 COMB CLKCTRL_G15 30 " "Info: 7: + IC(0.690 ns) + CELL(0.000 ns) = 6.741 ns; Loc. = CLKCTRL_G15; Fanout = 30; COMB Node = 'CPU_4T_Final:inst2\|inst1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.661 ns) 8.379 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0 8 MEM M4K_X26_Y17 8 " "Info: 8: + IC(0.977 ns) + CELL(0.661 ns) = 8.379 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.297 ns ( 51.28 % ) " "Info: Total cell delay = 4.297 ns ( 51.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.082 ns ( 48.72 % ) " "Info: Total interconnect delay = 4.082 ns ( 48.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.379 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.379 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.315ns 0.690ns 0.977ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.370 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns aload 1 CLK PIN_P2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 8; CLK Node = 'aload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -120 208 376 -104 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.437 ns) 2.762 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[0\]~10 2 COMB LCCOMB_X22_Y14_N18 1 " "Info: 2: + IC(1.326 ns) + CELL(0.437 ns) = 2.762 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 1; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[0\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { aload lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.152 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[0\]~11 3 COMB LCCOMB_X22_Y14_N28 2 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.152 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 2; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.142 ns) 4.370 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y17 8 " "Info: 4: + IC(1.076 ns) + CELL(0.142 ns) = 4.370 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.728 ns ( 39.54 % ) " "Info: Total cell delay = 1.728 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.642 ns ( 60.46 % ) " "Info: Total interconnect delay = 2.642 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.370 ns" { aload lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.370 ns" { aload {} aload~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.326ns 0.240ns 1.076ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.379 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.379 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.076ns 0.306ns 0.225ns 0.493ns 0.315ns 0.690ns 0.977ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.370 ns" { aload lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.370 ns" { aload {} aload~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.326ns 0.240ns 1.076ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 15:50:57 2022 " "Info: Processing ended: Wed Oct 26 15:50:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
