///Register `HDP_MUX` reader
pub struct R(crate::R<HDP_MUX_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<HDP_MUX_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<HDP_MUX_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<HDP_MUX_SPEC>) -> Self {
        R(reader)
    }
}
///Register `HDP_MUX` writer
pub struct W(crate::W<HDP_MUX_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<HDP_MUX_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<HDP_MUX_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<HDP_MUX_SPEC>) -> Self {
        W(writer)
    }
}
///Field `MUX0` reader - MUX0
pub type MUX0_R = crate::FieldReader<u8, u8>;
///Field `MUX0` writer - MUX0
pub type MUX0_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HDP_MUX_SPEC, u8, u8, 4, O>;
///Field `MUX1` reader - MUX1
pub type MUX1_R = crate::FieldReader<u8, u8>;
///Field `MUX1` writer - MUX1
pub type MUX1_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HDP_MUX_SPEC, u8, u8, 4, O>;
///Field `MUX2` reader - MUX2
pub type MUX2_R = crate::FieldReader<u8, u8>;
///Field `MUX2` writer - MUX2
pub type MUX2_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HDP_MUX_SPEC, u8, u8, 4, O>;
///Field `MUX3` reader - MUX3
pub type MUX3_R = crate::FieldReader<u8, u8>;
///Field `MUX3` writer - MUX3
pub type MUX3_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HDP_MUX_SPEC, u8, u8, 4, O>;
///Field `MUX4` reader - MUX4
pub type MUX4_R = crate::FieldReader<u8, u8>;
///Field `MUX4` writer - MUX4
pub type MUX4_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HDP_MUX_SPEC, u8, u8, 4, O>;
///Field `MUX5` reader - MUX5
pub type MUX5_R = crate::FieldReader<u8, u8>;
///Field `MUX5` writer - MUX5
pub type MUX5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HDP_MUX_SPEC, u8, u8, 4, O>;
///Field `MUX6` reader - MUX6
pub type MUX6_R = crate::FieldReader<u8, u8>;
///Field `MUX6` writer - MUX6
pub type MUX6_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HDP_MUX_SPEC, u8, u8, 4, O>;
///Field `MUX7` reader - MUX7
pub type MUX7_R = crate::FieldReader<u8, u8>;
///Field `MUX7` writer - MUX7
pub type MUX7_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HDP_MUX_SPEC, u8, u8, 4, O>;
impl R {
    ///Bits 0:3 - MUX0
    #[inline(always)]
    pub fn mux0(&self) -> MUX0_R {
        MUX0_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:7 - MUX1
    #[inline(always)]
    pub fn mux1(&self) -> MUX1_R {
        MUX1_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    ///Bits 8:11 - MUX2
    #[inline(always)]
    pub fn mux2(&self) -> MUX2_R {
        MUX2_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
    ///Bits 12:15 - MUX3
    #[inline(always)]
    pub fn mux3(&self) -> MUX3_R {
        MUX3_R::new(((self.bits >> 12) & 0x0f) as u8)
    }
    ///Bits 16:19 - MUX4
    #[inline(always)]
    pub fn mux4(&self) -> MUX4_R {
        MUX4_R::new(((self.bits >> 16) & 0x0f) as u8)
    }
    ///Bits 20:23 - MUX5
    #[inline(always)]
    pub fn mux5(&self) -> MUX5_R {
        MUX5_R::new(((self.bits >> 20) & 0x0f) as u8)
    }
    ///Bits 24:27 - MUX6
    #[inline(always)]
    pub fn mux6(&self) -> MUX6_R {
        MUX6_R::new(((self.bits >> 24) & 0x0f) as u8)
    }
    ///Bits 28:31 - MUX7
    #[inline(always)]
    pub fn mux7(&self) -> MUX7_R {
        MUX7_R::new(((self.bits >> 28) & 0x0f) as u8)
    }
}
impl W {
    ///Bits 0:3 - MUX0
    #[inline(always)]
    #[must_use]
    pub fn mux0(&mut self) -> MUX0_W<0> {
        MUX0_W::new(self)
    }
    ///Bits 4:7 - MUX1
    #[inline(always)]
    #[must_use]
    pub fn mux1(&mut self) -> MUX1_W<4> {
        MUX1_W::new(self)
    }
    ///Bits 8:11 - MUX2
    #[inline(always)]
    #[must_use]
    pub fn mux2(&mut self) -> MUX2_W<8> {
        MUX2_W::new(self)
    }
    ///Bits 12:15 - MUX3
    #[inline(always)]
    #[must_use]
    pub fn mux3(&mut self) -> MUX3_W<12> {
        MUX3_W::new(self)
    }
    ///Bits 16:19 - MUX4
    #[inline(always)]
    #[must_use]
    pub fn mux4(&mut self) -> MUX4_W<16> {
        MUX4_W::new(self)
    }
    ///Bits 20:23 - MUX5
    #[inline(always)]
    #[must_use]
    pub fn mux5(&mut self) -> MUX5_W<20> {
        MUX5_W::new(self)
    }
    ///Bits 24:27 - MUX6
    #[inline(always)]
    #[must_use]
    pub fn mux6(&mut self) -> MUX6_W<24> {
        MUX6_W::new(self)
    }
    ///Bits 28:31 - MUX7
    #[inline(always)]
    #[must_use]
    pub fn mux7(&mut self) -> MUX7_W<28> {
        MUX7_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///HDP multiplexing
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [hdp_mux](index.html) module
pub struct HDP_MUX_SPEC;
impl crate::RegisterSpec for HDP_MUX_SPEC {
    type Ux = u32;
}
///`read()` method returns [hdp_mux::R](R) reader structure
impl crate::Readable for HDP_MUX_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [hdp_mux::W](W) writer structure
impl crate::Writable for HDP_MUX_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets HDP_MUX to value 0
impl crate::Resettable for HDP_MUX_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
