module pipe_stage_if(pcsource,pc,bpc,jrpc,jpc,next_pc,pc_plus4,ins,mem_clock);//IF stage
	input [1:0] pcsource;
	input [31:0] pc,bpc,jrpc,jpc;
	input mem_clock;
	
	output [31:0] next_pc,pc_plus4;
	output [31:0] ins;

	mux4x32 selectnewpc (pc_plus4,bpc,jrpc,jpc,pcsource,next_pc);//根据pcsource的值选择next PC
	cla32 pc_plus4 (pc,32'h4,1'b0,pc_plus4);//pc_plus4=pc+4
	lpm_rom_irom irom (pc[7:2],mem_clock,ins);//instruction memory:get ins
	
endmodule