#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec  5 16:40:54 2022
# Process ID: 41077
# Current directory: /home/denjo/b3exp/cpu
# Command line: vivado
# Log file: /home/denjo/b3exp/cpu/vivado.log
# Journal file: /home/denjo/b3exp/cpu/vivado.jou
#-----------------------------------------------------------
start_gui
create_project decoder /home/denjo/b3exp/cpu/decoder -part xc7a200tsbg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 7297.969 ; gain = 44.992 ; free physical = 1796 ; free virtual = 12978
set_property board_part digilentinc.com:nexys_video:part0:1.1 [current_project]
add_files -norecurse /home/denjo/b3exp/cpu/decoder.v
add_files -fileset sim_1 -norecurse /home/denjo/b3exp/cpu/decoder_tb.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/decoder/decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/decoder/decoder.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj decoder_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
ERROR: [VRFC 10-4982] syntax error near 'if' [/home/denjo/b3exp/cpu/decoder.v:54]
ERROR: [VRFC 10-2790] Verilog 2000 keyword if used in incorrect context [/home/denjo/b3exp/cpu/decoder.v:54]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:55]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:57]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:59]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:61]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:63]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:65]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:67]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:69]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:71]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:73]
ERROR: [VRFC 10-4982] syntax error near 'if' [/home/denjo/b3exp/cpu/decoder.v:76]
ERROR: [VRFC 10-2790] Verilog 2000 keyword if used in incorrect context [/home/denjo/b3exp/cpu/decoder.v:76]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:77]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:79]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:81]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:83]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/denjo/b3exp/cpu/decoder.v:85]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/denjo/b3exp/cpu/decoder/decoder.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/denjo/b3exp/cpu/decoder/decoder.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  5 16:47:32 2022...
