#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr  8 09:06:25 2023
# Process ID: 16568
# Current directory: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5916 D:\Academic\02. Computer Organization and Digital Design\Lab Work\Lab_5\Lab_5.xpr
# Log file: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/vivado.log
# Journal file: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sources_1/new/DD_F.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sources_1/new/DD_F.vhd}}
close [ open {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd} w ]
add_files {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sources_1/new/D_FF.vhd}}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -name rtl_1
launch_simulation
source D_FF_Sim.tcl
close [ open {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sources_1/new/Slow_Clk.vhd} w ]
add_files {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sources_1/new/Slow_Clk.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sim_1/new/Slow_Clk_Sim.vhd} w ]
add_files -fileset sim_1 {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sim_1/new/Slow_Clk_Sim.vhd}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
current_design rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Slow_Clk [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Slow_Clk_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
current_design rtl_1
refresh_design
launch_simulation
source Slow_Clk_Sim.tcl
close [ open {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sources_1/new/Counter.vhd} w ]
add_files {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sources_1/new/Counter.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sim_1/new/Counter_sim.vhd} w ]
add_files -fileset sim_1 {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_5/Lab_5.srcs/sim_1/new/Counter_sim.vhd}}
update_compile_order -fileset sim_1
close_sim
launch_simulation
source Slow_Clk_Sim.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top D_FF_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
current_design rtl_1
refresh_design
current_sim simulation_1
close_sim
launch_simulation
source D_FF_Sim.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Counter_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
close_sim
launch_simulation
source Counter_sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_sim
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
close_sim
launch_simulation
source Counter_sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_sim
launch_simulation
source Counter_sim.tcl
current_design rtl_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Slow_Clk_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_3
close_sim
launch_simulation
source Slow_Clk_Sim.tcl
close_sim
launch_simulation
source Slow_Clk_Sim.tcl
close_sim
current_sim simulation_18
close_sim
close_sim
