// Seed: 1487990057
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input wor id_9,
    output wor id_10,
    output tri id_11,
    output tri id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri1 id_15
    , id_22,
    input tri0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    output tri0 id_19,
    input tri0 id_20
);
  wire id_23;
  module_0 modCall_1 (id_22);
  assign id_3 = 1;
  wire id_24;
  wand id_25;
  id_26(
      .id_0(id_14),
      .id_1(id_12),
      .id_2(1),
      .id_3(1),
      .id_4(id_7),
      .id_5(!id_9),
      .id_6(id_22),
      .id_7(1),
      .id_8(id_8),
      .id_9(id_1),
      .id_10(),
      .id_11(1)
  );
  wire id_27;
  assign id_8 = 1;
  wand id_28;
  assign id_28 = 1'b0;
  wire id_29, id_30, id_31, id_32, id_33, id_34;
  wire id_35;
  assign id_25 = 1;
endmodule
