(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "aes256_uart_00")
  (DATE "2023-08-07 04:10:12")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
  (CELL (CELLTYPE "CLKIN") // CLKIN    Pos: x0y0
    (INSTANCE _a1)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (307:308:309)(301:303:305))
    )))
 // C_AND/D///    Pos: x86y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2245:2509:2779)(2329:2564:2803))
          (PORT IN7 (1503:1704:1910)(1569:1757:1949))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (540:598:658)(519:565:613))
          (PORT SR (2772:3045:3323)(2899:3153:3410))
          (PORT CINY2 (2650:2650:2657)(2957:2964:2997))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x81y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (4638:5175:5724)(4844:5352:5872))
          (PORT IN7 (1569:1775:1983)(1618:1806:1996))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (902:1019:1138)(899:1002:1109))
          (PORT SR (2454:2646:2842)(2575:2743:2913))
          (PORT CINY2 (2090:2090:2092)(2387:2389:2417))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1224:1385:1549)(1254:1407:1563))
          (PORT IN2 (4453:4966:5491)(4634:5113:5603))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (902:1019:1138)(899:1002:1109))
          (PORT SR (2454:2646:2842)(2575:2743:2913))
          (PORT CINY2 (2090:2090:2092)(2387:2389:2417))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x85y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2044:2255:2472)(2087:2271:2462))
          (PORT IN8 (1613:1822:2034)(1668:1865:2068))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a5_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1569:1761:1958)(1578:1753:1930))
          (PORT SR (2171:2345:2524)(2260:2413:2569))
          (PORT CINY2 (2858:2858:2864)(3218:3224:3261))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2244:2479:2721)(2308:2520:2740))
          (PORT IN4 (1509:1686:1866)(1574:1743:1914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a5_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1569:1761:1958)(1578:1753:1930))
          (PORT SR (2171:2345:2524)(2260:2413:2569))
          (PORT CINY2 (2858:2858:2864)(3218:3224:3261))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1883:2084:2291)(1938:2125:2314))
          (PORT IN7 (991:1114:1240)(1022:1138:1256))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1765:1955)(1587:1754:1924))
          (PORT SR (2612:2866:3124)(2737:2967:3202))
          (PORT CINY2 (3722:3722:3734)(4127:4139:4185))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x154y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1618:1831:2048)(1675:1880:2090))
          (PORT IN8 (1780:2006:2239)(1880:2106:2336))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x156y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1930:2158:2389)(2036:2251:2470))
          (PORT IN4 (587:670:756)(589:668:749))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a9_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (786:885:985)(792:886:982))
          (PORT SR (4023:4386:4756)(4275:4601:4935))
          (PORT CINY2 (9402:9402:9479)(9662:9739:9825))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x153y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1548:1739:1934)(1587:1760:1937))
          (PORT IN8 (1276:1431:1587)(1353:1500:1648))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (783:868:954)(789:867:946))
          (PORT SR (3212:3483:3758)(3387:3618:3855))
          (PORT CINY2 (9386:9386:9460)(9695:9769:9857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1660:1880:2103)(1694:1894:2099))
          (PORT IN4 (1085:1216:1348)(1141:1260:1380))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (783:868:954)(789:867:946))
          (PORT SR (3212:3483:3758)(3387:3618:3855))
          (PORT CINY2 (9386:9386:9460)(9695:9769:9857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x153y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1575:1772:1974)(1606:1775:1949))
          (PORT IN8 (941:1039:1139)(985:1081:1178))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (896:982:1069)(912:989:1068))
          (PORT SR (3334:3630:3928)(3505:3751:4006))
          (PORT CINY2 (9578:9578:9652)(9920:9994:10085))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1478:1672:1870)(1499:1670:1845))
          (PORT IN4 (751:826:902)(774:842:911))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (896:982:1069)(912:989:1068))
          (PORT SR (3334:3630:3928)(3505:3751:4006))
          (PORT CINY2 (9578:9578:9652)(9920:9994:10085))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x98y88
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2203:2458:2718)(2319:2566:2817))
          (PORT IN2 (1100:1224:1350)(1090:1193:1301))
          (PORT IN3 (736:839:946)(760:855:954))
          (PORT IN7 (1190:1357:1526)(1165:1298:1435))
          (PORT IN8 (573:657:742)(569:644:721))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a13_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1766:1942:2122)(1826:1982:2142))
          (PORT SR (4031:4436:4851)(4339:4750:5170))
          (PORT CINY2 (4314:4314:4333)(4700:4719:4769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x107y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a14_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1535:1683:1835)(1563:1696:1831))
          (PORT IN7 (1543:1689:1839)(1564:1696:1833))
          (PORT IN8 (1946:2190:2439)(2035:2263:2498))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x108y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1065:1201:1340)(1082:1214:1352))
          (PORT IN2 (1719:1911:2107)(1821:2002:2188))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x109y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a16_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1051:1170:1289)(1077:1188:1301))
          (PORT IN2 (566:646:728)(558:626:696))
          (PORT IN4 (1767:1994:2223)(1828:2053:2281))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x98y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1222:1347:1475)(1243:1352:1463))
          (PORT IN5 (1416:1599:1786)(1403:1564:1728))
          (PORT IN6 (3020:3325:3638)(3183:3474:3771))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x127y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a21_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1742:1951:2165)(1831:2034:2243))
          (PORT IN6 (1731:1929:2130)(1776:1965:2156))
          (PORT IN8 (1720:1965:2214)(1770:1996:2229))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a21_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2915:3238:3569)(3134:3447:3766))
          (PORT IN2 (1551:1726:1904)(1576:1738:1902))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x96y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1587:1739:1894)(1675:1818:1963))
          (PORT IN4 (11192:12321:13473)(11694:12752:13840))
          (PORT IN5 (1962:2216:2476)(2023:2267:2518))
          (PORT IN6 (1715:1905:2098)(1762:1933:2109))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x99y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a24_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1543:1707:1874)(1630:1782:1938))
          (PORT IN4 (12133:13511:14920)(12616:13882:15187))
          (PORT IN5 (1258:1431:1606)(1285:1442:1605))
          (PORT IN6 (1454:1620:1792)(1466:1623:1781))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x116y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2931:3294:3664)(3063:3403:3753))
          (PORT IN6 (1940:2163:2390)(2013:2227:2442))
          (PORT IN8 (2846:3245:3656)(2938:3305:3683))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a25_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2738:3076:3421)(2848:3159:3480))
          (PORT IN2 (1758:1958:2161)(1807:1992:2178))
          (PORT IN4 (2647:3021:3407)(2713:3051:3400))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x131y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1313:1491:1674)(1352:1528:1707))
          (PORT IN6 (1579:1799:2023)(1671:1897:2125))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1110:1263:1420)(1126:1273:1422))
          (PORT IN2 (1383:1579:1778)(1452:1650:1850))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_OR/D///    Pos: x124y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1028:1144:1263)(1048:1152:1258))
          (PORT IN2 (1558:1782:2010)(1613:1832:2055))
          (PORT IN3 (1163:1316:1470)(1211:1351:1495))
          (PORT IN7 (562:651:742)(546:622:699))
          (PORT IN8 (1051:1197:1344)(1119:1261:1406))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2607:2872:3144)(2773:3027:3287))
          (PORT SR (2698:2943:3190)(2833:3049:3269))
          (PORT CINY2 (6778:6778:6823)(7139:7184:7253))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x127y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a28_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (890:1004:1120)(873:966:1062))
          (PORT IN7 (1008:1123:1241)(1033:1135:1239))
          (PORT IN8 (1479:1653:1830)(1498:1649:1806))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (399:456:515)(396:447:499))
          (PORT IN5 (1726:1906:2088)(1759:1929:2103))
          (PORT IN6 (2982:3312:3647)(3192:3512:3837))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x113y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a32_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1301:1448:1598)(1308:1435:1566))
          (PORT IN4 (22978:25425:27940)(24003:26257:28577))
          (PORT IN5 (1164:1304:1448)(1194:1331:1469))
          (PORT IN6 (942:1066:1194)(940:1056:1174))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x116y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (701:806:913)(706:801:898))
          (PORT IN4 (19325:21452:23627)(20107:22091:24123))
          (PORT IN7 (2228:2482:2742)(2283:2522:2767))
          (PORT IN8 (584:657:732)(588:655:722))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x133y95
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a34_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2366:2644:2932)(2447:2717:2991))
          (PORT IN2 (2203:2465:2734)(2306:2548:2795))
          (PORT IN3 (1535:1748:1967)(1616:1822:2034))
          (PORT IN7 (1581:1793:2012)(1653:1854:2061))
          (PORT IN8 (2350:2656:2968)(2438:2715:3002))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a34_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (6123:6801:7497)(6403:7031:7675))
          (PORT SR (3123:3449:3781)(3317:3620:3930))
          (PORT CINY2 (8682:8682:8736)(9215:9269:9361))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x119y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a35_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1302:1495:1692)(1330:1513:1700))
          (PORT IN3 (1638:1861:2090)(1695:1901:2108))
          (PORT IN4 (1106:1244:1385)(1141:1264:1392))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x116y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1380:1544:1709)(1447:1616:1789))
          (PORT IN5 (1352:1513:1675)(1346:1486:1632))
          (PORT IN6 (1404:1584:1769)(1450:1625:1804))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x120y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (868:971:1075)(877:963:1050))
          (PORT IN4 (16502:18352:20243)(17079:18758:20477))
          (PORT IN7 (580:663:747)(571:646:722))
          (PORT IN8 (758:855:953)(767:855:945))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a39_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1347:1521:1696)(1409:1571:1735))
          (PORT IN4 (21807:24130:26518)(22774:24909:27109))
          (PORT IN5 (1116:1259:1406)(1176:1308:1445))
          (PORT IN6 (1208:1387:1570)(1213:1372:1533))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x127y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a40_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2188:2434:2687)(2252:2498:2748))
          (PORT IN3 (1992:2223:2461)(2051:2259:2470))
          (PORT IN4 (2272:2525:2785)(2403:2645:2888))
          (PORT IN7 (1630:1834:2041)(1658:1845:2037))
          (PORT IN8 (1782:1981:2183)(1835:2015:2199))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a40_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2087:2308:2535)(2233:2446:2662))
          (PORT SR (6036:6646:7265)(6323:6893:7472))
          (PORT CINY2 (5962:5962:6010)(6131:6179:6233))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x115y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a41_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1930:2128:2330)(1997:2175:2358))
          (PORT IN7 (997:1128:1264)(975:1086:1199))
          (PORT IN8 (1875:2081:2292)(1892:2072:2257))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x124y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (7372:8140:8922)(7662:8355:9069))
          (PORT IN7 (2451:2720:2998)(2503:2756:3016))
          (PORT IN8 (2766:3081:3404)(2889:3190:3498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x112y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a44_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1643:1829:2017)(1759:1938:2120))
          (PORT IN4 (21522:23779:26099)(22404:24455:26567))
          (PORT IN5 (945:1075:1208)(976:1100:1227))
          (PORT IN6 (1422:1606:1796)(1447:1619:1795))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x114y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1549:1754:1966)(1616:1801:1991))
          (PORT IN4 (7094:7812:8543)(7406:8094:8801))
          (PORT IN5 (751:859:968)(766:864:963))
          (PORT IN6 (908:1035:1164)(931:1046:1166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x108y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2144:2365:2588)(2237:2437:2642))
          (PORT IN3 (1153:1301:1453)(1185:1320:1457))
          (PORT IN4 (1073:1209:1347)(1102:1231:1363))
          (PORT IN5 (1865:2097:2334)(1959:2187:2420))
          (PORT IN8 (1127:1265:1408)(1153:1285:1420))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a46_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1449:1606:1766)(1506:1649:1796))
          (PORT SR (2366:2570:2780)(2456:2639:2825))
          (PORT CINY2 (4154:4154:4183)(4340:4369:4409))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x110y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a47_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1622:1791:1962)(1705:1864:2025))
          (PORT IN3 (1558:1757:1963)(1576:1766:1959))
          (PORT IN4 (849:991:1135)(837:959:1083))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x106y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1525:1690:1857)(1605:1758:1916))
          (PORT IN7 (905:1035:1169)(911:1028:1148))
          (PORT IN8 (1873:2088:2309)(1942:2155:2375))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x102y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1387:1525:1665)(1465:1594:1724))
          (PORT IN4 (16584:18403:20264)(17177:18840:20548))
          (PORT IN5 (1395:1582:1774)(1475:1646:1822))
          (PORT IN6 (1222:1391:1562)(1240:1397:1557))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x106y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1635:1837:2041)(1646:1814:1986))
          (PORT IN4 (8244:9036:9845)(8611:9341:10097))
          (PORT IN5 (1256:1398:1544)(1298:1428:1562))
          (PORT IN6 (1321:1502:1686)(1337:1499:1666))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x94y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a52_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1464:1638:1819)(1491:1658:1831))
          (PORT IN4 (538:620:702)(530:601:674))
          (PORT IN5 (1945:2172:2403)(2025:2247:2472))
          (PORT IN6 (1592:1764:1941)(1625:1784:1951))
          (PORT IN7 (579:664:751)(574:647:721))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a52_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2125:2328:2533)(2231:2422:2619))
          (PORT SR (2792:3031:3275)(2917:3131:3350))
          (PORT CINY2 (2714:2714:2729)(2894:2909:2937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x98y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1961:2180:2405)(2063:2274:2487))
          (PORT IN7 (1412:1594:1781)(1468:1643:1824))
          (PORT IN8 (383:441:501)(355:402:450))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x96y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1663:1856:2051)(1751:1940:2132))
          (PORT IN5 (1144:1290:1439)(1146:1282:1419))
          (PORT IN6 (1780:2023:2270)(1809:2025:2247))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x95y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1083:1173:1265)(1121:1199:1278))
          (PORT IN4 (17221:19104:21028)(17946:19666:21437))
          (PORT IN5 (1181:1341:1504)(1233:1377:1523))
          (PORT IN6 (1768:2001:2241)(1776:1973:2177))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x94y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a57_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2782:3094:3411)(2963:3288:3617))
          (PORT IN4 (14416:15959:17535)(15011:16417:17867))
          (PORT IN5 (1518:1717:1917)(1601:1781:1963))
          (PORT IN6 (389:448:508)(380:431:484))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x105y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a58_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (413:473:533)(402:452:504))
          (PORT IN4 (1073:1207:1343)(1103:1221:1342))
          (PORT IN5 (407:464:521)(395:444:494))
          (PORT IN6 (1367:1538:1711)(1430:1590:1754))
          (PORT IN7 (1413:1567:1723)(1439:1580:1724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a58_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2197:2425:2659)(2297:2506:2720))
          (PORT SR (3255:3534:3820)(3427:3689:3962))
          (PORT CINY2 (3498:3498:3524)(3623:3649:3681))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x120y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a59_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2169:2447:2733)(2286:2562:2843))
          (PORT IN3 (1179:1313:1448)(1189:1300:1416))
          (PORT IN4 (1592:1789:1988)(1642:1836:2037))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x106y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a60_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2073:2313:2557)(2205:2439:2679))
          (PORT IN7 (1454:1620:1789)(1467:1616:1771))
          (PORT IN8 (1408:1601:1796)(1510:1696:1887))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x99y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1406:1546:1689)(1476:1601:1730))
          (PORT IN4 (13590:15102:16649)(14144:15527:16952))
          (PORT IN5 (1704:1898:2094)(1743:1918:2096))
          (PORT IN6 (841:949:1060)(837:934:1034))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x98y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a63_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2206:2430:2660)(2349:2562:2780))
          (PORT IN4 (9720:10729:11758)(10031:10950:11894))
          (PORT IN7 (781:883:987)(777:870:966))
          (PORT IN8 (1398:1586:1777)(1437:1603:1773))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x111y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2763:3028:3301)(2962:3212:3471))
          (PORT IN3 (1505:1696:1894)(1532:1707:1887))
          (PORT IN4 (1951:2192:2441)(2023:2249:2481))
          (PORT IN7 (1745:1996:2253)(1802:2037:2281))
          (PORT IN8 (1042:1182:1327)(1063:1192:1325))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a64_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4577:5052:5540)(4742:5177:5624))
          (PORT SR (3054:3323:3600)(3231:3477:3728))
          (PORT CINY2 (4106:4106:4138)(4232:4264:4301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x119y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1768:1999:2233)(1831:2045:2262))
          (PORT IN7 (1239:1404:1574)(1244:1397:1555))
          (PORT IN8 (554:634:714)(574:649:726))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x118y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1255:1409:1565)(1309:1449:1595))
          (PORT IN7 (1629:1833:2043)(1708:1906:2106))
          (PORT IN8 (1809:2023:2241)(1896:2097:2303))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x106y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1562:1732:1906)(1636:1799:1965))
          (PORT IN4 (15193:16857:18555)(15810:17361:18952))
          (PORT IN7 (2335:2600:2874)(2430:2693:2961))
          (PORT IN8 (2240:2533:2833)(2363:2656:2955))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x108y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a69_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1561:1729:1902)(1637:1800:1965))
          (PORT IN4 (17817:19715:21658)(18578:20310:22093))
          (PORT IN7 (1763:1984:2212)(1845:2053:2266))
          (PORT IN8 (1528:1715:1906)(1552:1727:1907))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x104y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a70_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1808:2003:2203)(1867:2057:2252))
          (PORT IN2 (552:638:726)(537:611:687))
          (PORT IN3 (1469:1644:1820)(1481:1626:1776))
          (PORT IN6 (564:644:725)(550:619:690))
          (PORT IN8 (1222:1367:1514)(1227:1351:1479))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a70_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2076:2339:2608)(2127:2376:2632))
          (PORT SR (2496:2709:2928)(2634:2836:3047))
          (PORT CINY2 (4538:4538:4563)(4859:4884:4933))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x99y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a71_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1626:1795:1969)(1696:1856:2020))
          (PORT IN3 (970:1080:1193)(992:1100:1212))
          (PORT IN4 (559:644:730)(551:622:695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x100y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1273:1411:1553)(1345:1472:1603))
          (PORT IN5 (1636:1820:2008)(1717:1887:2061))
          (PORT IN6 (2225:2513:2805)(2261:2513:2771))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1830:2023:2220)(1943:2133:2325))
          (PORT IN4 (11074:12313:13579)(11512:12661:13845))
          (PORT IN5 (1427:1576:1728)(1455:1590:1730))
          (PORT IN6 (586:667:750)(592:660:729))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x96y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2278:2518:2763)(2381:2610:2843))
          (PORT IN4 (10396:11450:12526)(10836:11812:12817))
          (PORT IN7 (2155:2449:2747)(2266:2556:2849))
          (PORT IN8 (1088:1229:1373)(1116:1253:1393))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x115y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a76_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1377:1544:1715)(1450:1606:1768))
          (PORT IN3 (1085:1236:1391)(1109:1250:1394))
          (PORT IN4 (1509:1692:1880)(1557:1728:1902))
          (PORT IN6 (708:814:923)(728:826:924))
          (PORT IN8 (1239:1368:1501)(1252:1368:1487))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3497:3853:4217)(3700:4039:4386))
          (PORT SR (2649:2894:3144)(2815:3040:3270))
          (PORT CINY2 (6090:6090:6126)(6488:6524:6589))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x111y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a77_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1512:1662:1817)(1548:1684:1824))
          (PORT IN7 (574:667:761)(552:623:694))
          (PORT IN8 (1103:1245:1391)(1158:1298:1440))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x112y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1643:1832:2022)(1756:1936:2119))
          (PORT IN5 (1749:1964:2184)(1834:2035:2241))
          (PORT IN6 (561:646:732)(556:626:698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x113y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1666:1850:2037)(1783:1962:2144))
          (PORT IN4 (20228:22447:24714)(21045:23080:25172))
          (PORT IN5 (1092:1231:1373)(1133:1259:1389))
          (PORT IN6 (3172:3541:3918)(3366:3715:4070))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a81_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4844:5392:5953)(5060:5568:6087))
          (PORT IN4 (19320:21519:23769)(19963:21965:24016))
          (PORT IN7 (1884:2106:2334)(1923:2136:2356))
          (PORT IN8 (1365:1564:1768)(1392:1574:1761))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x110y88
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1613:1812:2016)(1658:1843:2034))
          (PORT IN3 (2175:2482:2792)(2242:2513:2791))
          (PORT IN4 (746:863:984)(736:835:935))
          (PORT IN5 (1492:1692:1897)(1533:1730:1931))
          (PORT IN8 (1095:1242:1392)(1095:1230:1368))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a82_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1438:1596:1758)(1473:1614:1758))
          (PORT SR (2789:3093:3405)(2915:3209:3509))
          (PORT CINY2 (5658:5658:5689)(6068:6099:6161))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x106y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a83_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1150:1277:1406)(1187:1310:1435))
          (PORT IN3 (1406:1591:1779)(1416:1582:1753))
          (PORT IN4 (1689:1882:2080)(1752:1942:2137))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x106y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a84_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1706:1898:2091)(1808:1989:2172))
          (PORT IN5 (1050:1190:1333)(1043:1169:1298))
          (PORT IN6 (1383:1528:1677)(1403:1533:1666))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x109y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a86_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4850:5401:5966)(5068:5577:6099))
          (PORT IN4 (1973:2205:2444)(2052:2275:2505))
          (PORT IN5 (789:881:975)(792:867:945))
          (PORT IN6 (2040:2265:2497)(2103:2314:2531))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x105y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1520:1677:1836)(1621:1772:1926))
          (PORT IN4 (12678:14063:15475)(13136:14401:15701))
          (PORT IN7 (1657:1856:2058)(1698:1873:2053))
          (PORT IN8 (846:970:1097)(861:979:1099))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x112y73
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1107:1249:1392)(1162:1298:1439))
          (PORT IN4 (1397:1598:1803)(1392:1559:1731))
          (PORT IN5 (1855:2069:2287)(1947:2157:2370))
          (PORT IN6 (1102:1247:1393)(1162:1299:1438))
          (PORT IN7 (882:1014:1149)(885:1003:1124))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a88_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1894:2109:2328)(1953:2141:2337))
          (PORT SR (2720:2972:3226)(2851:3070:3297))
          (PORT CINY2 (4922:4922:4955)(5171:5204:5253))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x114y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1603:1805:2012)(1681:1877:2075))
          (PORT IN7 (809:907:1008)(828:920:1014))
          (PORT IN8 (537:621:707)(507:576:646))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x110y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1462:1639:1819)(1475:1624:1775))
          (PORT IN7 (773:879:986)(783:881:982))
          (PORT IN8 (1303:1467:1637)(1296:1439:1587))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1279:1411:1545)(1303:1420:1540))
          (PORT IN4 (18788:20874:23005)(19554:21505:23504))
          (PORT IN5 (1589:1822:2058)(1612:1823:2036))
          (PORT IN6 (2987:3301:3624)(3110:3399:3697))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1576:1763:1954)(1663:1838:2015))
          (PORT IN4 (21924:24354:26837)(22850:25076:27367))
          (PORT IN5 (724:833:944)(703:789:876))
          (PORT IN6 (534:610:688)(556:629:704))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x105y73
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1206:1363:1523)(1252:1393:1536))
          (PORT IN2 (1471:1654:1841)(1513:1683:1859))
          (PORT IN3 (1633:1804:1978)(1703:1869:2037))
          (PORT IN5 (572:660:749)(551:619:689))
          (PORT IN6 (1407:1574:1741)(1497:1655:1816))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a94_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1461:1597:1738)(1476:1599:1725))
          (PORT SR (2854:3133:3417)(2989:3253:3523))
          (PORT CINY2 (4138:4138:4164)(4373:4399:4441))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x113y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a95_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1740:1962:2185)(1776:1973:2175))
          (PORT IN3 (1039:1183:1332)(1037:1157:1282))
          (PORT IN4 (1926:2129:2338)(1999:2203:2408))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x108y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1407:1576:1747)(1471:1621:1773))
          (PORT IN7 (1790:2007:2228)(1863:2075:2293))
          (PORT IN8 (1515:1717:1922)(1575:1770:1970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1487:1625:1767)(1518:1640:1767))
          (PORT IN4 (22507:24979:27507)(23426:25691:28025))
          (PORT IN5 (1577:1775:1978)(1601:1778:1959))
          (PORT IN6 (2963:3312:3668)(3100:3430:3769))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a99_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1241:1394:1551)(1295:1433:1576))
          (PORT IN4 (18543:20529:22559)(19254:21079:22963))
          (PORT IN5 (1274:1446:1621)(1290:1444:1602))
          (PORT IN6 (1792:2049:2308)(1865:2107:2353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x90y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1639:1863:2092)(1688:1905:2128))
          (PORT IN2 (1452:1615:1782)(1511:1660:1811))
          (PORT IN3 (1731:1945:2164)(1793:2005:2223))
          (PORT IN6 (1448:1610:1776)(1511:1658:1808))
          (PORT IN8 (1622:1822:2028)(1653:1832:2019))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2653:2890:3132)(2804:3023:3248))
          (PORT SR (2798:3044:3294)(2933:3149:3369))
          (PORT CINY2 (2266:2266:2277)(2438:2449:2473))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x100y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1611:1767:1928)(1690:1835:1983))
          (PORT IN7 (1144:1315:1489)(1149:1299:1450))
          (PORT IN8 (1439:1626:1814)(1472:1648:1827))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x94y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1785:1950:2119)(1847:1996:2150))
          (PORT IN5 (398:455:512)(384:433:482))
          (PORT IN6 (2770:3082:3402)(2957:3247:3543))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x96y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (899:997:1098)(914:997:1083))
          (PORT IN4 (21992:24298:26666)(22933:25031:27193))
          (PORT IN5 (1260:1418:1580)(1266:1406:1549))
          (PORT IN6 (1517:1697:1880)(1555:1723:1894))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x95y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1071:1193:1318)(1101:1212:1326))
          (PORT IN4 (13617:15122:16659)(14197:15614:17065))
          (PORT IN7 (1405:1575:1748)(1472:1635:1802))
          (PORT IN8 (1381:1549:1720)(1429:1592:1759))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x96y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1100:1238:1379)(1102:1230:1360))
          (PORT IN4 (1113:1255:1401)(1137:1272:1412))
          (PORT IN6 (736:846:957)(746:849:955))
          (PORT IN7 (766:877:989)(770:868:968))
          (PORT IN8 (951:1077:1204)(980:1098:1219))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a106_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1630:1789:1952)(1704:1848:1997))
          (PORT SR (3254:3540:3833)(3419:3687:3961))
          (PORT CINY2 (2810:2810:2827)(2972:2989:3017))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x98y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1943:2134:2329)(2038:2214:2396))
          (PORT IN3 (946:1066:1190)(985:1099:1215))
          (PORT IN4 (1834:2071:2312)(1911:2140:2378))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x96y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1883:2110:2342)(1998:2235:2476))
          (PORT IN5 (1212:1371:1534)(1287:1440:1596))
          (PORT IN6 (766:867:971)(762:853:947))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x92y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1957:2143:2335)(2052:2232:2414))
          (PORT IN4 (13228:14619:16039)(13735:14985:16273))
          (PORT IN5 (1638:1854:2074)(1678:1877:2080))
          (PORT IN6 (1233:1400:1570)(1262:1420:1579))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x97y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1659:1852:2049)(1745:1934:2126))
          (PORT IN4 (14074:15650:17263)(14630:16077:17567))
          (PORT IN5 (1789:1994:2206)(1853:2053:2257))
          (PORT IN6 (832:938:1045)(823:917:1012))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x102y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (407:469:533)(384:435:487))
          (PORT IN4 (1852:2056:2265)(1916:2116:2322))
          (PORT IN6 (567:647:728)(574:653:732))
          (PORT IN7 (1348:1510:1674)(1413:1566:1720))
          (PORT IN8 (745:856:969)(756:862:969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1760:1935:2113)(1828:1981:2138))
          (PORT SR (4428:4855:5291)(4738:5163:5593))
          (PORT CINY2 (3226:3226:3249)(3356:3379:3409))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x101y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1924:2111:2300)(2024:2196:2371))
          (PORT IN7 (1253:1400:1550)(1254:1393:1537))
          (PORT IN8 (772:872:974)(779:868:960))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x100y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1640:1804:1970)(1734:1885:2041))
          (PORT IN5 (995:1122:1251)(1017:1139:1266))
          (PORT IN6 (1629:1861:2099)(1649:1862:2079))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x96y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1723:1877:2035)(1816:1958:2103))
          (PORT IN4 (8565:9415:10279)(8916:9696:10502))
          (PORT IN7 (1574:1782:1993)(1636:1834:2038))
          (PORT IN8 (1379:1548:1723)(1434:1589:1749))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x100y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1534:1699:1866)(1609:1758:1910))
          (PORT IN4 (21166:23389:25671)(22089:24122:26215))
          (PORT IN5 (388:444:502)(357:401:447))
          (PORT IN6 (862:977:1094)(853:951:1053))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x143y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1849:2101:2355)(1878:2105:2338))
          (PORT IN3 (2106:2372:2641)(2110:2338:2571))
          (PORT IN4 (2148:2403:2666)(2216:2465:2717))
          (PORT IN5 (2487:2769:3057)(2607:2884:3170))
          (PORT IN6 (2727:3081:3440)(2760:3053:3356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a118_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3936:4354:4781)(4146:4533:4928))
          (PORT SR (2922:3184:3452)(3073:3311:3556))
          (PORT CINY2 (9866:9866:9930)(10430:10494:10597))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x138y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1982:2237:2497)(2085:2325:2570))
          (PORT IN3 (1534:1741:1951)(1619:1815:2017))
          (PORT IN4 (539:624:710)(510:577:646))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x132y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1604:1783:1963)(1697:1874:2055))
          (PORT IN7 (2071:2306:2548)(2152:2380:2615))
          (PORT IN8 (1492:1684:1881)(1538:1717:1901))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1516:1710:1907)(1606:1793:1983))
          (PORT IN4 (17355:19241:21172)(18096:19839:21633))
          (PORT IN5 (4847:5403:5969)(5066:5584:6112))
          (PORT IN6 (1672:1838:2009)(1693:1841:1996))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x130y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3316:3707:4109)(3437:3798:4171))
          (PORT IN4 (12469:13854:15265)(12883:14148:15445))
          (PORT IN5 (2427:2745:3070)(2495:2789:3090))
          (PORT IN6 (4897:5442:6005)(5091:5579:6082))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x130y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1121:1271:1422)(1165:1310:1457))
          (PORT IN3 (1106:1267:1432)(1138:1282:1430))
          (PORT IN4 (790:887:985)(805:893:983))
          (PORT IN5 (1129:1253:1379)(1140:1253:1369))
          (PORT IN6 (1187:1356:1528)(1206:1367:1534))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a124_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1934:2130:2334)(2009:2186:2366))
          (PORT SR (2493:2737:2987)(2649:2880:3117))
          (PORT CINY2 (8410:8410:8461)(8948:8999:9089))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x132y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1496:1668:1846)(1586:1753:1922))
          (PORT IN7 (567:655:744)(557:634:713))
          (PORT IN8 (1495:1691:1890)(1535:1709:1886))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x134y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4624:5178:5747)(4803:5327:5867))
          (PORT IN5 (1406:1594:1787)(1498:1677:1859))
          (PORT IN6 (1657:1824:1997)(1670:1811:1954))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x125y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1660:1830:2002)(1725:1881:2042))
          (PORT IN4 (9131:10146:11185)(9518:10462:11435))
          (PORT IN5 (411:469:529)(396:446:497))
          (PORT IN6 (553:641:730)(550:624:700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x130y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1542:1706:1872)(1627:1781:1937))
          (PORT IN4 (11775:13002:14256)(12267:13404:14570))
          (PORT IN5 (1643:1831:2021)(1723:1910:2099))
          (PORT IN6 (409:468:527)(392:441:492))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x127y95
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2144:2367:2596)(2218:2427:2640))
          (PORT IN3 (1604:1812:2026)(1671:1869:2069))
          (PORT IN4 (1258:1431:1609)(1280:1447:1615))
          (PORT IN7 (1950:2204:2465)(2034:2277:2524))
          (PORT IN8 (1797:2006:2217)(1819:2012:2209))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a130_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3529:3898:4277)(3677:4032:4395))
          (PORT SR (4542:5035:5531)(4753:5207:5672))
          (PORT CINY2 (8010:8010:8058)(8531:8579:8665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x133y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1815:2041:2271)(1913:2134:2360))
          (PORT IN3 (1119:1292:1467)(1139:1287:1439))
          (PORT IN4 (1414:1601:1793)(1435:1610:1790))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x130y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1367:1510:1655)(1436:1564:1695))
          (PORT IN7 (1478:1651:1827)(1508:1666:1829))
          (PORT IN8 (1410:1569:1733)(1470:1622:1781))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3651:4053:4462)(3818:4191:4571))
          (PORT IN4 (9301:10319:11361)(9672:10601:11555))
          (PORT IN7 (388:447:507)(382:435:490))
          (PORT IN8 (1386:1547:1713)(1402:1549:1701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1382:1529:1676)(1445:1576:1708))
          (PORT IN4 (6633:7342:8064)(6826:7476:8139))
          (PORT IN7 (1305:1464:1627)(1351:1504:1659))
          (PORT IN8 (2056:2348:2646)(2073:2336:2607))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x138y94
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1706:1957:2211)(1773:2008:2248))
          (PORT IN2 (701:813:929)(732:839:949))
          (PORT IN3 (1838:2092:2351)(1858:2091:2330))
          (PORT IN6 (752:854:958)(788:888:990))
          (PORT IN8 (1500:1701:1905)(1531:1721:1914))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a136_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5257:5826:6410)(5511:6035:6573))
          (PORT SR (2721:2999:3282)(2879:3119:3365))
          (PORT CINY2 (9178:9178:9237)(9710:9769:9865))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x142y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1759:1950:2143)(1820:1994:2171))
          (PORT IN7 (1781:1975:2174)(1818:1995:2176))
          (PORT IN8 (1215:1356:1499)(1270:1401:1533))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x136y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2379:2674:2976)(2509:2805:3108))
          (PORT IN5 (2118:2411:2709)(2191:2467:2747))
          (PORT IN6 (1876:2102:2333)(1965:2185:2411))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x136y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1973:2178:2388)(2039:2221:2409))
          (PORT IN4 (3256:3556:3860)(3363:3643:3932))
          (PORT IN7 (905:1010:1117)(899:995:1092))
          (PORT IN8 (1868:2106:2347)(1908:2129:2355))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x133y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1685:1896:2110)(1771:1979:2190))
          (PORT IN4 (3274:3629:3992)(3455:3801:4153))
          (PORT IN5 (1394:1603:1814)(1401:1595:1790))
          (PORT IN6 (4004:4456:4918)(4235:4652:5079))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x130y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1480:1650:1823)(1519:1678:1840))
          (PORT IN2 (1461:1629:1801)(1510:1673:1839))
          (PORT IN4 (1025:1174:1328)(1034:1169:1306))
          (PORT IN6 (738:844:952)(741:835:931))
          (PORT IN7 (1739:1975:2216)(1780:1999:2225))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a142_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1746:1917:2094)(1823:1978:2137))
          (PORT SR (2817:3076:3339)(2949:3192:3440))
          (PORT CINY2 (8090:8090:8141)(8573:8624:8709))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x125y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a143_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5176:5829:6494)(5324:5892:6474))
          (PORT IN3 (1353:1543:1735)(1383:1560:1742))
          (PORT IN4 (1526:1724:1926)(1587:1769:1955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x130y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1874:2109:2347)(1982:2211:2447))
          (PORT IN5 (2535:2832:3138)(2573:2846:3124))
          (PORT IN6 (1334:1488:1644)(1381:1530:1682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x120y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (746:852:959)(749:837:927))
          (PORT IN4 (23391:25937:28545)(24377:26701:29095))
          (PORT IN5 (945:1072:1201)(964:1086:1209))
          (PORT IN6 (2169:2470:2777)(2263:2537:2818))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x130y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1833:2042:2256)(1889:2088:2292))
          (PORT IN4 (7770:8620:9486)(7974:8744:9533))
          (PORT IN7 (1483:1675:1870)(1513:1696:1882))
          (PORT IN8 (1118:1282:1450)(1159:1308:1460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x128y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2547:2878:3212)(2663:2982:3310))
          (PORT IN2 (1720:1956:2197)(1798:2015:2238))
          (PORT IN3 (2173:2416:2663)(2224:2441:2667))
          (PORT IN6 (1498:1682:1870)(1547:1725:1909))
          (PORT IN7 (1846:2047:2254)(1924:2114:2308))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a148_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4895:5410:5937)(5083:5574:6077))
          (PORT SR (3274:3620:3972)(3462:3792:4130))
          (PORT CINY2 (7610:7610:7659)(8045:8094:8173))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x123y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1210:1370:1533)(1224:1369:1518))
          (PORT IN7 (1693:1869:2052)(1730:1898:2071))
          (PORT IN8 (748:862:977)(752:855:958))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (555:641:728)(544:616:689))
          (PORT IN5 (1577:1776:1978)(1641:1825:2014))
          (PORT IN6 (1554:1758:1966)(1618:1817:2020))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x112y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1414:1581:1751)(1502:1661:1824))
          (PORT IN4 (21576:23958:26393)(22493:24680:26933))
          (PORT IN5 (2181:2450:2723)(2271:2525:2785))
          (PORT IN6 (1176:1332:1491)(1165:1301:1442))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x120y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (697:768:839)(709:771:834))
          (PORT IN4 (15325:16975:18665)(15892:17407:18967))
          (PORT IN5 (2133:2400:2669)(2220:2480:2749))
          (PORT IN6 (2881:3209:3544)(3013:3303:3601))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x110y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1420:1598:1780)(1408:1564:1724))
          (PORT IN2 (1058:1201:1346)(1032:1142:1258))
          (PORT IN3 (1281:1452:1629)(1269:1412:1561))
          (PORT IN6 (1198:1365:1534)(1206:1356:1510))
          (PORT IN8 (1032:1173:1317)(1011:1124:1239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a154_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1477:1635:1796)(1528:1668:1811))
          (PORT SR (3285:3553:3828)(3425:3657:3895))
          (PORT CINY2 (4122:4122:4153)(4268:4299:4337))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x118y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1942:2154:2371)(2063:2275:2492))
          (PORT IN3 (885:990:1097)(903:998:1094))
          (PORT IN4 (1235:1371:1508)(1284:1415:1548))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x106y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1704:1898:2097)(1787:1965:2148))
          (PORT IN7 (719:818:917)(733:828:926))
          (PORT IN8 (688:789:892)(712:808:907))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x106y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1366:1511:1657)(1431:1562:1695))
          (PORT IN4 (19593:21788:24032)(20405:22432:24518))
          (PORT IN5 (1147:1279:1414)(1161:1282:1404))
          (PORT IN6 (744:855:970)(740:838:938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x103y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1614:1781:1952)(1708:1869:2033))
          (PORT IN4 (14645:16208:17809)(15189:16614:18083))
          (PORT IN5 (531:616:702)(510:576:644))
          (PORT IN6 (1534:1740:1950)(1529:1711:1897))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x131y67
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (607:696:788)(583:654:727))
          (PORT IN3 (1666:1839:2018)(1724:1892:2063))
          (PORT IN4 (1734:1944:2159)(1815:2023:2235))
          (PORT IN7 (1396:1569:1744)(1415:1571:1733))
          (PORT IN8 (1010:1168:1328)(1017:1157:1301))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a160_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1764:1931:2103)(1872:2030:2193))
          (PORT SR (6031:6638:7256)(6331:6898:7474))
          (PORT CINY2 (6666:6666:6718)(6887:6939:7001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x125y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1648:1839:2035)(1741:1924:2109))
          (PORT IN7 (537:616:697)(510:572:637))
          (PORT IN8 (364:417:472)(337:379:421))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x124y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1420:1561:1709)(1452:1585:1723))
          (PORT IN7 (2238:2508:2784)(2364:2625:2892))
          (PORT IN8 (2077:2381:2687)(2161:2454:2751))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x116y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1902:2152:2411)(2008:2246:2489))
          (PORT IN4 (19289:21400:23560)(20134:22074:24069))
          (PORT IN5 (750:847:947)(759:856:955))
          (PORT IN6 (1229:1392:1559)(1233:1378:1527))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x126y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1379:1534:1691)(1409:1545:1686))
          (PORT IN4 (15491:17128:18806)(16090:17600:19146))
          (PORT IN5 (563:643:724)(561:633:708))
          (PORT IN6 (708:812:919)(731:831:933))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x116y92
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1193:1352:1515)(1186:1324:1465))
          (PORT IN2 (1478:1642:1810)(1530:1685:1846))
          (PORT IN4 (1268:1417:1571)(1317:1467:1621))
          (PORT IN5 (1773:1990:2211)(1871:2086:2307))
          (PORT IN7 (1743:1956:2174)(1806:2012:2224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a166_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1279:1404:1533)(1333:1455:1580))
          (PORT SR (2287:2520:2757)(2391:2596:2807))
          (PORT CINY2 (6586:6586:6623)(7052:7089:7161))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x115y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a167_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2052:2273:2499)(2153:2373:2597))
          (PORT IN3 (1572:1765:1962)(1641:1818:1999))
          (PORT IN4 (1178:1337:1500)(1212:1360:1509))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x118y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1436:1608:1782)(1512:1679:1851))
          (PORT IN7 (2310:2573:2842)(2384:2630:2882))
          (PORT IN8 (2676:2972:3271)(2783:3055:3330))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x104y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1368:1505:1643)(1443:1571:1701))
          (PORT IN4 (17609:19584:21601)(18329:20138:21996))
          (PORT IN5 (1820:2009:2202)(1854:2032:2214))
          (PORT IN6 (395:448:502)(367:411:455))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2136:2353:2575)(2240:2445:2657))
          (PORT IN4 (18090:20037:22028)(18818:20635:22496))
          (PORT IN7 (2364:2664:2971)(2423:2702:2987))
          (PORT IN8 (1100:1224:1351)(1127:1243:1363))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x120y94
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1579:1749:1923)(1631:1794:1961))
          (PORT IN4 (1238:1398:1562)(1287:1429:1574))
          (PORT IN5 (1129:1269:1412)(1163:1301:1442))
          (PORT IN7 (1410:1605:1806)(1413:1583:1759))
          (PORT IN8 (1588:1787:1993)(1657:1849:2045))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a172_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2094:2331:2576)(2165:2387:2614))
          (PORT SR (6289:6919:7564)(6547:7145:7760))
          (PORT CINY2 (7162:7162:7203)(7658:7699:7777))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x115y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1861:2058:2259)(1941:2133:2329))
          (PORT IN7 (1041:1185:1333)(1062:1202:1344))
          (PORT IN8 (1012:1143:1276)(1010:1123:1237))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x118y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1337:1508:1682)(1403:1563:1726))
          (PORT IN5 (2079:2325:2574)(2188:2414:2644))
          (PORT IN6 (2968:3279:3599)(3152:3454:3761))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x112y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (5212:5806:6414)(5472:6033:6606))
          (PORT IN4 (20365:22612:24908)(21201:23268:25393))
          (PORT IN5 (1436:1593:1751)(1437:1578:1721))
          (PORT IN6 (591:669:747)(594:661:730))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x115y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1469:1639:1810)(1555:1718:1883))
          (PORT IN4 (3120:3454:3796)(3206:3514:3832))
          (PORT IN5 (917:1037:1159)(907:1014:1124))
          (PORT IN6 (1382:1573:1768)(1425:1600:1781))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x131y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2317:2594:2879)(2475:2735:3003))
          (PORT IN2 (1366:1531:1701)(1391:1542:1697))
          (PORT IN3 (2103:2341:2585)(2209:2435:2668))
          (PORT IN5 (2097:2333:2574)(2141:2360:2584))
          (PORT IN7 (1293:1432:1574)(1366:1496:1630))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a178_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1696:1843:1994)(1774:1910:2048))
          (PORT SR (2831:3132:3437)(2985:3253:3527))
          (PORT CINY2 (8522:8522:8574)(9062:9114:9205))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x125y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1392:1565:1741)(1442:1603:1768))
          (PORT IN3 (2279:2548:2820)(2340:2587:2840))
          (PORT IN4 (1400:1563:1731)(1401:1547:1695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x122y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1086:1207:1330)(1135:1247:1362))
          (PORT IN5 (973:1093:1215)(1013:1131:1253))
          (PORT IN6 (2088:2370:2657)(2123:2382:2644))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x116y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1468:1637:1810)(1551:1714:1878))
          (PORT IN4 (22420:24899:27434)(23367:25658:28013))
          (PORT IN5 (1880:2126:2378)(1943:2180:2424))
          (PORT IN6 (707:819:934)(715:815:917))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x128y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (5509:6154:6817)(5739:6351:6981))
          (PORT IN4 (12273:13593:14941)(12788:13997:15234))
          (PORT IN7 (1484:1676:1872)(1498:1668:1841))
          (PORT IN8 (2070:2334:2603)(2087:2332:2581))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x114y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (722:824:926)(746:843:942))
          (PORT IN4 (379:439:500)(374:426:478))
          (PORT IN6 (1343:1517:1694)(1406:1567:1731))
          (PORT IN7 (1236:1409:1586)(1302:1467:1635))
          (PORT IN8 (372:435:499)(364:418:473))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a184_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (900:1019:1142)(889:990:1095))
          (PORT SR (2628:2878:3133)(2772:2990:3214))
          (PORT CINY2 (5786:5786:5821)(6149:6184:6245))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x111y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (946:1044:1143)(983:1073:1164))
          (PORT IN7 (1436:1615:1800)(1487:1660:1838))
          (PORT IN8 (1896:2161:2429)(1971:2229:2490))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x108y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1420:1587:1758)(1491:1653:1817))
          (PORT IN5 (2039:2262:2490)(2117:2323:2531))
          (PORT IN6 (1079:1215:1354)(1120:1244:1370))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1506:1670:1836)(1591:1747:1906))
          (PORT IN4 (22645:25070:27556)(23598:25818:28106))
          (PORT IN5 (1735:1956:2182)(1790:2004:2222))
          (PORT IN6 (2043:2271:2506)(2105:2320:2538))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x105y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1696:1883:2072)(1798:1976:2157))
          (PORT IN4 (18585:20719:22899)(19211:21152:23137))
          (PORT IN5 (565:657:750)(545:621:698))
          (PORT IN6 (703:800:899)(715:804:895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x109y88
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1055:1211:1369)(1070:1212:1356))
          (PORT IN2 (865:964:1064)(885:976:1068))
          (PORT IN4 (1083:1240:1399)(1118:1264:1413))
          (PORT IN5 (1057:1218:1382)(1072:1213:1357))
          (PORT IN7 (1672:1872:2076)(1739:1933:2133))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a190_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1457:1604:1754)(1509:1644:1782))
          (PORT SR (1925:2103:2284)(2010:2167:2328))
          (PORT CINY2 (5546:5546:5576)(5954:5984:6045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x109y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a191_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1756:1945:2140)(1798:1974:2158))
          (PORT IN3 (408:468:529)(394:445:497))
          (PORT IN4 (2295:2579:2869)(2448:2731:3023))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x112y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4954:5560:6181)(5161:5728:6309))
          (PORT IN5 (2009:2250:2496)(2050:2269:2493))
          (PORT IN6 (2810:3138:3476)(2918:3230:3551))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x104y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1252:1388:1526)(1320:1449:1580))
          (PORT IN4 (20954:23239:25579)(21830:23910:26053))
          (PORT IN7 (626:710:795)(622:700:779))
          (PORT IN8 (1743:1962:2186)(1766:1964:2166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x102y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1743:1931:2122)(1843:2017:2198))
          (PORT IN4 (18277:20393:22556)(18903:20824:22789))
          (PORT IN5 (1673:1907:2145)(1737:1945:2158))
          (PORT IN6 (1679:1861:2046)(1717:1881:2049))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x102y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (547:626:707)(533:598:665))
          (PORT IN4 (775:870:969)(800:889:979))
          (PORT IN5 (569:644:720)(555:619:684))
          (PORT IN6 (1763:1952:2146)(1833:2014:2198))
          (PORT IN7 (1294:1477:1664)(1344:1509:1678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a196_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1746:1956:2171)(1787:1980:2178))
          (PORT SR (2046:2213:2383)(2129:2277:2433))
          (PORT CINY2 (4442:4442:4465)(4781:4804:4853))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x104y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1433:1577:1724)(1503:1640:1780))
          (PORT IN7 (1576:1778:1984)(1583:1764:1949))
          (PORT IN8 (1454:1616:1783)(1460:1610:1767))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x98y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1764:1989:2218)(1845:2055:2269))
          (PORT IN5 (1397:1538:1683)(1443:1577:1716))
          (PORT IN6 (2501:2814:3135)(2501:2780:3065))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1377:1518:1661)(1448:1574:1703))
          (PORT IN4 (12307:13707:15139)(12806:14099:15431))
          (PORT IN5 (1683:1923:2169)(1773:2005:2242))
          (PORT IN6 (983:1130:1279)(992:1125:1261))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x97y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1617:1788:1962)(1689:1840:1995))
          (PORT IN4 (17120:19034:20992)(17698:19422:21187))
          (PORT IN5 (1495:1673:1854)(1562:1737:1915))
          (PORT IN6 (1585:1769:1959)(1610:1795:1984))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x103y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1333:1500:1673)(1309:1447:1590))
          (PORT IN2 (1197:1355:1516)(1197:1338:1482))
          (PORT IN4 (1435:1617:1806)(1512:1691:1872))
          (PORT IN5 (1147:1282:1420)(1180:1315:1454))
          (PORT IN7 (1110:1267:1427)(1153:1295:1438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a202_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1837:2022:2214)(1880:2056:2237))
          (PORT SR (2353:2546:2746)(2458:2640:2827))
          (PORT CINY2 (3786:3786:3810)(3995:4019:4057))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x111y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1628:1789:1953)(1715:1868:2024))
          (PORT IN3 (729:841:955)(709:803:897))
          (PORT IN4 (1795:1987:2186)(1880:2070:2265))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x104y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1380:1517:1656)(1461:1589:1720))
          (PORT IN5 (1089:1242:1398)(1146:1291:1438))
          (PORT IN6 (907:1031:1159)(939:1060:1183))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1485:1653:1825)(1561:1724:1888))
          (PORT IN4 (18963:21073:23228)(19779:21722:23720))
          (PORT IN5 (570:655:741)(571:651:734))
          (PORT IN6 (1848:2074:2303)(1947:2155:2367))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1662:1853:2046)(1760:1949:2141))
          (PORT IN4 (19760:21864:24018)(20489:22431:24434))
          (PORT IN5 (1849:2064:2282)(1935:2147:2363))
          (PORT IN6 (1502:1678:1861)(1541:1715:1891))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x105y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (723:839:956)(718:820:923))
          (PORT IN3 (762:855:949)(756:831:909))
          (PORT IN4 (1258:1412:1571)(1269:1400:1537))
          (PORT IN5 (731:835:941)(729:822:918))
          (PORT IN6 (1503:1686:1872)(1604:1781:1961))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a208_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1566:1723:1884)(1629:1771:1918))
          (PORT SR (5023:5516:6021)(5408:5911:6424))
          (PORT CINY2 (3818:3818:3844)(3998:4024:4061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x112y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1623:1794:1966)(1693:1843:1996))
          (PORT IN7 (884:984:1087)(920:1012:1106))
          (PORT IN8 (876:1009:1145)(878:1003:1129))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1833:2046:2261)(1937:2139:2345))
          (PORT IN5 (566:657:748)(543:618:696))
          (PORT IN6 (388:446:504)(367:413:460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x99y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1498:1657:1821)(1523:1658:1796))
          (PORT IN4 (17793:19682:21615)(18514:20261:22064))
          (PORT IN5 (1378:1570:1766)(1460:1637:1817))
          (PORT IN6 (816:904:993)(822:893:967))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1687:1878:2074)(1737:1902:2072))
          (PORT IN4 (15083:16702:18359)(15822:17321:18856))
          (PORT IN7 (1269:1441:1617)(1279:1427:1581))
          (PORT IN8 (1128:1258:1390)(1138:1259:1384))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////D    Pos: x102y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1632:1794:1960)(1732:1885:2043))
          (PORT IN3 (1592:1806:2025)(1649:1856:2066))
          (PORT IN5 (1683:1860:2042)(1735:1902:2074))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a214_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2197:2401:2610)(2242:2416:2593))
          (PORT SR (3057:3366:3684)(3216:3517:3821))
          (PORT CINY2 (4058:4058:4081)(4331:4354:4397))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR///XOR/    Pos: x87y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1434:1610:1788)(1468:1623:1782))
          (PORT IN7 (943:1084:1227)(966:1100:1235))
          (PORT IN8 (540:622:705)(515:581:649))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2186:2424:2666)(2253:2474:2700))
          (PORT IN2 (1080:1201:1326)(1099:1196:1296))
          (PORT IN3 (1451:1616:1784)(1525:1681:1840))
          (PORT IN4 (1672:1840:2009)(1730:1883:2039))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x82y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (947:1072:1200)(976:1096:1218))
          (PORT IN8 (539:615:693)(533:604:676))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x80y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1273:1411:1551)(1332:1459:1589))
          (PORT IN4 (1263:1400:1540)(1318:1446:1576))
          (PORT IN5 (580:661:745)(563:635:709))
          (PORT IN6 (592:667:745)(599:666:735))
          (PORT IN7 (619:693:770)(625:691:758))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x80y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1594:1770:1950)(1645:1818:1992))
          (PORT IN4 (755:870:987)(779:883:989))
          (PORT IN5 (437:496:556)(416:467:520))
          (PORT IN6 (2041:2249:2462)(2149:2356:2566))
          (PORT IN7 (1332:1454:1580)(1352:1462:1575))
          (PORT IN8 (582:662:742)(582:653:725))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x82y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (930:1053:1178)(970:1092:1215))
          (PORT IN3 (1240:1407:1578)(1240:1389:1542))
          (PORT IN6 (743:828:915)(747:830:914))
          (PORT IN7 (1598:1797:2000)(1608:1795:1986))
          (PORT IN8 (1406:1587:1772)(1428:1598:1771))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x81y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1383:1575:1773)(1384:1554:1726))
          (PORT IN2 (1686:1901:2123)(1734:1934:2140))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR///XOR/    Pos: x86y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (908:1044:1185)(919:1047:1176))
          (PORT IN8 (734:834:934)(738:825:916))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a225_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1095:1255:1421)(1126:1282:1440))
          (PORT IN2 (898:1035:1175)(901:1021:1145))
          (PORT IN3 (576:659:743)(576:651:728))
          (PORT IN4 (900:1038:1180)(911:1033:1159))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x85y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1060:1189:1321)(1057:1165:1276))
          (PORT IN6 (1228:1373:1520)(1286:1431:1580))
          (PORT IN7 (784:889:995)(790:882:976))
          (PORT IN8 (542:623:705)(514:579:646))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x80y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a228_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1280:1419:1560)(1336:1466:1597))
          (PORT IN2 (1642:1834:2027)(1752:1939:2131))
          (PORT IN3 (1440:1596:1757)(1489:1639:1791))
          (PORT IN5 (1712:1925:2146)(1779:1982:2191))
          (PORT IN8 (1619:1781:1948)(1651:1800:1952))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x87y97
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (774:886:1001)(785:889:994))
          (PORT IN2 (591:673:755)(611:691:772))
          (PORT IN5 (941:1043:1149)(942:1037:1135))
          (PORT IN7 (874:994:1116)(875:989:1105))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x88y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2065:2270:2481)(2122:2326:2535))
          (PORT IN3 (756:853:951)(768:856:947))
          (PORT IN5 (923:1053:1185)(917:1032:1148))
          (PORT IN8 (1001:1123:1248)(1046:1169:1295))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x94y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1403:1564:1728)(1461:1603:1746))
          (PORT IN3 (1584:1767:1952)(1653:1827:2005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_ANDXOR////    Pos: x81y95
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (697:801:908)(691:781:873))
          (PORT IN2 (1424:1587:1755)(1446:1601:1759))
          (PORT IN3 (2404:2704:3011)(2500:2782:3068))
          (PORT IN5 (817:912:1009)(818:899:983))
          (PORT IN7 (569:653:738)(546:621:697))
          (PORT IN8 (956:1085:1217)(1004:1125:1250))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x84y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (943:1059:1178)(973:1079:1186))
          (PORT IN5 (1653:1869:2090)(1726:1932:2144))
          (PORT IN6 (558:651:745)(544:622:702))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x89y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1021:1156:1293)(1032:1153:1277))
          (PORT IN7 (745:854:965)(746:843:941))
          (PORT IN8 (549:625:704)(543:614:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x79y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1511:1664:1818)(1549:1688:1832))
          (PORT IN4 (591:663:736)(605:667:731))
          (PORT IN5 (1132:1255:1381)(1166:1284:1404))
          (PORT IN6 (1615:1811:2011)(1709:1897:2090))
          (PORT IN7 (747:855:964)(752:848:947))
          (PORT IN8 (1481:1657:1836)(1547:1719:1896))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x80y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a240_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2016:2223:2433)(2162:2365:2570))
          (PORT IN4 (1978:2191:2409)(2112:2324:2542))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x79y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1978:2218:2462)(2040:2264:2492))
          (PORT IN7 (1770:1986:2204)(1828:2028:2231))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x86y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (963:1065:1168)(985:1078:1173))
          (PORT IN4 (1196:1359:1524)(1200:1339:1483))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x80y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1791:1994:2197)(1837:2032:2234))
          (PORT IN4 (773:868:965)(810:899:991))
          (PORT IN5 (1727:1932:2141)(1819:2012:2207))
          (PORT IN6 (1999:2206:2417)(2061:2243:2429))
          (PORT IN8 (1065:1184:1306)(1104:1213:1324))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x81y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (563:648:735)(552:628:706))
          (PORT IN4 (1814:2028:2248)(1885:2093:2308))
          (PORT IN5 (594:682:771)(587:660:735))
          (PORT IN6 (1121:1247:1376)(1138:1256:1379))
          (PORT IN7 (954:1092:1233)(970:1094:1219))
          (PORT IN8 (1074:1235:1398)(1124:1275:1429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x80y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1069:1200:1333)(1096:1211:1329))
          (PORT IN3 (752:865:981)(752:855:959))
          (PORT IN5 (1127:1256:1388)(1147:1259:1375))
          (PORT IN6 (592:667:745)(599:666:735))
          (PORT IN7 (619:693:770)(625:691:758))
          (PORT IN8 (1132:1294:1460)(1175:1322:1474))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x81y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1570:1748:1929)(1659:1826:1999))
          (PORT IN8 (1262:1443:1628)(1330:1506:1685))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x80y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a248_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1743:1966:2192)(1792:1995:2200))
          (PORT IN4 (408:477:548)(386:444:503))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x82y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a249_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1568:1762:1959)(1638:1819:2005))
          (PORT IN2 (1417:1585:1757)(1492:1649:1809))
          (PORT IN3 (1552:1745:1944)(1605:1787:1973))
          (PORT IN4 (1104:1225:1348)(1142:1250:1361))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x82y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1438:1616:1798)(1488:1664:1841))
          (PORT IN4 (1243:1410:1581)(1283:1446:1614))
          (PORT IN5 (593:679:768)(592:674:756))
          (PORT IN7 (910:1043:1178)(944:1069:1195))
          (PORT IN8 (1168:1320:1476)(1218:1364:1512))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x83y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1588:1780:1973)(1610:1792:1976))
          (PORT IN4 (1403:1564:1726)(1484:1637:1791))
          (PORT IN5 (758:860:964)(785:884:985))
          (PORT IN6 (1539:1726:1919)(1557:1734:1915))
          (PORT IN7 (1446:1608:1776)(1466:1613:1766))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x83y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (796:908:1021)(793:888:983))
          (PORT IN4 (1595:1781:1970)(1688:1869:2054))
          (PORT IN5 (716:830:948)(709:811:915))
          (PORT IN6 (1429:1599:1773)(1470:1632:1797))
          (PORT IN8 (2562:2858:3163)(2693:2987:3289))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x86y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1459:1611:1769)(1466:1608:1754))
          (PORT IN8 (567:652:738)(584:666:749))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x86y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1556:1770:1989)(1627:1823:2023))
          (PORT IN4 (1529:1726:1928)(1540:1723:1911))
          (PORT IN6 (384:441:500)(357:399:443))
          (PORT IN7 (720:833:948)(705:793:884))
          (PORT IN8 (754:858:964)(775:872:971))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x85y86
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1448:1634)(1327:1492:1661))
          (PORT IN2 (1104:1227:1353)(1140:1261:1383))
          (PORT IN3 (1777:2003:2235)(1827:2041:2259))
          (PORT IN7 (929:1048:1170)(953:1062:1173))
          (PORT IN8 (1702:1926:2153)(1786:1998:2212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x82y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1490:1663:1837)(1566:1737:1911))
          (PORT IN4 (1418:1608:1800)(1475:1656:1841))
          (PORT IN5 (1759:2003:2253)(1841:2074:2311))
          (PORT IN6 (731:832:933)(745:835:927))
          (PORT IN8 (1487:1702:1922)(1565:1777:1995))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x83y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1185:1336:1489)(1218:1351:1487))
          (PORT IN4 (405:467:530)(372:420:470))
          (PORT IN5 (742:857:974)(742:846:953))
          (PORT IN6 (879:1007:1137)(900:1021:1143))
          (PORT IN8 (1276:1433:1594)(1320:1472:1630))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x84y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (847:962:1080)(851:959:1070))
          (PORT IN4 (1229:1373:1524)(1223:1350:1480))
          (PORT IN5 (714:797:881)(700:776:854))
          (PORT IN6 (381:435:489)(354:395:436))
          (PORT IN7 (1387:1560:1737)(1450:1610:1776))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x127y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a261_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1477:1656:1837)(1544:1718:1896))
          (PORT IN2 (1151:1306:1464)(1185:1326:1468))
          (PORT IN4 (12937:14326:15748)(13561:14850:16170))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x121y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (703:810:918)(723:818:917))
          (PORT IN7 (1062:1197:1334)(1073:1199:1327))
          (PORT IN8 (1327:1471:1621)(1348:1476:1610))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x121y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1501:1685:1873)(1538:1713:1889))
          (PORT IN6 (1221:1364:1512)(1287:1421:1559))
          (PORT IN7 (1797:2001:2208)(1838:2016:2197))
          (PORT IN8 (14784:16402:18053)(15420:16917:18454))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////D    Pos: x115y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1642:1837:2035)(1668:1842:2020))
          (PORT IN6 (2100:2351:2605)(2172:2392:2619))
          (PORT IN8 (3443:3795:4152)(3620:3941:4272))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a264_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1939:2183:2431)(1931:2123:2318))
          (PORT SR (2671:2924:3179)(2811:3041:3274))
          (PORT CINY2 (5514:5514:5550)(5813:5849:5905))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x84y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (775:887:1002)(786:890:997))
          (PORT IN2 (752:868:986)(766:867:971))
          (PORT IN3 (1414:1601:1794)(1435:1611:1791))
          (PORT IN4 (1225:1389:1556)(1230:1372:1518))
          (PORT IN6 (1151:1308:1466)(1166:1308:1452))
          (PORT IN7 (2223:2437:2655)(2325:2527:2730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x83y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1537:1717:1899)(1597:1773:1954))
          (PORT IN4 (775:883:994)(813:919:1027))
          (PORT IN5 (755:867:982)(765:869:976))
          (PORT IN6 (1160:1298:1440)(1214:1345:1481))
          (PORT IN7 (1663:1843:2027)(1700:1868:2040))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x81y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1086:1206:1327)(1063:1170:1278))
          (PORT IN4 (1264:1411:1562)(1254:1386:1521))
          (PORT IN5 (1253:1428:1609)(1270:1430:1592))
          (PORT IN7 (1273:1397:1525)(1292:1403:1518))
          (PORT IN8 (410:472:534)(379:430:481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x82y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1824:2031:2241)(1929:2121:2320))
          (PORT IN4 (1268:1424:1585)(1320:1477:1636))
          (PORT IN5 (1069:1208:1350)(1068:1193:1321))
          (PORT IN7 (726:837:950)(723:825:929))
          (PORT IN8 (525:600:677)(521:592:664))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x82y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (370:426:483)(349:393:438))
          (PORT IN4 (1438:1600:1768)(1437:1578:1725))
          (PORT IN5 (766:876:987)(782:881:981))
          (PORT IN6 (580:653:727)(573:633:695))
          (PORT IN8 (713:816:921)(732:829:930))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x83y84
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1102:1282:1464)(1121:1271:1425))
          (PORT IN2 (1293:1461:1631)(1369:1530:1694))
          (PORT IN3 (1599:1792:1988)(1697:1894:2095))
          (PORT IN5 (1447:1655:1867)(1518:1711:1908))
          (PORT IN8 (1371:1538:1707)(1381:1533:1689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x92y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (999:1127:1255)(1023:1143:1265))
          (PORT IN3 (1686:1904:2126)(1733:1939:2151))
          (PORT IN5 (1886:2132:2383)(1967:2208:2455))
          (PORT IN6 (1561:1755:1955)(1628:1819:2014))
          (PORT IN7 (1603:1780:1961)(1619:1776:1938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x137y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1294:1461:1630)(1306:1459:1614))
          (PORT IN6 (1335:1504:1677)(1371:1531:1694))
          (PORT IN8 (9721:10729:11762)(10156:11090:12056))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x129y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1612:1812:2018)(1670:1866:2067))
          (PORT IN5 (1876:2073:2276)(1921:2103:2289))
          (PORT IN6 (715:825:936)(683:768:856))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x123y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a276_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1597:1773:1951)(1656:1823:1995))
          (PORT IN2 (930:1049:1168)(967:1081:1198))
          (PORT IN3 (1878:2109:2346)(1924:2137:2355))
          (PORT IN4 (11903:13132:14386)(12390:13529:14701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////D    Pos: x118y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1998:2245:2496)(2042:2262:2488))
          (PORT IN4 (1487:1629:1775)(1556:1681:1810))
          (PORT IN5 (1973:2190:2411)(2053:2259:2471))
          (PORT IN7 (2984:3348:3720)(3144:3480:3825))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a277_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1868:2124:2384)(1855:2061:2268))
          (PORT SR (2667:2919:3174)(2801:3022:3249))
          (PORT CINY2 (5914:5914:5953)(6230:6269:6329))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x90y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1519:1714:1914)(1553:1727:1905))
          (PORT IN8 (1511:1713:1918)(1575:1755:1941))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x146y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1792:1972:2155)(1838:2009:2185))
          (PORT IN4 (2293:2581:2875)(2431:2703:2979))
          (PORT IN7 (1883:2102:2327)(1950:2154:2364))
          (PORT IN8 (4556:5021:5500)(4764:5198:5645))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a279_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2110:2304:2502)(2219:2385:2556))
          (PORT SR (3381:3633:3888)(3553:3777:4008))
          (PORT CINY2 (8218:8218:8285)(8447:8514:8589))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x140y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3700:4138:4583)(3832:4228:4634))
          (PORT IN4 (733:836:942)(743:830:919))
          (PORT IN6 (2094:2321:2550)(2162:2367:2578))
          (PORT IN8 (1799:2038:2283)(1889:2124:2364))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x133y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (6091:6762:7453)(6283:6903:7543))
          (PORT IN5 (2564:2839:3123)(2650:2915:3187))
          (PORT IN6 (1922:2182:2445)(2010:2263:2524))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x141y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1032:1164:1299)(1040:1164:1292))
          (PORT IN6 (1985:2221:2464)(2000:2206:2418))
          (PORT IN8 (785:879:975)(779:859:942))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (996:1126:1257)(1036:1153:1273))
          (PORT IN4 (1733:1946:2163)(1824:2022:2223))
          (PORT IN5 (1615:1805:1998)(1663:1838:2020))
          (PORT IN6 (564:648:733)(561:635:711))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x129y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1273:1429:1587)(1291:1432:1575))
          (PORT IN6 (1373:1522:1674)(1380:1509:1644))
          (PORT IN7 (2260:2479:2703)(2367:2569:2776))
          (PORT IN8 (7484:8225:8981)(7833:8522:9228))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////D    Pos: x116y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3475:3884:4303)(3604:3977:4359))
          (PORT IN3 (1946:2162:2380)(2076:2269:2469))
          (PORT IN5 (3992:4393:4803)(4174:4552:4941))
          (PORT IN7 (3231:3557:3891)(3400:3696:4001))
          (PORT IN8 (3286:3666:4052)(3382:3709:4045))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a287_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3310:3730:4160)(3288:3617:3950))
          (PORT SR (3022:3291:3563)(3168:3402:3641))
          (PORT CINY2 (4602:4602:4639)(4727:4764:4805))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x84y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1264:1433:1604)(1297:1456:1621))
          (PORT IN4 (1236:1374:1513)(1301:1427:1554))
          (PORT IN5 (903:1024:1146)(941:1053:1169))
          (PORT IN6 (564:654:746)(551:622:695))
          (PORT IN7 (1264:1401:1543)(1270:1390:1515))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x87y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1411:1557:1705)(1443:1571:1701))
          (PORT IN4 (1102:1244:1390)(1109:1232:1360))
          (PORT IN5 (919:1046:1176)(946:1069:1195))
          (PORT IN6 (1380:1562:1747)(1421:1587:1756))
          (PORT IN8 (579:659:741)(586:657:729))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x129y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a292_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1291:1435:1581)(1326:1461:1600))
          (PORT IN2 (2077:2289:2506)(2193:2392:2600))
          (PORT IN4 (6186:6800:7426)(6467:7030:7611))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x127y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (5772:6387:7014)(5983:6526:7085))
          (PORT IN7 (1462:1635:1809)(1530:1698:1867))
          (PORT IN8 (909:1028:1149)(912:1013:1115))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x124y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a294_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1534:1757:1985)(1585:1799:2018))
          (PORT IN2 (1604:1794:1986)(1654:1835:2021))
          (PORT IN3 (1454:1649:1848)(1479:1667:1858))
          (PORT IN4 (13359:14832:16340)(13916:15280:16676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////D    Pos: x100y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2125:2375:2632)(2275:2525:2781))
          (PORT IN3 (1412:1594:1780)(1498:1667:1841))
          (PORT IN4 (1957:2208:2465)(2059:2289:2525))
          (PORT IN6 (1792:1980:2170)(1849:2017:2188))
          (PORT IN7 (1766:1975:2189)(1862:2053:2248))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a295_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2532:2738:2951)(2604:2786:2972))
          (PORT SR (4196:4588:4987)(4485:4872:5266))
          (PORT CINY2 (3066:3066:3087)(3203:3224:3253))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x81y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1103:1263:1425)(1121:1264:1410))
          (PORT IN6 (1598:1773:1952)(1612:1765:1923))
          (PORT IN7 (1617:1811:2009)(1721:1908:2100))
          (PORT IN8 (376:430:485)(350:394:439))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x129y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1680:1870:2062)(1745:1925:2110))
          (PORT IN6 (573:660:749)(571:643:717))
          (PORT IN8 (5995:6586:7188)(6254:6789:7342))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x123y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1244:1363:1488)(1257:1364:1475))
          (PORT IN5 (1730:1924:2125)(1792:1989:2190))
          (PORT IN6 (918:1031:1145)(938:1038:1140))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x119y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a299_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1713:1940:2173)(1753:1962:2172))
          (PORT IN2 (403:457:511)(382:428:476))
          (PORT IN3 (552:630:708)(548:618:690))
          (PORT IN4 (13198:14623:16076)(13762:15081:16437))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////D    Pos: x121y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a300_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2184:2410:2639)(2254:2449:2649))
          (PORT IN7 (2240:2524:2811)(2331:2584:2841))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a300_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1931:2152:2376)(1984:2178:2375))
          (PORT SR (2891:3137:3390)(3044:3253:3466))
          (PORT CINY2 (5162:5162:5204)(5297:5339:5385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x90y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1442:1611:1785)(1528:1693:1861))
          (PORT IN2 (1721:1943:2170)(1807:2019:2235))
          (PORT IN3 (1671:1882:2101)(1726:1924:2125))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x81y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a303_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1212:1357:1505)(1246:1376:1511))
          (PORT IN4 (767:846:925)(786:853:921))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x134y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1512:1662:1814)(1542:1676:1812))
          (PORT IN2 (547:622:700)(541:603:666))
          (PORT IN4 (1207:1349:1494)(1240:1367:1496))
          (PORT IN5 (1962:2154:2352)(2006:2191:2381))
          (PORT IN6 (1467:1649:1832)(1533:1711:1891))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x126y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a306_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1620:1793:1971)(1658:1814:1974))
          (PORT IN4 (15704:17370:19076)(16314:17856:19436))
          (PORT IN5 (1504:1697:1892)(1535:1713:1897))
          (PORT IN6 (2345:2639:2939)(2432:2721:3016))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x127y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1764:1960:2160)(1822:2005:2194))
          (PORT IN5 (1105:1273:1442)(1121:1267:1417))
          (PORT IN6 (1526:1716:1909)(1513:1679:1852))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x112y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1841:2060:2283)(1909:2110:2315))
          (PORT IN6 (1885:2136:2390)(1990:2232:2478))
          (PORT IN7 (1738:1956:2176)(1798:2002:2211))
          (PORT IN8 (14500:16022:17580)(15055:16455:17898))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////D    Pos: x121y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2096:2354:2616)(2209:2453:2700))
          (PORT IN7 (1883:2121:2363)(1955:2168:2388))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a309_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1828:2016:2208)(1880:2047:2218))
          (PORT SR (2785:3001:3219)(2924:3111:3305))
          (PORT CINY2 (5098:5098:5140)(5222:5264:5309))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x90y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (771:870:970)(788:879:971))
          (PORT IN8 (1679:1870:2064)(1792:1976:2165))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1622:1782:1948)(1663:1807:1956))
          (PORT IN4 (10415:11545:12700)(10836:11880:12948))
          (PORT IN5 (1452:1644:1840)(1548:1742:1938))
          (PORT IN6 (1204:1363:1526)(1200:1337:1477))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x126y61
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (555:637:721)(553:623:696))
          (PORT IN6 (1026:1170:1316)(1026:1157:1291))
          (PORT IN8 (9829:10906:12005)(10196:11159:12150))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x123y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1440:1604:1771)(1533:1696:1862))
          (PORT IN7 (779:895:1012)(779:884:991))
          (PORT IN8 (922:1039:1159)(926:1035:1148))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x128y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (914:1015:1118)(924:1010:1097))
          (PORT IN2 (1229:1396:1568)(1279:1432:1586))
          (PORT IN3 (1898:2115:2335)(1938:2129:2324))
          (PORT IN4 (10956:12161:13393)(11426:12544:13689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////D    Pos: x111y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4771:5377:5997)(4993:5555:6133))
          (PORT IN4 (4929:5459:6001)(5165:5650:6146))
          (PORT IN5 (2926:3306:3695)(2981:3318:3664))
          (PORT IN6 (3588:3999:4415)(3788:4166:4552))
          (PORT IN7 (3930:4305:4686)(4161:4506:4856))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a315_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3499:3941:4394)(3492:3842:4199))
          (PORT SR (4658:5057:5465)(4835:5190:5554))
          (PORT CINY2 (4042:4042:4074)(4157:4189:4225))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x136y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1079:1208:1339)(1090:1201:1314))
          (PORT IN3 (1160:1327:1496)(1175:1321:1472))
          (PORT IN7 (1084:1236:1391)(1125:1260:1400))
          (PORT IN8 (8630:9527:10441)(8961:9763:10590))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a316_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2220:2411:2608)(2314:2489:2671))
          (PORT SR (3367:3651:3937)(3548:3796:4052))
          (PORT CINY2 (6714:6714:6771)(6857:6914:6973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x124y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1799:1990:2187)(1881:2061:2247))
          (PORT IN4 (1558:1761:1968)(1629:1828:2029))
          (PORT IN5 (1999:2211:2427)(2046:2237:2431))
          (PORT IN7 (950:1064:1182)(966:1077:1191))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x123y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1413:1588:1764)(1477:1639:1805))
          (PORT IN7 (567:653:740)(566:641:717))
          (PORT IN8 (1043:1178:1317)(1049:1170:1295))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x125y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1740:1966:2196)(1829:2057:2287))
          (PORT IN6 (601:671:744)(608:670:733))
          (PORT IN8 (1364:1530:1701)(1370:1529:1690))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (721:793:868)(739:803:869))
          (PORT IN4 (12518:13861:15229)(12895:14112:15357))
          (PORT IN5 (1800:2023:2252)(1874:2083:2298))
          (PORT IN6 (778:893:1010)(788:911:1035))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x122y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3050:3386:3730)(3110:3413:3720))
          (PORT IN6 (1175:1321:1471)(1222:1354:1489))
          (PORT IN7 (1230:1380:1533)(1302:1451:1604))
          (PORT IN8 (14731:16328:17960)(15305:16773:18277))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x137y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1381:1560:1742)(1446:1608:1774))
          (PORT IN5 (1462:1615:1772)(1505:1641:1781))
          (PORT IN7 (2974:3252:3535)(3166:3429:3697))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a324_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2369:2582:2801)(2494:2695:2903))
          (PORT SR (3130:3390:3657)(3305:3528:3756))
          (PORT CINY2 (7082:7082:7140)(7271:7329:7393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x133y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1016:1154:1296)(997:1107:1221))
          (PORT IN2 (1680:1901:2127)(1656:1840:2028))
          (PORT IN5 (1628:1820:2014)(1710:1899:2091))
          (PORT IN6 (1500:1666:1837)(1515:1660:1809))
          (PORT IN7 (1509:1718:1931)(1548:1737:1928))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x126y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (757:846:938)(777:861:948))
          (PORT IN4 (16605:18482:20398)(17168:18870:20613))
          (PORT IN5 (1302:1468:1636)(1370:1528:1690))
          (PORT IN6 (980:1121:1263)(985:1105:1228))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x127y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1157:1307:1457)(1215:1357:1501))
          (PORT IN3 (1948:2155:2365)(2024:2216:2412))
          (PORT IN7 (1145:1293:1445)(1178:1328:1482))
          (PORT IN8 (1104:1226:1350)(1122:1240:1363))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1112:1232:1356)(1123:1233:1345))
          (PORT IN4 (14897:16476:18096)(15588:17033:18517))
          (PORT IN7 (561:640:722)(552:623:694))
          (PORT IN8 (1578:1806:2040)(1651:1870:2096))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x116y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (900:1006:1114)(915:1010:1107))
          (PORT IN2 (1338:1526:1718)(1400:1563:1729))
          (PORT IN3 (1602:1757:1914)(1681:1818:1957))
          (PORT IN4 (18847:20844:22894)(19651:21470:23347))
          (PORT IN5 (917:1018:1120)(937:1032:1128))
          (PORT IN6 (1276:1425:1576)(1342:1480:1620))
          (PORT IN7 (1717:1963:2212)(1748:1957:2173))
          (PORT IN8 (15057:16710:18399)(15636:17163:18736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x148y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1227:1369:1515)(1296:1425:1556))
          (PORT IN5 (2038:2256:2476)(2137:2335:2538))
          (PORT IN7 (1805:1986:2172)(1872:2031:2194))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a333_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2286:2496:2712)(2415:2613:2818))
          (PORT SR (3570:3891:4214)(3754:4031:4314))
          (PORT CINY2 (8442:8442:8511)(8675:8744:8821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x130y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (931:1047:1163)(948:1050:1155))
          (PORT IN4 (991:1103:1218)(1012:1114:1219))
          (PORT IN6 (1377:1575:1777)(1412:1591:1774))
          (PORT IN7 (1542:1743:1945)(1584:1776:1973))
          (PORT IN8 (2800:3171:3551)(2947:3292:3643))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (725:834:944)(731:829:929))
          (PORT IN4 (17719:19715:21750)(18370:20185:22043))
          (PORT IN5 (1223:1389:1558)(1232:1385:1540))
          (PORT IN6 (1612:1803:1998)(1703:1884:2072))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x122y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (718:815:913)(759:857:957))
          (PORT IN3 (1441:1654:1869)(1484:1689:1899))
          (PORT IN7 (571:653:737)(578:656:735))
          (PORT IN8 (1390:1552:1718)(1431:1583:1740))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a338_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (900:1033:1167)(917:1042:1169))
          (PORT IN4 (17326:19201:21128)(18092:19806:21571))
          (PORT IN7 (1241:1406:1575)(1271:1434:1603))
          (PORT IN8 (1549:1728:1912)(1614:1776:1944))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x127y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1103:1218:1337)(1128:1237:1351))
          (PORT IN2 (1580:1773:1970)(1667:1847:2032))
          (PORT IN3 (767:879:992)(766:864:965))
          (PORT IN4 (10369:11513:12685)(10874:11944:13037))
          (PORT IN5 (715:826:937)(708:799:893))
          (PORT IN6 (1705:1927:2153)(1752:1958:2170))
          (PORT IN7 (2042:2288:2542)(2087:2317:2553))
          (PORT IN8 (8155:8943:9744)(8515:9250:10004))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x147y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1361:1541:1725)(1434:1604:1776))
          (PORT IN5 (1761:1966:2177)(1802:1984:2170))
          (PORT IN7 (2608:2914:3227)(2653:2918:3187))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a342_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2336:2548:2766)(2458:2652:2851))
          (PORT SR (3601:3920:4242)(3793:4079:4373))
          (PORT CINY2 (8330:8330:8398)(8561:8629:8705))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x141y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1215:1341:1471)(1225:1333:1444))
          (PORT IN2 (858:967:1080)(850:947:1045))
          (PORT IN3 (1088:1224:1362)(1093:1211:1331))
          (PORT IN5 (2241:2534:2830)(2309:2590:2875))
          (PORT IN7 (1079:1219:1362)(1080:1199:1321))
          (PORT IN8 (2064:2313:2569)(2142:2364:2591))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1735:1979:2227)(1820:2059:2301))
          (PORT IN4 (6503:7220:7951)(6763:7429:8113))
          (PORT IN5 (1990:2273:2562)(2120:2398:2681))
          (PORT IN6 (1396:1563:1734)(1435:1593:1755))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x135y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1619:1811:2008)(1669:1866:2066))
          (PORT IN3 (781:888:998)(784:886:989))
          (PORT IN7 (1712:1925:2142)(1734:1921:2112))
          (PORT IN8 (1584:1781:1983)(1565:1731:1903))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x144y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1401:1559:1720)(1467:1626:1789))
          (PORT IN8 (8651:9558:10488)(9029:9874:10746))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1212:1346:1482)(1253:1384:1518))
          (PORT IN4 (8838:9769:10723)(9234:10106:11006))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x132y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1478:1642:1809)(1552:1706:1865))
          (PORT IN2 (1697:1908:2126)(1757:1953:2151))
          (PORT IN3 (1602:1797:1995)(1671:1843:2015))
          (PORT IN4 (14863:16479:18131)(15522:17009:18538))
          (PORT IN5 (3061:3417:3781)(3197:3529:3869))
          (PORT IN6 (2012:2260:2511)(2130:2367:2607))
          (PORT IN7 (2586:2884:3191)(2644:2904:3173))
          (PORT IN8 (9824:10889:11977)(10088:11051:12042))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x142y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1063:1180:1301)(1116:1231:1348))
          (PORT IN5 (1810:2023:2239)(1909:2100:2297))
          (PORT IN7 (1798:1993:2191)(1872:2055:2244))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a353_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1944:2105:2271)(2041:2186:2336))
          (PORT SR (3948:4271:4598)(4156:4455:4762))
          (PORT CINY2 (7386:7386:7449)(7541:7604:7669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x142y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1186:1332:1483)(1205:1336:1471))
          (PORT IN2 (697:802:909)(683:777:873))
          (PORT IN4 (1227:1380:1535)(1241:1376:1515))
          (PORT IN6 (1329:1496:1667)(1333:1487:1646))
          (PORT IN7 (1961:2201:2448)(2015:2233:2455))
          (PORT IN8 (1409:1559:1712)(1405:1539:1677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1048:1188:1330)(1062:1186:1313))
          (PORT IN4 (13309:14751:16222)(13839:15170:16537))
          (PORT IN5 (1737:1937:2142)(1848:2053:2259))
          (PORT IN6 (1630:1845:2066)(1634:1826:2024))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x139y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1894:2120:2350)(2040:2275:2514))
          (PORT IN3 (3567:3970:4384)(3715:4101:4493))
          (PORT IN5 (1655:1859:2067)(1689:1877:2070))
          (PORT IN6 (2504:2768:3033)(2673:2921:3175))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x121y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1492:1674:1861)(1532:1706:1883))
          (PORT IN2 (707:816:928)(693:788:884))
          (PORT IN3 (1025:1166:1311)(1020:1149:1281))
          (PORT IN4 (17098:19002:20951)(17774:19495:21263))
          (PORT IN5 (1334:1503:1675)(1397:1554:1715))
          (PORT IN6 (2362:2637:2918)(2440:2688:2943))
          (PORT IN7 (1880:2082:2286)(1929:2125:2329))
          (PORT IN8 (12904:14301:15726)(13336:14614:15922))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x134y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1846:2069:2296)(1953:2164:2378))
          (PORT IN6 (1767:1952:2140)(1844:2022:2203))
          (PORT IN8 (1696:1909:2126)(1769:1970:2174))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a362_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2190:2378:2572)(2276:2453:2635))
          (PORT SR (3327:3608:3893)(3512:3760:4014))
          (PORT CINY2 (6618:6618:6673)(6779:6834:6893))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x127y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1739:1952:2171)(1769:1970:2176))
          (PORT IN3 (394:458:523)(390:447:505))
          (PORT IN5 (1232:1357:1484)(1245:1353:1464))
          (PORT IN7 (1593:1787:1983)(1608:1774:1946))
          (PORT IN8 (1409:1563:1723)(1447:1584:1726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (589:661:734)(596:658:721))
          (PORT IN4 (13383:14831:16308)(13968:15314:16697))
          (PORT IN7 (1160:1296:1432)(1192:1328:1465))
          (PORT IN8 (773:886:1002)(771:868:968))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1116:1235:1359)(1126:1233:1343))
          (PORT IN3 (1685:1917:2152)(1787:2029:2276))
          (PORT IN5 (1535:1719:1905)(1560:1723:1891))
          (PORT IN6 (571:658:746)(580:662:744))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x120y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (548:635:722)(544:615:689))
          (PORT IN4 (16567:18367:20215)(17319:18972:20670))
          (PORT IN7 (1520:1687:1859)(1542:1699:1861))
          (PORT IN8 (2062:2308:2557)(2181:2413:2648))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x116y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1379:1546:1714)(1398:1545:1695))
          (PORT IN2 (1023:1161:1302)(1063:1195:1329))
          (PORT IN3 (1699:1902:2111)(1780:1980:2185))
          (PORT IN4 (18081:20038:22047)(18887:20689:22544))
          (PORT IN5 (1670:1855:2044)(1736:1915:2098))
          (PORT IN6 (1705:1930:2158)(1781:1984:2193))
          (PORT IN7 (1393:1581:1772)(1478:1660:1845))
          (PORT IN8 (12980:14372:15789)(13527:14808:16124))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x114y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3509:3932:4365)(3636:4050:4474))
          (PORT IN5 (3035:3452:3881)(3123:3497:3879))
          (PORT IN7 (2123:2405:2694)(2216:2478:2747))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a371_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5355:5922:6506)(5542:6066:6606))
          (PORT SR (2944:3219:3496)(3097:3354:3614))
          (PORT CINY2 (4826:4826:4861)(5024:5059:5105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x104y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1410:1588:1768)(1439:1612:1785))
          (PORT IN2 (1450:1612:1776)(1524:1684:1846))
          (PORT IN3 (1188:1366:1550)(1227:1382:1540))
          (PORT IN4 (16325:18133:19981)(16989:18677:20406))
          (PORT IN5 (1937:2114:2296)(2049:2214:2383))
          (PORT IN6 (1629:1845:2062)(1719:1932:2151))
          (PORT IN7 (1633:1832:2033)(1685:1868:2054))
          (PORT IN8 (1052:1175:1300)(1058:1156:1257))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1794:2018:2248)(1865:2089:2318))
          (PORT IN4 (14382:15991:17639)(14960:16445:17967))
          (PORT IN7 (2070:2375:2686)(2154:2447:2746))
          (PORT IN8 (2967:3301:3644)(3133:3445:3766))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1466:1651:1841)(1493:1659:1828))
          (PORT IN3 (4814:5455:6111)(4997:5609:6237))
          (PORT IN7 (1555:1770:1990)(1619:1818:2017))
          (PORT IN8 (1338:1507:1679)(1330:1478:1630))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x132y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1336:1493:1653)(1407:1547:1689))
          (PORT IN6 (1380:1571:1765)(1470:1653:1839))
          (PORT IN8 (1644:1833:2023)(1732:1909:2091))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a380_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2012:2204:2401)(2128:2316:2507))
          (PORT SR (3400:3710:4025)(3570:3835:4107))
          (PORT CINY2 (6330:6330:6383)(6476:6529:6585))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x140y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (989:1125:1262)(1007:1129:1253))
          (PORT IN3 (1449:1616:1790)(1485:1649:1816))
          (PORT IN4 (1918:2117:2320)(1975:2169:2370))
          (PORT IN5 (945:1079:1214)(966:1090:1216))
          (PORT IN7 (1661:1840:2023)(1702:1873:2046))
          (PORT IN8 (1634:1857:2081)(1680:1888:2099))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1777:1960:2148)(1847:2013:2183))
          (PORT IN4 (10148:11240:12356)(10578:11590:12628))
          (PORT IN7 (1062:1188:1319)(1065:1178:1293))
          (PORT IN8 (1240:1391:1545)(1280:1429:1583))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4198:4720:5250)(4326:4779:5240))
          (PORT IN3 (3730:4229:4738)(3869:4343:4831))
          (PORT IN7 (1721:1927:2138)(1747:1935:2125))
          (PORT IN8 (1767:2032:2302)(1813:2055:2302))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x121y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1783:1965:2152)(1846:2013:2186))
          (PORT IN2 (1765:1959:2157)(1855:2043:2235))
          (PORT IN3 (1730:1936:2146)(1764:1956:2154))
          (PORT IN4 (11282:12507:13762)(11825:12957:14117))
          (PORT IN5 (1545:1701:1860)(1608:1742:1881))
          (PORT IN6 (1333:1514:1700)(1392:1556:1722))
          (PORT IN7 (2397:2695:2997)(2574:2859:3150))
          (PORT IN8 (11399:12593:13810)(11825:12899:14005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x135y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1546:1752:1961)(1620:1811:2007))
          (PORT IN5 (1830:2053:2280)(1887:2101:2320))
          (PORT IN7 (1788:1990:2197)(1860:2055:2254))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a389_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2181:2380:2584)(2249:2424:2606))
          (PORT SR (3636:3968:4309)(3842:4135:4433))
          (PORT CINY2 (6666:6666:6722)(6818:6874:6933))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x130y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a390_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2094:2348:2607)(2240:2480:2725))
          (PORT IN2 (1391:1560:1733)(1444:1593:1745))
          (PORT IN4 (1393:1600:1811)(1416:1599:1789))
          (PORT IN5 (1406:1562:1720)(1477:1636:1801))
          (PORT IN6 (1387:1547:1708)(1442:1582:1728))
          (PORT IN8 (1554:1773:1995)(1589:1800:2015))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1793:1976:2167)(1863:2041:2225))
          (PORT IN4 (13539:14999:16490)(13953:15279:16636))
          (PORT IN5 (1210:1367:1528)(1246:1396:1551))
          (PORT IN6 (954:1096:1241)(963:1088:1217))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x132y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3879:4288:4709)(3976:4351:4736))
          (PORT IN3 (3319:3737:4165)(3462:3860:4268))
          (PORT IN7 (2121:2410:2704)(2208:2496:2791))
          (PORT IN8 (1441:1609:1778)(1497:1652:1808))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x146y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1130:1276:1424)(1183:1315:1451))
          (PORT IN5 (2152:2368:2589)(2257:2451:2652))
          (PORT IN7 (2147:2358:2571)(2194:2378:2564))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a397_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1946:2108:2273)(2053:2197:2346))
          (PORT SR (3330:3594:3861)(3484:3714:3949))
          (PORT CINY2 (8282:8282:8349)(8522:8589:8665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x153y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:670:755)(588:666:746))
          (PORT IN2 (1582:1745:1912)(1612:1765:1923))
          (PORT IN4 (1642:1839:2039)(1724:1913:2108))
          (PORT IN5 (571:656:744)(568:649:731))
          (PORT IN6 (760:857:955)(786:875:966))
          (PORT IN7 (855:953:1054)(856:941:1027))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x142y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a400_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1881:2066:2255)(1969:2143:2320))
          (PORT IN4 (2771:3075:3386)(2910:3192:3481))
          (PORT IN7 (955:1084:1216)(951:1066:1183))
          (PORT IN8 (1409:1559:1712)(1405:1539:1677))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2200:2443:2689)(2301:2526:2755))
          (PORT IN3 (1776:1972:2171)(1792:1954:2121))
          (PORT IN7 (566:642:718)(560:623:687))
          (PORT IN8 (1059:1190:1323)(1097:1229:1363))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x150y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1173:1303:1436)(1191:1306:1423))
          (PORT IN6 (1143:1262:1383)(1158:1254:1351))
          (PORT IN8 (1784:1979:2177)(1850:2027:2207))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a405_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2155:2361:2573)(2240:2433:2630))
          (PORT SR (3377:3674:3974)(3572:3828:4089))
          (PORT CINY2 (9114:9114:9185)(9428:9499:9585))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x149y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (858:982:1109)(862:977:1094))
          (PORT IN4 (923:1044:1167)(954:1068:1184))
          (PORT IN5 (1386:1566:1749)(1485:1661:1841))
          (PORT IN7 (1145:1288:1434)(1169:1299:1432))
          (PORT IN8 (909:1031:1156)(941:1060:1182))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x139y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2098:2299:2505)(2185:2367:2552))
          (PORT IN4 (7610:8512:9433)(7938:8772:9626))
          (PORT IN5 (1025:1174:1325)(996:1120:1247))
          (PORT IN6 (1400:1585:1773)(1388:1544:1703))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x141y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1554:1691:1830)(1630:1754:1881))
          (PORT IN3 (1651:1850:2052)(1758:1956:2157))
          (PORT IN5 (1367:1569:1773)(1412:1600:1792))
          (PORT IN6 (1488:1652:1820)(1534:1688:1849))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x140y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1719:1879:2041)(1811:1961:2114))
          (PORT IN4 (10119:11185:12276)(10540:11513:12513))
          (PORT IN5 (595:669:745)(598:662:727))
          (PORT IN6 (1402:1596:1792)(1459:1649:1845))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x128y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1233:1392:1556)(1259:1404:1554))
          (PORT IN2 (1063:1197:1332)(1083:1206:1332))
          (PORT IN3 (1452:1617:1787)(1470:1620:1774))
          (PORT IN4 (16391:18193:20040)(17175:18836:20538))
          (PORT IN5 (1381:1573:1768)(1368:1532:1697))
          (PORT IN6 (1576:1762:1952)(1655:1836:2019))
          (PORT IN7 (1093:1247:1404)(1087:1222:1360))
          (PORT IN8 (15960:17713:19505)(16543:18147:19798))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x151y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1450:1598:1749)(1488:1615:1745))
          (PORT IN6 (1345:1501:1658)(1371:1502:1635))
          (PORT IN8 (2013:2191:2373)(2071:2220:2375))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a414_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2255:2454:2657)(2342:2520:2703))
          (PORT SR (3644:3964:4286)(3844:4128:4419))
          (PORT CINY2 (8842:8842:8914)(9092:9164:9245))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x151y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (769:874:982)(782:877:973))
          (PORT IN2 (411:466:523)(392:440:488))
          (PORT IN3 (938:1061:1185)(995:1116:1240))
          (PORT IN5 (1306:1474:1644)(1348:1513:1683))
          (PORT IN7 (1589:1802:2019)(1618:1818:2024))
          (PORT IN8 (1706:1944:2184)(1791:2032:2280))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1891:2072:2256)(1994:2165:2341))
          (PORT IN4 (2744:3087:3435)(2901:3221:3549))
          (PORT IN7 (1502:1706:1913)(1565:1754:1946))
          (PORT IN8 (1624:1824:2027)(1660:1855:2055))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x146y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a418_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1962:2168:2378)(2079:2277:2479))
          (PORT IN3 (1724:1940:2160)(1788:1992:2198))
          (PORT IN7 (1321:1486:1657)(1363:1525:1689))
          (PORT IN8 (1412:1612:1815)(1455:1644:1836))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x130y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2772:3156:3543)(2876:3240:3609))
          (PORT IN2 (1284:1422:1562)(1340:1467:1596))
          (PORT IN3 (1689:1871:2057)(1708:1876:2047))
          (PORT IN4 (11058:12266:13504)(11583:12716:13871))
          (PORT IN5 (1044:1170:1299)(1077:1195:1314))
          (PORT IN6 (1583:1787:1998)(1575:1754:1938))
          (PORT IN7 (1503:1661:1822)(1582:1723:1866))
          (PORT IN8 (7319:8041:8777)(7658:8324:9008))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x145y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1613:1776:1946)(1666:1820:1978))
          (PORT IN6 (1870:2031:2196)(1957:2100:2246))
          (PORT IN8 (1613:1801:1992)(1677:1846:2018))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a423_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2291:2510:2733)(2413:2606:2805))
          (PORT SR (3202:3431:3663)(3352:3549:3752))
          (PORT CINY2 (8042:8042:8108)(8258:8324:8397))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x122y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1057:1195:1339)(1044:1156:1270))
          (PORT IN2 (1096:1217:1340)(1110:1219:1330))
          (PORT IN3 (719:821:925)(737:835:935))
          (PORT IN4 (16896:18740:20634)(17695:19401:21154))
          (PORT IN5 (933:1066:1203)(943:1070:1200))
          (PORT IN6 (558:638:720)(544:611:679))
          (PORT IN7 (955:1074:1196)(978:1097:1218))
          (PORT IN8 (12875:14249:15650)(13297:14545:15823))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1723:1885:2051)(1812:1960:2111))
          (PORT IN4 (3633:4022:4419)(3797:4155:4524))
          (PORT IN7 (1726:1959:2194)(1820:2033:2250))
          (PORT IN8 (1061:1201:1343)(1073:1210:1351))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1704:1884:2066)(1793:1965:2139))
          (PORT IN3 (1759:1974:2192)(1868:2071:2279))
          (PORT IN7 (1563:1739:1918)(1637:1800:1965))
          (PORT IN8 (745:850:956)(770:874:981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x139y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (772:868:966)(797:887:979))
          (PORT IN5 (1961:2190:2426)(1974:2159:2352))
          (PORT IN7 (2155:2385:2620)(2267:2484:2703))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a432_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2041:2226:2416)(2172:2344:2520))
          (PORT SR (3448:3732:4020)(3616:3873:4136))
          (PORT CINY2 (7370:7370:7430)(7574:7634:7701))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x116y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a433_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1386:1546:1711)(1377:1517:1663))
          (PORT IN2 (1404:1570:1739)(1430:1573:1721))
          (PORT IN3 (1536:1727:1921)(1585:1760:1942))
          (PORT IN4 (15651:17356:19096)(16194:17752:19350))
          (PORT IN5 (1253:1392:1535)(1308:1438:1571))
          (PORT IN6 (1042:1199:1359)(1071:1210:1352))
          (PORT IN7 (1358:1528:1701)(1422:1578:1738))
          (PORT IN8 (1779:1995:2216)(1806:1996:2191))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1839:2019:2204)(1898:2064:2234))
          (PORT IN4 (7740:8576:9434)(8093:8861:9650))
          (PORT IN7 (1616:1839:2067)(1692:1901:2115))
          (PORT IN8 (939:1059:1183)(947:1061:1179))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1467:1621:1779)(1480:1611:1744))
          (PORT IN4 (4469:4908:5354)(4620:5023:5436))
          (PORT IN7 (1673:1877:2082)(1713:1900:2094))
          (PORT IN8 (1703:1910:2122)(1778:1972:2173))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1673:1851:2030)(1756:1925:2098))
          (PORT IN3 (1683:1894:2108)(1791:1988:2191))
          (PORT IN7 (737:842:948)(737:836:937))
          (PORT IN8 (1519:1698:1881)(1577:1734:1894))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x119y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1569:1734:1904)(1643:1802:1963))
          (PORT IN5 (2585:2805:3031)(2656:2840:3030))
          (PORT IN7 (1676:1902:2131)(1724:1929:2134))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a441_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1678:1853:2032)(1754:1918:2086))
          (PORT SR (3067:3350:3635)(3214:3467:3725))
          (PORT CINY2 (5066:5066:5106)(5219:5259:5305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x151y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a442_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:869:983)(755:853:952))
          (PORT IN2 (933:1054:1178)(985:1100:1216))
          (PORT IN3 (1429:1592:1759)(1454:1610:1770))
          (PORT IN5 (743:856:973)(737:833:931))
          (PORT IN6 (1301:1448:1597)(1323:1449:1579))
          (PORT IN8 (1389:1576:1767)(1410:1591:1775))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x151y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a444_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (6362:7059:7772)(6592:7205:7835))
          (PORT IN4 (11340:12517:13716)(11816:12891:13996))
          (PORT IN7 (2249:2523:2804)(2346:2614:2888))
          (PORT IN8 (1463:1643:1827)(1469:1629:1793))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x146y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2089:2318:2552)(2204:2432:2664))
          (PORT IN3 (1574:1753:1935)(1645:1823:2004))
          (PORT IN5 (1082:1227:1375)(1063:1183:1307))
          (PORT IN6 (1401:1577:1758)(1423:1592:1766))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x136y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1226:1384:1545)(1267:1406:1548))
          (PORT IN6 (1672:1846:2023)(1744:1898:2054))
          (PORT IN8 (1603:1797:1994)(1648:1830:2016))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a449_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2215:2407:2604)(2314:2491:2675))
          (PORT SR (3310:3595:3887)(3501:3751:4007))
          (PORT CINY2 (6906:6906:6963)(7082:7139:7201))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x151y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a450_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1544:1737:1935)(1571:1746:1925))
          (PORT IN3 (525:612:701)(497:564:633))
          (PORT IN4 (1617:1821:2029)(1680:1876:2076))
          (PORT IN6 (1866:2088:2314)(1903:2119:2338))
          (PORT IN7 (1893:2157:2427)(1934:2181:2434))
          (PORT IN8 (859:959:1059)(871:954:1040))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x138y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (916:1031:1148)(945:1064:1184))
          (PORT IN4 (9462:10509:11576)(9717:10667:11642))
          (PORT IN5 (1328:1488:1652)(1328:1471:1619))
          (PORT IN6 (1856:2089:2327)(1947:2171:2400))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x140y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1594:1806:2022)(1649:1861:2076))
          (PORT IN3 (1094:1245:1397)(1137:1278:1423))
          (PORT IN5 (1152:1280:1411)(1174:1295:1420))
          (PORT IN6 (1361:1546:1735)(1399:1559:1724))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x114y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1901:2147:2395)(1958:2182:2413))
          (PORT IN2 (1186:1359:1533)(1206:1366:1529))
          (PORT IN3 (2336:2617:2904)(2444:2721:3000))
          (PORT IN4 (17423:19295:21218)(18185:19892:21647))
          (PORT IN5 (1801:1980:2162)(1875:2042:2212))
          (PORT IN6 (1921:2156:2397)(1968:2184:2404))
          (PORT IN7 (1121:1265:1413)(1164:1295:1430))
          (PORT IN8 (13997:15477:16992)(14541:15901:17302))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x134y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1323:1479:1639)(1329:1464:1602))
          (PORT IN5 (2085:2345:2609)(2172:2405:2646))
          (PORT IN7 (1583:1809:2040)(1679:1891:2108))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a458_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4752:5238:5740)(4946:5404:5875))
          (PORT SR (3458:3776:4097)(3646:3936:4232))
          (PORT CINY2 (6874:6874:6929)(7079:7134:7197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x122y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1220:1399:1580)(1230:1383:1539))
          (PORT IN2 (1512:1703:1898)(1576:1761:1951))
          (PORT IN3 (2507:2777:3051)(2581:2834:3096))
          (PORT IN4 (10786:11941:13124)(11174:12231:13314))
          (PORT IN5 (1461:1629:1801)(1527:1684:1844))
          (PORT IN6 (1147:1291:1439)(1175:1309:1446))
          (PORT IN7 (1290:1424:1560)(1318:1445:1572))
          (PORT IN8 (1415:1595:1778)(1490:1661:1834))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1174:1295:1419)(1201:1312:1425))
          (PORT IN4 (7083:7910:8754)(7394:8161:8945))
          (PORT IN5 (743:851:961)(753:855:960))
          (PORT IN6 (1073:1209:1348)(1070:1189:1311))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x142y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1348:1492:1640)(1390:1527:1667))
          (PORT IN3 (1659:1845:2036)(1703:1877:2056))
          (PORT IN5 (1557:1767:1983)(1602:1804:2013))
          (PORT IN6 (946:1070:1197)(959:1083:1210))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x146y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1361:1539:1722)(1442:1615:1791))
          (PORT IN6 (1787:1973:2161)(1889:2069:2253))
          (PORT IN8 (1658:1830:2006)(1720:1884:2054))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a467_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1948:2113:2281)(2053:2198:2348))
          (PORT SR (3300:3559:3821)(3452:3677:3908))
          (PORT CINY2 (8346:8346:8413)(8597:8664:8741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x142y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1456:1648:1843)(1521:1702:1887))
          (PORT IN3 (750:848:948)(761:850:941))
          (PORT IN4 (737:838:942)(754:848:943))
          (PORT IN7 (1696:1869:2047)(1747:1913:2083))
          (PORT IN8 (1336:1497:1661)(1353:1486:1623))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1510:1699:1890)(1577:1759:1943))
          (PORT IN4 (1939:2168:2402)(2054:2269:2488))
          (PORT IN5 (933:1057:1184)(921:1031:1143))
          (PORT IN6 (1213:1354:1498)(1221:1351:1484))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x137y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1564:1791:2020)(1634:1849:2068))
          (PORT IN3 (760:849:938)(769:844:923))
          (PORT IN7 (1126:1269:1414)(1165:1300:1438))
          (PORT IN8 (1730:1927:2128)(1829:2030:2233))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x134y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2015:2263:2516)(2100:2341:2587))
          (PORT IN4 (5464:6097:6743)(5717:6309:6911))
          (PORT IN7 (374:427:482)(347:389:431))
          (PORT IN8 (1885:2163:2445)(1982:2250:2521))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x117y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1695:1884:2080)(1757:1932:2111))
          (PORT IN2 (1729:1912:2100)(1739:1897:2060))
          (PORT IN3 (1436:1596:1759)(1497:1638:1781))
          (PORT IN4 (19045:21067:23142)(19875:21722:23628))
          (PORT IN5 (1474:1648:1825)(1536:1686:1839))
          (PORT IN6 (1747:1939:2136)(1758:1919:2086))
          (PORT IN7 (1525:1719:1919)(1546:1715:1889))
          (PORT IN8 (14882:16511:18176)(15447:16947:18493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x149y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1406:1585:1767)(1451:1623:1798))
          (PORT IN6 (2304:2541:2783)(2462:2691:2927))
          (PORT IN8 (1213:1352:1493)(1244:1371:1501))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a476_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2166:2389:2618)(2258:2458:2663))
          (PORT SR (3251:3522:3794)(3413:3644:3882))
          (PORT CINY2 (8682:8682:8752)(8939:9009:9089))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x139y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2166:2430:2701)(2291:2539:2795))
          (PORT IN2 (4535:5048:5570)(4654:5098:5558))
          (PORT IN3 (1633:1819:2010)(1721:1896:2079))
          (PORT IN4 (12625:14037:15475)(13031:14310:15622))
          (PORT IN5 (4387:4880:5383)(4524:4970:5431))
          (PORT IN6 (2976:3295:3618)(3100:3383:3676))
          (PORT IN7 (2036:2235:2437)(2090:2279:2474))
          (PORT IN8 (3867:4314:4767)(3976:4371:4780))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x139y80
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a481_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1344:1508:1676)(1368:1521:1678))
          (PORT IN2 (1017:1155:1297)(998:1112:1226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x134y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a483_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1731:1972:2218)(1827:2065:2306))
          (PORT IN4 (6513:7228:7957)(6786:7448:8128))
          (PORT IN7 (1275:1420:1568)(1283:1411:1542))
          (PORT IN8 (1411:1585:1760)(1405:1564:1726))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1769:2003:2242)(1843:2081:2323))
          (PORT IN3 (1276:1451:1628)(1338:1507:1681))
          (PORT IN5 (1274:1456:1640)(1335:1510:1689))
          (PORT IN6 (1883:2162:2443)(1956:2211:2470))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x150y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1240:1396:1554)(1273:1418:1565))
          (PORT IN5 (1974:2188:2406)(2039:2233:2429))
          (PORT IN7 (1421:1591:1764)(1456:1611:1768))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a485_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1985:2184:2388)(2062:2235:2413))
          (PORT SR (3447:3743:4040)(3631:3889:4155))
          (PORT CINY2 (8858:8858:8929)(9128:9199:9281))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x152y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1056:1176:1298)(1072:1177:1285))
          (PORT IN3 (550:629:710)(533:600:667))
          (PORT IN4 (1545:1734:1928)(1532:1695:1862))
          (PORT IN5 (1401:1582:1768)(1416:1586:1759))
          (PORT IN6 (1543:1699:1859)(1595:1733:1877))
          (PORT IN8 (1343:1521:1701)(1373:1530:1691))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x135y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2193:2464:2741)(2298:2567:2842))
          (PORT IN4 (6010:6635:7270)(6204:6784:7378))
          (PORT IN7 (1301:1465:1633)(1356:1515:1676))
          (PORT IN8 (1085:1203:1324)(1079:1185:1292))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x138y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2267:2492:2722)(2369:2577:2789))
          (PORT IN3 (1631:1832:2037)(1731:1931:2135))
          (PORT IN5 (419:479:539)(400:449:500))
          (PORT IN6 (1451:1617:1786)(1502:1659:1818))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x129y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2950:3358:3770)(3068:3459:3856))
          (PORT IN2 (1221:1343:1470)(1237:1347:1461))
          (PORT IN3 (1718:1938:2163)(1700:1885:2073))
          (PORT IN4 (11228:12459:13721)(11768:12928:14110))
          (PORT IN5 (1219:1370:1525)(1266:1411:1558))
          (PORT IN6 (1317:1487:1659)(1333:1499:1668))
          (PORT IN7 (1759:1941:2129)(1787:1953:2122))
          (PORT IN8 (7484:8229:8988)(7835:8527:9237))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x142y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1117:1265:1415)(1166:1305:1446))
          (PORT IN5 (2123:2396:2674)(2196:2444:2699))
          (PORT IN7 (1626:1818:2012)(1716:1893:2073))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a494_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2062:2248:2441)(2146:2312:2485))
          (PORT SR (3341:3597:3857)(3526:3749:3976))
          (PORT CINY2 (7706:7706:7769)(7916:7979:8049))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x147y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1005:1144:1285)(1056:1182:1311))
          (PORT IN2 (583:662:741)(584:653:724))
          (PORT IN3 (1452:1624:1798)(1549:1717:1889))
          (PORT IN6 (601:674:749)(606:670:735))
          (PORT IN7 (1746:1944:2145)(1850:2047:2245))
          (PORT IN8 (1359:1537:1717)(1395:1551:1709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x136y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1376:1537:1698)(1446:1605:1766))
          (PORT IN4 (10007:11051:12115)(10380:11335:12317))
          (PORT IN5 (1599:1799:2005)(1646:1835:2028))
          (PORT IN6 (1120:1270:1423)(1135:1278:1424))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x138y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a498_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1389:1554:1719)(1452:1613:1775))
          (PORT IN3 (731:838:946)(727:821:916))
          (PORT IN5 (411:472:534)(391:444:498))
          (PORT IN6 (939:1058:1180)(989:1105:1224))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x122y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1364:1533:1705)(1431:1589:1751))
          (PORT IN2 (1164:1315:1468)(1229:1370:1515))
          (PORT IN3 (1497:1663:1834)(1541:1694:1850))
          (PORT IN4 (16191:17954:19762)(16943:18556:20211))
          (PORT IN5 (1334:1483:1636)(1350:1477:1608))
          (PORT IN6 (572:650:731)(561:624:690))
          (PORT IN7 (1784:1973:2165)(1812:1983:2157))
          (PORT IN8 (14125:15649:17205)(14699:16106:17550))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x137y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1234:1387:1544)(1294:1439:1586))
          (PORT IN5 (1656:1825:1996)(1718:1865:2016))
          (PORT IN7 (2060:2256:2456)(2143:2331:2522))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a503_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2525:2771:3023)(2642:2871:3108))
          (PORT SR (3279:3567:3862)(3458:3699:3945))
          (PORT CINY2 (6954:6954:7012)(7121:7179:7241))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x149y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (370:427:484)(342:386:431))
          (PORT IN3 (1472:1639:1809)(1555:1712:1874))
          (PORT IN6 (392:456:522)(363:413:463))
          (PORT IN7 (2250:2482:2720)(2384:2599:2819))
          (PORT IN8 (1394:1559:1727)(1433:1593:1757))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x138y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a506_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1720:1939:2159)(1794:2004:2217))
          (PORT IN4 (2828:3113:3403)(2904:3157:3416))
          (PORT IN5 (1212:1371:1532)(1267:1412:1562))
          (PORT IN6 (1072:1190:1312)(1072:1175:1283))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x136y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1408:1613:1818)(1453:1641:1833))
          (PORT IN3 (937:1051:1165)(960:1062:1168))
          (PORT IN5 (934:1028:1123)(950:1027:1107))
          (PORT IN6 (1110:1261:1416)(1136:1284:1434))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///OR/    Pos: x134y80
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a508_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2091:2387:2687)(2176:2466:2762))
          (PORT IN3 (1176:1348:1522)(1214:1378:1544))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x116y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1711:1904:2102)(1787:1968:2154))
          (PORT IN2 (1783:2000:2220)(1765:1952:2142))
          (PORT IN3 (1462:1638:1818)(1495:1654:1819))
          (PORT IN4 (19199:21229:23317)(20002:21850:23753))
          (PORT IN5 (1487:1656:1828)(1567:1717:1872))
          (PORT IN6 (683:765:848)(699:771:844))
          (PORT IN7 (1529:1713:1903)(1542:1705:1875))
          (PORT IN8 (13550:14976:16435)(14068:15374:16722))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x123y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1615:1835:2060)(1701:1923:2147))
          (PORT IN6 (2877:3185:3503)(2992:3272:3559))
          (PORT IN8 (2180:2426:2679)(2258:2474:2697))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a512_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3392:3713:4044)(3538:3837:4144))
          (PORT SR (3139:3401:3666)(3320:3559:3806))
          (PORT CINY2 (5450:5450:5494)(5600:5644:5693))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x106y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2753:3087:3427)(2845:3161:3486))
          (PORT IN2 (1587:1796:2010)(1628:1826:2028))
          (PORT IN3 (2053:2267:2486)(2091:2291:2495))
          (PORT IN4 (17414:19332:21289)(18125:19911:21740))
          (PORT IN5 (1726:1900:2079)(1769:1930:2093))
          (PORT IN6 (971:1072:1176)(995:1090:1185))
          (PORT IN7 (1568:1749:1933)(1566:1717:1871))
          (PORT IN8 (1088:1207:1329)(1113:1221:1332))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1427:1611:1798)(1513:1700:1889))
          (PORT IN4 (10402:11517:12655)(10704:11721:12767))
          (PORT IN5 (944:1082:1222)(966:1091:1219))
          (PORT IN6 (1269:1435:1603)(1261:1401:1545))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x135y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a520_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1583:1812:2041)(1644:1859:2078))
          (PORT IN3 (1122:1261:1400)(1158:1287:1421))
          (PORT IN7 (1963:2180:2401)(2062:2272:2488))
          (PORT IN8 (1570:1750:1934)(1591:1755:1923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x131y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1806:2009:2217)(1869:2048:2230))
          (PORT IN5 (1414:1578:1746)(1432:1569:1709))
          (PORT IN7 (2024:2245:2471)(2084:2278:2480))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a521_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1841:2013:2189)(1954:2113:2276))
          (PORT SR (3574:3908:4246)(3758:4051:4350))
          (PORT CINY2 (6218:6218:6270)(6362:6414:6469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x142y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a522_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (576:651:727)(579:640:702))
          (PORT IN3 (2016:2233:2455)(2149:2360:2575))
          (PORT IN4 (1079:1233:1388)(1128:1279:1434))
          (PORT IN5 (1387:1557:1731)(1362:1494:1632))
          (PORT IN6 (546:619:694)(546:608:670))
          (PORT IN7 (1909:2138:2372)(1949:2165:2387))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x141y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a524_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2765:3136:3511)(2886:3230:3579))
          (PORT IN4 (6949:7737:8542)(7231:7962:8710))
          (PORT IN7 (2118:2374:2638)(2158:2393:2636))
          (PORT IN8 (1291:1437:1588)(1303:1434:1570))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x136y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (918:1034:1152)(939:1059:1180))
          (PORT IN3 (546:627:710)(537:609:682))
          (PORT IN7 (1226:1404:1588)(1254:1411:1575))
          (PORT IN8 (1106:1251:1401)(1136:1269:1406))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x113y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1945:2156:2369)(1989:2177:2367))
          (PORT IN2 (973:1087:1203)(970:1071:1172))
          (PORT IN3 (1507:1667:1829)(1535:1686:1839))
          (PORT IN4 (17283:19136:21039)(18022:19704:21434))
          (PORT IN5 (1630:1795:1960)(1719:1878:2040))
          (PORT IN6 (1134:1279:1428)(1122:1244:1371))
          (PORT IN7 (1414:1573:1737)(1429:1569:1713))
          (PORT IN8 (13822:15279:16771)(14345:15678:17052))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x133y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a530_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1673:1874:2078)(1758:1946:2136))
          (PORT IN6 (2149:2393:2643)(2280:2514:2751))
          (PORT IN8 (1864:2126:2394)(1918:2162:2410))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a530_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2387:2603:2824)(2493:2697:2908))
          (PORT SR (3160:3417:3676)(3320:3543:3772))
          (PORT CINY2 (6378:6378:6432)(6515:6569:6625))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x145y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1806:2016:2233)(1905:2116:2331))
          (PORT IN4 (1676:1895:2116)(1761:1971:2188))
          (PORT IN5 (2232:2467:2710)(2311:2537:2768))
          (PORT IN6 (2058:2313:2572)(2121:2365:2616))
          (PORT IN8 (1499:1688:1882)(1586:1768:1953))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1050:1189:1330)(1068:1192:1319))
          (PORT IN4 (16928:18792:20702)(17632:19354:21118))
          (PORT IN5 (649:729:811)(638:700:764))
          (PORT IN6 (3385:3762:4147)(3577:3930:4293))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x136y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a534_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1227:1402:1578)(1279:1447:1617))
          (PORT IN3 (738:837:939)(749:838:927))
          (PORT IN7 (1530:1711:1896)(1580:1754:1932))
          (PORT IN8 (361:418:475)(340:384:429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x133y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1420:1591:1765)(1448:1618:1793))
          (PORT IN4 (11473:12715:13988)(11990:13154:14355))
          (PORT IN5 (1962:2214:2471)(2032:2267:2506))
          (PORT IN6 (897:1019:1144)(910:1025:1142))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x122y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a536_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1374:1524:1678)(1379:1506:1634))
          (PORT IN2 (1400:1559:1724)(1481:1631:1786))
          (PORT IN3 (1303:1458:1617)(1312:1442:1578))
          (PORT IN4 (15197:16844:18528)(15814:17309:18847))
          (PORT IN5 (1605:1808:2017)(1675:1867:2062))
          (PORT IN6 (1925:2154:2388)(1963:2182:2408))
          (PORT IN7 (1426:1586:1747)(1450:1592:1736))
          (PORT IN8 (11316:12535:13777)(11656:12755:13882))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x145y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (971:1063:1156)(969:1044:1121))
          (PORT IN8 (1377:1553:1731)(1411:1579:1752))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a539_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3249:3474:3701)(3404:3599:3800))
          (PORT CINY2 (7722:7722:7788)(7883:7949:8017))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x126y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a540_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1209:1341:1475)(1257:1378:1501))
          (PORT IN4 (1565:1749:1938)(1646:1816:1989))
          (PORT IN5 (2747:3014:3288)(2877:3125:3378))
          (PORT IN6 (732:824:919)(716:802:889))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4a////    Pos: x125y60
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1329:1492:1658)(1379:1530:1684))
          (PORT IN2 (1726:1918:2115)(1812:2004:2196))
          (PORT IN6 (1514:1699:1886)(1583:1762:1946))
          (PORT IN8 (1153:1303:1455)(1194:1330:1467))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x85y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2046:2259:2476)(2101:2300:2502))
          (PORT IN2 (893:984:1077)(912:987:1063))
          (PORT IN4 (533:613:694)(516:588:662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x84y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1805:2031:2259)(1847:2057:2273))
          (PORT IN2 (3023:3386:3756)(3129:3469:3819))
          (PORT IN3 (1024:1152:1281)(1066:1183:1304))
          (PORT IN4 (914:1042:1174)(945:1058:1173))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x146y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a544_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1062:1210:1361)(1107:1245:1386))
          (PORT IN6 (1145:1292:1442)(1197:1339:1483))
          (PORT IN7 (569:656:746)(576:662:749))
          (PORT IN8 (749:846:945)(745:832:922))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x149y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a545_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (824:921:1019)(840:930:1022))
          (PORT IN2 (1430:1615:1806)(1478:1652:1832))
          (PORT IN3 (569:644:719)(570:631:695))
          (PORT IN4 (1177:1317:1460)(1217:1351:1488))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x153y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (779:880:982)(803:898:995))
          (PORT IN2 (936:1063:1193)(948:1059:1171))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x154y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (781:893:1008)(818:929:1042))
          (PORT IN8 (1075:1218:1364)(1075:1196:1323))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x149y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (772:868:965)(780:867:956))
          (PORT IN4 (1360:1527:1698)(1365:1524:1685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a548_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1202:1348:1499)(1193:1322:1454))
          (PORT SR (4267:4654:5044)(4523:4872:5231))
          (PORT CINY2 (8170:8170:8240)(8339:8409:8481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x146y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1290:1460:1633)(1335:1494:1657))
          (PORT IN5 (1206:1371:1539)(1246:1409:1572))
          (PORT IN7 (767:880:997)(771:873:978))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a549_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3544:3823:4105)(3722:3965:4215))
          (PORT CINY2 (8026:8026:8093)(8222:8289:8361))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x150y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1026:1176:1329)(1035:1171:1310))
          (PORT IN6 (765:857:951)(793:880:969))
          (PORT IN7 (762:867:974)(792:897:1003))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x95y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1711:1908:2108)(1789:1967:2151))
          (PORT IN5 (998:1116:1235)(1021:1128:1238))
          (PORT IN6 (1385:1566:1752)(1397:1560:1726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a551_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2196:2429:2669)(2263:2479:2699))
          (PORT SR (2307:2531:2756)(2417:2627:2843))
          (PORT CINY2 (4106:4106:4122)(4508:4524:4573))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///OR/    Pos: x113y75
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a552_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (423:481:540)(401:451:502))
          (PORT IN2 (1564:1742:1921)(1585:1743:1902))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b/D///    Pos: x111y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1109:1271:1437)(1115:1261:1409))
          (PORT IN5 (942:1080:1219)(962:1083:1207))
          (PORT IN6 (1249:1396:1547)(1301:1441:1584))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a553_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1374:1541:1712)(1391:1550:1714))
          (PORT SR (2552:2814:3079)(2682:2916:3156))
          (PORT CINY2 (5450:5450:5482)(5807:5839:5897))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x111y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a554_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1465:1632:1800)(1524:1680:1841))
          (PORT IN7 (741:856:974)(726:823:921))
          (PORT IN8 (1446:1635:1826)(1496:1676:1859))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a554_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2682:2967:3257)(2738:2992:3253))
          (PORT SR (2449:2700:2956)(2568:2807:3051))
          (PORT CINY2 (6026:6026:6058)(6482:6514:6581))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1412:1616:1826)(1457:1637:1821))
          (PORT IN5 (373:435:498)(350:398:446))
          (PORT IN6 (1214:1387:1562)(1267:1440:1614))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a555_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1589:1770:1956)(1635:1803:1975))
          (PORT SR (2544:2772:3007)(2649:2859:3073))
          (PORT CINY2 (3978:3978:4006)(4151:4179:4217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x97y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a556_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (879:975:1073)(879:960:1043))
          (PORT IN5 (920:1047:1177)(955:1076:1201))
          (PORT IN6 (957:1076:1196)(1002:1119:1240))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a556_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1639:1847:2058)(1700:1900:2103))
          (PORT SR (2300:2491:2683)(2403:2571:2744))
          (PORT CINY2 (3370:3370:3388)(3611:3629:3665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x81y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3869:4314:4766)(4080:4500:4927))
          (PORT IN5 (1933:2185:2442)(2004:2242:2485))
          (PORT IN6 (1385:1571:1762)(1433:1611:1793))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a557_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2352:2628:2910)(2466:2719:2976))
          (PORT SR (4224:4614:5013)(4448:4804:5167))
          (PORT CINY2 (1514:1514:1516)(1712:1714:1733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a558_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1948:2177:2412)(2046:2267:2495))
          (PORT IN5 (809:924:1042)(801:901:1005))
          (PORT IN6 (2102:2313:2528)(2225:2425:2631))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a558_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2122:2388:2659)(2235:2501:2773))
          (PORT SR (3520:3824:4131)(3729:4021:4319))
          (PORT CINY2 (2154:2154:2168)(2255:2269:2289))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x98y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2322:2590:2865)(2481:2741:3005))
          (PORT IN7 (1112:1261:1412)(1183:1328:1477))
          (PORT IN8 (366:421:477)(346:390:435))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a559_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1742:1947:2157)(1780:1964:2152))
          (PORT SR (3819:4164:4514)(4063:4395:4733))
          (PORT CINY2 (2714:2714:2733)(2825:2844:2869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a560_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1726:1924:2127)(1803:1983:2168))
          (PORT IN5 (2244:2507:2779)(2323:2585:2853))
          (PORT IN6 (2241:2522:2807)(2360:2632:2910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a560_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2270:2547:2829)(2334:2599:2871))
          (PORT SR (2353:2602:2857)(2453:2695:2945))
          (PORT CINY2 (4170:4170:4186)(4583:4599:4649))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1680:1896:2115)(1729:1925:2124))
          (PORT IN5 (1821:2037:2259)(1899:2101:2306))
          (PORT IN6 (1240:1380:1523)(1264:1387:1511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a561_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3502:3890:4289)(3631:3985:4348))
          (PORT SR (2097:2304:2515)(2215:2411:2611))
          (PORT CINY2 (5386:5386:5414)(5801:5829:5889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a562_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1565:1724:1886)(1637:1780:1928))
          (PORT IN5 (1717:1903:2095)(1793:1972:2155))
          (PORT IN6 (1846:2056:2270)(1912:2112:2317))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a562_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3497:3907:4324)(3603:3973:4354))
          (PORT SR (1887:2060:2239)(1976:2138:2308))
          (PORT CINY2 (5386:5386:5410)(5870:5894:5957))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (845:943:1042)(856:939:1024))
          (PORT IN5 (1639:1850:2066)(1714:1918:2126))
          (PORT IN6 (1061:1183:1310)(1085:1195:1307))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a563_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1440:1632:1828)(1494:1680:1870))
          (PORT SR (2907:3195:3492)(3044:3320:3601))
          (PORT CINY2 (3818:3818:3840)(4067:4089:4129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1754:1960:2168)(1819:2013:2213))
          (PORT IN7 (1577:1785:1998)(1606:1793:1987))
          (PORT IN8 (1119:1259:1404)(1132:1270:1412))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a564_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1227:1358:1492)(1224:1335:1447))
          (PORT SR (2903:3172:3448)(3064:3306:3553))
          (PORT CINY2 (2954:2954:2966)(3227:3239:3273))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x83y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1586:1759:1935)(1657:1815:1977))
          (PORT IN5 (571:653:736)(569:645:722))
          (PORT IN6 (1403:1610:1822)(1462:1670:1881))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a565_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1707:1887:2071)(1764:1927:2093))
          (PORT SR (2946:3189:3437)(3108:3334:3564))
          (PORT CINY2 (1674:1674:1678)(1865:1869:1889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x88y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a566_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2045:2269:2500)(2100:2300:2504))
          (PORT IN7 (769:881:994)(783:886:992))
          (PORT IN8 (1887:2105:2330)(1965:2179:2398))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a566_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1981:2180:2386)(2076:2262:2451))
          (PORT SR (3397:3683:3976)(3591:3855:4125))
          (PORT CINY2 (1850:1850:1859)(1985:1994:2013))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x92y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1772:1961:2153)(1858:2032:2209))
          (PORT IN5 (1205:1357:1512)(1266:1411:1559))
          (PORT IN6 (736:834:932)(753:841:932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a567_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1943:2145:2352)(2016:2202:2393))
          (PORT SR (2696:2911:3130)(2806:3003:3205))
          (PORT CINY2 (2234:2234:2247)(2366:2379:2401))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x121y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a568_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2630:2902:3179)(2725:2982:3244))
          (PORT IN5 (1421:1563:1709)(1460:1589:1721))
          (PORT IN6 (1391:1569:1751)(1449:1614:1782))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a568_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2878:3170:3473)(2991:3261:3537))
          (PORT SR (6109:6714:7334)(6351:6922:7509))
          (PORT CINY2 (7338:7338:7380)(7847:7889:7969))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x125y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1737:1918:2103)(1807:1967:2131))
          (PORT IN5 (1441:1632:1827)(1517:1703:1894))
          (PORT IN6 (1425:1574:1728)(1436:1562:1694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a569_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2292:2516:2746)(2356:2555:2760))
          (PORT SR (2170:2370:2572)(2264:2437:2615))
          (PORT CINY2 (7914:7914:7960)(8453:8499:8585))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x123y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2274:2497:2725)(2348:2550:2757))
          (PORT IN5 (1880:2110:2342)(1961:2175:2394))
          (PORT IN6 (576:653:730)(567:630:695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a570_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2515:2758:3010)(2601:2817:3038))
          (PORT SR (5767:6325:6898)(5991:6510:7043))
          (PORT CINY2 (7690:7690:7734)(8225:8269:8353))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x125y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1963:2190:2421)(2002:2197:2397))
          (PORT IN7 (1645:1851:2059)(1744:1953:2166))
          (PORT IN8 (1200:1365:1534)(1191:1336:1484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a571_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2111:2330:2556)(2218:2425:2637))
          (PORT SR (2094:2269:2445)(2184:2340:2501))
          (PORT CINY2 (7530:7530:7576)(8003:8049:8129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x117y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (7437:8248:9082)(7670:8402:9155))
          (PORT IN5 (2451:2752:3059)(2541:2834:3133))
          (PORT IN6 (1844:2098:2358)(1864:2092:2322))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a572_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1903:2106:2313)(1969:2160:2356))
          (PORT SR (2206:2413:2623)(2296:2475:2659))
          (PORT CINY2 (6250:6250:6288)(6641:6679:6745))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1663:1877:2093)(1712:1907:2104))
          (PORT IN5 (1784:1993:2207)(1836:2035:2235))
          (PORT IN6 (1260:1429:1602)(1350:1517:1689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a573_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1298:1444:1596)(1356:1496:1638))
          (PORT SR (2084:2288:2497)(2160:2346:2536))
          (PORT CINY2 (5322:5322:5350)(5726:5754:5813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x106y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1592:1821:2056)(1651:1858:2070))
          (PORT IN7 (1759:1975:2198)(1765:1963:2167))
          (PORT IN8 (712:814:919)(718:814:912))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a574_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1406:1564:1726)(1430:1571:1715))
          (PORT SR (2731:2984:3244)(2851:3089:3331))
          (PORT CINY2 (3802:3802:3829)(3962:3989:4025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3810:4230:4661)(3939:4333:4738))
          (PORT IN5 (2437:2769:3107)(2564:2888:3223))
          (PORT IN6 (1370:1519:1671)(1403:1540:1678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a575_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1723:1902:2085)(1794:1956:2122))
          (PORT SR (2768:3019:3272)(2907:3137:3370))
          (PORT CINY2 (5002:5002:5038)(5213:5249:5297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x105y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2003:2239:2480)(2120:2340:2566))
          (PORT IN5 (760:860:962)(782:873:965))
          (PORT IN6 (1239:1408:1581)(1317:1485:1656))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a576_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1607:1779:1958)(1663:1830:2001))
          (PORT SR (2208:2426:2654)(2335:2552:2773))
          (PORT CINY2 (5418:5418:5444)(5873:5899:5961))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x112y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1285:1421:1558)(1317:1437:1559))
          (PORT IN7 (1220:1390:1563)(1241:1394:1553))
          (PORT IN8 (751:859:968)(747:840:934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a577_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2308:2552:2802)(2333:2546:2764))
          (PORT SR (2129:2339:2555)(2246:2436:2631))
          (PORT CINY2 (6330:6330:6363)(6821:6854:6925))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x116y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1659:1854:2051)(1739:1922:2109))
          (PORT IN7 (1216:1384:1557)(1206:1349:1492))
          (PORT IN8 (1734:1935:2139)(1763:1950:2143))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a578_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2032:2226:2423)(2092:2267:2445))
          (PORT SR (2541:2792:3047)(2699:2937:3181))
          (PORT CINY2 (6778:6778:6815)(7277:7314:7389))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x105y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5385:6042:6717)(5653:6273:6909))
          (PORT IN5 (1558:1750:1945)(1578:1759:1945))
          (PORT IN6 (1223:1374:1528)(1241:1378:1517))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a579_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (952:1052:1155)(959:1047:1136))
          (PORT SR (1717:1875:2036)(1787:1928:2072))
          (PORT CINY2 (5034:5034:5060)(5423:5449:5505))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1514:1679:1849)(1577:1726:1878))
          (PORT IN5 (912:1051:1193)(923:1052:1184))
          (PORT IN6 (1234:1389:1551)(1267:1420:1576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a580_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1883:2135:2396)(1904:2128:2359))
          (PORT SR (4231:4661:5102)(4561:5000:5448))
          (PORT CINY2 (4490:4490:4510)(4889:4909:4961))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x94y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1736:1927:2122)(1819:2000:2186))
          (PORT IN5 (890:1000:1110)(893:991:1091))
          (PORT IN6 (2960:3339:3723)(3160:3532:3914))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a581_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1981:2238:2502)(2086:2351:2619))
          (PORT SR (2416:2634:2858)(2515:2713:2915))
          (PORT CINY2 (3802:3802:3817)(4169:4184:4229))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a582_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1689:1864:2044)(1716:1861:2010))
          (PORT IN5 (1407:1575:1746)(1464:1613:1766))
          (PORT IN6 (905:1029:1155)(942:1057:1175))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a582_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2313:2556:2807)(2454:2692:2933))
          (PORT SR (3725:4054:4391)(3965:4279:4600))
          (PORT CINY2 (2202:2202:2213)(2363:2374:2397))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x92y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2257:2484:2715)(2361:2569:2783))
          (PORT IN5 (912:1023:1136)(917:1016:1118))
          (PORT IN6 (1210:1378:1549)(1257:1405:1556))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a583_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1732:1947:2166)(1796:2010:2226))
          (PORT SR (2778:3016:3259)(2894:3107:3324))
          (PORT CINY2 (2426:2426:2439)(2591:2604:2629))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1567:1737:1913)(1640:1794:1952))
          (PORT IN5 (1093:1226:1363)(1102:1228:1356))
          (PORT IN6 (1234:1387:1544)(1252:1389:1528))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a584_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1775:1955:2140)(1796:1958:2124))
          (PORT SR (2291:2512:2735)(2416:2623:2835))
          (PORT CINY2 (4746:4746:4766)(5189:5209:5265))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x111y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1463:1624:1786)(1509:1656:1806))
          (PORT IN5 (802:904:1008)(808:903:1000))
          (PORT IN6 (543:626:712)(525:593:663))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a585_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2013:2237:2469)(2113:2322:2536))
          (PORT SR (2312:2547:2788)(2443:2661:2884))
          (PORT CINY2 (6154:6154:6186)(6632:6664:6733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x113y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1611:1799:1992)(1683:1866:2051))
          (PORT IN5 (1624:1829:2038)(1664:1868:2079))
          (PORT IN6 (2437:2695:2960)(2515:2750:2991))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a586_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1709:1884:2063)(1755:1911:2072))
          (PORT SR (1956:2140:2329)(2056:2219:2386))
          (PORT CINY2 (6442:6442:6476)(6935:6969:7041))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1866:2114:2370)(1957:2187:2423))
          (PORT IN5 (1304:1452:1604)(1349:1492:1638))
          (PORT IN6 (1280:1446:1618)(1335:1492:1651))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a587_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1074:1222:1374)(1082:1216:1353))
          (PORT SR (2074:2277:2486)(2149:2335:2526))
          (PORT CINY2 (4394:4394:4416)(4742:4764:4813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x98y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1849:2068:2292)(1928:2124:2325))
          (PORT IN5 (1419:1585:1754)(1438:1589:1744))
          (PORT IN6 (1195:1358:1524)(1226:1377:1532))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a588_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1721:1933:2151)(1771:1965:2165))
          (PORT SR (1793:1966:2145)(1848:2007:2170))
          (PORT CINY2 (4442:4442:4461)(4850:4869:4921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2055:2278:2504)(2133:2341:2555))
          (PORT IN7 (1724:1919:2118)(1768:1942:2121))
          (PORT IN8 (1725:1952:2184)(1767:1963:2166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a589_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1668:1904:2145)(1639:1818:2002))
          (PORT SR (3326:3634:3950)(3527:3819:4117))
          (PORT CINY2 (3114:3114:3124)(3449:3459:3497))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x87y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1998:2220:2447)(2076:2284:2499))
          (PORT IN5 (598:682:767)(604:682:763))
          (PORT IN6 (1592:1782:1976)(1716:1908:2105))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a590_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2123:2355:2592)(2223:2440:2662))
          (PORT SR (3114:3377:3645)(3267:3508:3753))
          (PORT CINY2 (1802:1802:1810)(1946:1954:1973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x96y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1797:1995:2197)(1838:2020:2207))
          (PORT IN5 (1709:1938:2171)(1744:1954:2171))
          (PORT IN6 (1620:1847:2079)(1680:1897:2120))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a591_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1810:2007:2211)(1873:2057:2246))
          (PORT SR (2698:2962:3234)(2797:3044:3296))
          (PORT CINY2 (2938:2938:2955)(3122:3139:3169))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x97y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1930:2149:2376)(2028:2237:2451))
          (PORT IN5 (1108:1241:1380)(1156:1295:1437))
          (PORT IN6 (1729:1931:2136)(1774:1959:2149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a592_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1923:2136:2354)(1961:2153:2351))
          (PORT SR (1932:2106:2281)(2014:2168:2326))
          (PORT CINY2 (4394:4394:4412)(4811:4829:4881))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x113y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (881:968:1056)(893:965:1040))
          (PORT IN5 (1246:1412:1583)(1282:1443:1610))
          (PORT IN6 (2001:2242:2489)(2084:2303:2522))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a593_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4556:5099:5657)(4832:5346:5871))
          (PORT SR (2186:2395:2607)(2283:2462:2645))
          (PORT CINY2 (5866:5866:5900)(6260:6294:6357))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x111y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1491:1659:1831)(1536:1692:1851))
          (PORT IN5 (1415:1586:1759)(1429:1590:1755))
          (PORT IN6 (1381:1566:1756)(1402:1573:1747))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a594_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2175:2435:2703)(2272:2508:2751))
          (PORT SR (2467:2728:2994)(2602:2836:3076))
          (PORT CINY2 (5962:5962:5994)(6407:6439:6505))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a595_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1619:1804:1996)(1693:1871:2050))
          (PORT IN7 (1210:1387:1566)(1223:1385:1548))
          (PORT IN8 (1259:1415:1575)(1286:1440:1597))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a595_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2145:2410:2682)(2235:2471:2712))
          (PORT SR (5377:5916:6468)(5804:6359:6925))
          (PORT CINY2 (4170:4170:4198)(4376:4404:4445))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1187:1339:1495)(1238:1376:1517))
          (PORT IN7 (1775:2039:2310)(1807:2051:2301))
          (PORT IN8 (535:611:688)(531:596:662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a596_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1681:1864:2053)(1688:1850:2017))
          (PORT SR (2327:2537:2756)(2431:2628:2830))
          (PORT CINY2 (3658:3658:3678)(3914:3934:3973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x83y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1374:1511:1652)(1400:1515:1632))
          (PORT IN5 (1147:1283:1422)(1168:1300:1434))
          (PORT IN6 (1203:1374:1549)(1217:1369:1527))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a597_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1832:2038:2249)(1889:2071:2258))
          (PORT SR (3081:3352:3627)(3235:3479:3729))
          (PORT CINY2 (1802:1802:1806)(2015:2019:2041))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x88y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1948:2146:2348)(2006:2184:2367))
          (PORT IN5 (1203:1332:1463)(1213:1329:1449))
          (PORT IN6 (1765:1962:2163)(1853:2031:2213))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a598_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2112:2343:2580)(2182:2398:2620))
          (PORT SR (3522:3825:4135)(3716:3995:4279))
          (PORT CINY2 (1722:1722:1731)(1835:1844:1861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1938:2159:2386)(2046:2259:2474))
          (PORT IN5 (1123:1274:1426)(1149:1296:1444))
          (PORT IN6 (544:626:708)(539:612:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a599_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1468:1623:1783)(1515:1656:1800))
          (PORT SR (4227:4629:5039)(4509:4906:5308))
          (PORT CINY2 (3050:3050:3072)(3167:3189:3217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1703:1896:2094)(1777:1949:2125))
          (PORT IN5 (826:944:1064)(840:950:1064))
          (PORT IN6 (1156:1328:1504)(1207:1365:1527))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a600_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1715:1921:2131)(1765:1956:2152))
          (PORT SR (2281:2500:2721)(2404:2609:2820))
          (PORT CINY2 (4810:4810:4830)(5264:5284:5341))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (7022:7782:8565)(7175:7834:8513))
          (PORT IN5 (1867:2093:2325)(1938:2146:2360))
          (PORT IN6 (1505:1671:1841)(1542:1696:1855))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a601_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2617:2883:3154)(2721:2969:3222))
          (PORT SR (4606:5094:5594)(4756:5203:5662))
          (PORT CINY2 (6474:6474:6510)(6938:6974:7045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x109y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1745:1957:2172)(1801:1993:2188))
          (PORT IN5 (1213:1349:1488)(1235:1361:1492))
          (PORT IN6 (1008:1136:1267)(998:1111:1227))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a602_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1916:2130:2349)(1946:2140:2339))
          (PORT SR (1828:2008:2190)(1916:2073:2233))
          (PORT CINY2 (5994:5994:6024)(6479:6509:6577))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x110y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1385:1577:1775)(1385:1558:1733))
          (PORT IN5 (985:1109:1235)(1024:1144:1267))
          (PORT IN6 (815:913:1011)(835:925:1016))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a603_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1148:1275:1404)(1169:1286:1407))
          (PORT SR (2393:2616:2842)(2520:2718:2921))
          (PORT CINY2 (5210:5210:5241)(5543:5574:5629))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x97y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a604_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1571:1778:1989)(1679:1880:2086))
          (PORT IN5 (1960:2175:2397)(1998:2204:2416))
          (PORT IN6 (1488:1667:1850)(1567:1740:1916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a604_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3866:4289:4722)(3923:4284:4656))
          (PORT SR (5285:5820:6374)(5501:6002:6515))
          (PORT CINY2 (3434:3434:3452)(3686:3704:3741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1477:1638:1803)(1545:1691:1839))
          (PORT IN5 (1375:1565:1758)(1387:1560:1737))
          (PORT IN6 (1532:1739:1952)(1605:1797:1992))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a605_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1991:2220:2456)(2109:2334:2564))
          (PORT SR (2760:3002:3251)(2919:3145:3375))
          (PORT CINY2 (3082:3082:3094)(3377:3389:3425))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2087:2291:2499)(2168:2352:2540))
          (PORT IN7 (745:849:954)(748:843:939))
          (PORT IN8 (1463:1632:1802)(1507:1661:1817))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a606_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1894:2101:2314)(1940:2123:2310))
          (PORT SR (3959:4314:4677)(4169:4505:4847))
          (PORT CINY2 (2186:2186:2198)(2327:2339:2361))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x97y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1724:1941:2164)(1814:2022:2235))
          (PORT IN7 (913:1037:1162)(960:1077:1196))
          (PORT IN8 (1368:1543:1721)(1360:1517:1679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a607_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1910:2143:2382)(1964:2175:2390))
          (PORT SR (2550:2788:3033)(2645:2861:3083))
          (PORT CINY2 (2922:2922:2940)(3086:3104:3133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a608_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1860:2029:2203)(1893:2044:2202))
          (PORT IN5 (1781:1971:2165)(1848:2027:2211))
          (PORT IN6 (1271:1427:1587)(1289:1430:1575))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a608_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1998:2200:2409)(2087:2276:2471))
          (PORT SR (2284:2519:2757)(2408:2624:2845))
          (PORT CINY2 (6858:6858:6894)(7388:7424:7501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x125y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2736:3059:3389)(2851:3147:3451))
          (PORT IN5 (783:882:985)(803:898:995))
          (PORT IN6 (1250:1409:1572)(1312:1460:1610))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a609_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2648:2899:3158)(2746:2972:3206))
          (PORT SR (2148:2350:2554)(2247:2420:2597))
          (PORT CINY2 (7978:7978:8024)(8528:8574:8661))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x122y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a610_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5232:5787:6356)(5385:5873:6376))
          (PORT IN7 (617:698:779)(612:680:751))
          (PORT IN8 (377:438:499)(368:421:475))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a610_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2854:3125:3404)(2962:3206:3459))
          (PORT SR (2331:2569:2811)(2457:2666:2880))
          (PORT CINY2 (7642:7642:7685)(8186:8229:8313))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1477:1648:1820)(1539:1695:1855))
          (PORT IN7 (2001:2270:2542)(2094:2347:2604))
          (PORT IN8 (952:1101:1253)(941:1060:1183))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a611_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2046:2294:2549)(2057:2275:2498))
          (PORT SR (2359:2587:2818)(2495:2706:2923))
          (PORT CINY2 (6602:6602:6638)(7088:7124:7197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x111y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5296:5849:6415)(5503:6023:6558))
          (PORT IN7 (1794:2020:2248)(1843:2046:2252))
          (PORT IN8 (1013:1158:1305)(1035:1171:1308))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a612_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2353:2638:2931)(2449:2702:2961))
          (PORT SR (5130:5650:6178)(5329:5792:6266))
          (PORT CINY2 (5770:5770:5802)(6182:6214:6277))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2421:2698:2981)(2511:2777:3051))
          (PORT IN7 (1926:2148:2373)(2015:2225:2437))
          (PORT IN8 (2521:2795:3077)(2593:2833:3079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a613_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1104:1254:1407)(1113:1249:1390))
          (PORT SR (3620:3980:4347)(3859:4208:4563))
          (PORT CINY2 (4106:4106:4126)(4439:4459:4505))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x97y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1943:2203:2466)(2052:2291:2537))
          (PORT IN5 (1874:2104:2339)(1952:2175:2405))
          (PORT IN6 (758:861:967)(769:860:952))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a614_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1888:2119:2357)(1953:2173:2397))
          (PORT SR (3409:3715:4029)(3598:3890:4188))
          (PORT CINY2 (2986:2986:3004)(3161:3179:3209))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x110y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1260:1420:1585)(1262:1398:1541))
          (PORT IN5 (705:830:957)(691:797:907))
          (PORT IN6 (1206:1361:1518)(1218:1361:1508))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a615_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1818:2015:2219)(1882:2069:2258))
          (PORT SR (3056:3310:3567)(3171:3394:3623))
          (PORT CINY2 (4378:4378:4409)(4568:4599:4641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x86y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a616_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1865:2079:2299)(1953:2150:2352))
          (PORT IN7 (1046:1176:1309)(1058:1173:1292))
          (PORT IN8 (562:641:720)(550:619:690))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a616_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1454:1611:1770)(1465:1601:1739))
          (PORT SR (3643:3987:4336)(3860:4185:4519))
          (PORT CINY2 (2330:2330:2337)(2582:2589:2617))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x114y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (732:839:947)(736:828:921))
          (PORT IN7 (601:676:753)(604:670:738))
          (PORT IN8 (2019:2256:2500)(2042:2249:2461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a617_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3428:3821:4223)(3525:3862:4210))
          (PORT SR (2497:2723:2955)(2643:2846:3054))
          (PORT CINY2 (5658:5658:5693)(5999:6034:6093))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a618_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1116:1278:1443)(1134:1279:1426))
          (PORT IN7 (381:439:499)(360:404:450))
          (PORT IN8 (1322:1499:1678)(1381:1551:1725))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a618_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1483:1679:1879)(1457:1625:1798))
          (PORT SR (2564:2825:3090)(2709:2943:3183))
          (PORT CINY2 (6154:6154:6190)(6563:6599:6665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x109y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1569:1758:1949)(1626:1800:1979))
          (PORT IN7 (945:1070:1198)(989:1116:1246))
          (PORT IN8 (905:1034:1167)(920:1041:1164))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a619_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2029:2213)(1877:2039:2205))
          (PORT SR (7129:7880:8650)(7451:8133:8828))
          (PORT CINY2 (3882:3882:3912)(4004:4034:4069))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x94y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1770:1975:2185)(1860:2053:2252))
          (PORT IN5 (1152:1282:1414)(1185:1312:1443))
          (PORT IN6 (1325:1497:1674)(1384:1552:1725))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a620_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2312:2602:2898)(2450:2743:3042))
          (PORT SR (3721:4050:4383)(3958:4278:4604))
          (PORT CINY2 (2330:2330:2345)(2444:2459:2481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x85y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2182:2419:2662)(2309:2528:2752))
          (PORT IN7 (1284:1457:1635)(1326:1497:1671))
          (PORT IN8 (403:458:515)(391:438:487))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a621_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2199:2428:2662)(2300:2516:2737))
          (PORT SR (2615:2806:3000)(2722:2892:3066))
          (PORT CINY2 (1514:1514:1520)(1643:1649:1665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x92y61
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (744:840:940)(761:847:935))
          (PORT IN2 (1560:1792:2027)(1621:1853:2089))
          (PORT IN5 (2394:2635:2881)(2513:2735:2962))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a622_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1799:2015:2234)(1869:2083:2300))
          (PORT SR (3491:3796:4106)(3677:3956:4244))
          (PORT CINY2 (1914:1914:1927)(1991:2004:2021))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a623_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1548:1719:1894)(1623:1778:1936))
          (PORT IN5 (1537:1727:1924)(1578:1753:1934))
          (PORT IN6 (1382:1558:1737)(1439:1597:1758))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a623_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2074:2271:2473)(2124:2295:2472))
          (PORT SR (3910:4261:4620)(4163:4503:4850))
          (PORT CINY2 (2762:2762:2782)(2864:2884:2909))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x88y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (715:824:935)(704:796:890))
          (PORT IN2 (1221:1396:1574)(1277:1448:1621))
          (PORT IN5 (2414:2676:2944)(2528:2776:3028))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a624_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1929:2105:2286)(1966:2126:2288))
          (PORT SR (3171:3459:3754)(3348:3616:3890))
          (PORT CINY2 (2938:2938:2947)(3260:3269:3305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2010:2249:2494)(2107:2331:2560))
          (PORT IN7 (738:852:969)(725:820:918))
          (PORT IN8 (572:656:741)(579:660:742))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a625_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1752:1983:2221)(1767:1974:2186))
          (PORT SR (1865:2041:2224)(1943:2111:2282))
          (PORT CINY2 (4714:4714:4736)(5117:5139:5193))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x96y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1911:2133:2360)(2007:2213:2425))
          (PORT IN7 (914:1008:1105)(921:1000:1079))
          (PORT IN8 (1149:1292:1439)(1227:1374:1524))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a626_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2089:2342:2600)(2141:2378:2622))
          (PORT SR (2169:2393:2623)(2254:2469:2691))
          (PORT CINY2 (4346:4346:4363)(4772:4789:4841))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1560:1764:1974)(1630:1826:2029))
          (PORT IN7 (570:641:713)(560:618:679))
          (PORT IN8 (1258:1408:1562)(1307:1446:1589))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a627_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1961:2185:2414)(2055:2268:2485))
          (PORT SR (2456:2676:2904)(2544:2746:2953))
          (PORT CINY2 (3562:3562:3584)(3767:3789:3825))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x94y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1408:1593:1783)(1482:1660:1841))
          (PORT IN5 (1971:2199:2434)(2013:2220:2434))
          (PORT IN6 (984:1111:1241)(1017:1138:1262))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a628_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1765:1946:2133)(1780:1934:2091))
          (PORT SR (2644:2861:3083)(2767:2961:3159))
          (PORT CINY2 (2906:2906:2921)(3119:3134:3165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x82y74
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (752:854:959)(769:860:953))
          (PORT IN4 (1151:1299:1447)(1214:1367:1523))
          (PORT IN5 (1742:1928:2119)(1803:1973:2146))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a629_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1908:2087:2269)(1939:2093:2249))
          (PORT SR (2890:3137:3387)(3023:3240:3463))
          (PORT CINY2 (1626:1626:1629)(1826:1829:1849))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x84y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2203:2427:2654)(2282:2482:2686))
          (PORT IN7 (751:826:902)(751:815:882))
          (PORT IN8 (1114:1252:1392)(1136:1267:1402))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a630_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2188:2422:2660)(2274:2489:2708))
          (PORT SR (3497:3780:4074)(3656:3912:4173))
          (PORT CINY2 (1210:1210:1215)(1304:1309:1321))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x87y64
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (713:815:921)(722:816:911))
          (PORT IN2 (1245:1431:1620)(1279:1454:1630))
          (PORT IN5 (2364:2601:2844)(2462:2681:2905))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a631_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1964:2168:2379)(2029:2210:2393))
          (PORT SR (3332:3611:3897)(3502:3754:4011))
          (PORT CINY2 (1546:1546:1554)(1646:1654:1669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x133y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5040:5551:6073)(5228:5688:6165))
          (PORT IN7 (1837:2058:2286)(1928:2147:2372))
          (PORT IN8 (2203:2503:2807)(2293:2564:2841))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a632_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5180:5785:6406)(5339:5890:6456))
          (PORT SR (5554:6183:6829)(5809:6411:7025))
          (PORT CINY2 (8938:8938:8992)(9515:9569:9665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x135y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5834:6465:7116)(6029:6596:7178))
          (PORT IN5 (1718:1938:2164)(1792:2001:2217))
          (PORT IN6 (2393:2686:2985)(2517:2807:3100))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a633_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (6282:6982:7702)(6506:7156:7824))
          (PORT SR (2825:3124:3427)(2987:3253:3525))
          (PORT CINY2 (9226:9226:9282)(9818:9874:9973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x127y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a634_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1591:1756:1925)(1657:1804:1956))
          (PORT IN5 (1096:1250:1407)(1100:1239:1383))
          (PORT IN6 (1156:1296:1439)(1206:1337:1472))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a634_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1803:1970:2143)(1877:2032:2189))
          (PORT SR (5599:6186:6780)(5873:6433:7004))
          (PORT CINY2 (8138:8138:8186)(8681:8729:8817))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x142y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5810:6452:7108)(6033:6602:7189))
          (PORT IN7 (3990:4441:4902)(4099:4509:4927))
          (PORT IN8 (1721:1944:2170)(1743:1953:2170))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a635_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2885:3184:3494)(3004:3278:3560))
          (PORT SR (2746:2988:3234)(2881:3095:3316))
          (PORT CINY2 (9626:9626:9689)(10166:10229:10329))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x127y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2208:2455:2708)(2289:2513:2742))
          (PORT IN4 (2711:3052:3402)(2790:3100:3418))
          (PORT IN5 (3381:3741:4112)(3487:3817:4160))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a636_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2429:2707:2993)(2539:2790:3048))
          (PORT SR (4662:5112:5573)(4862:5271:5691))
          (PORT CINY2 (7306:7306:7354)(7706:7754:7829))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x108y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4367:4845:5339)(4499:4944:5402))
          (PORT IN5 (1640:1838:2039)(1689:1882:2079))
          (PORT IN6 (1676:1886:2100)(1724:1921:2125))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a637_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4204:4679:5168)(4401:4846:5303))
          (PORT SR (2367:2588:2811)(2485:2686:2893))
          (PORT CINY2 (5050:5050:5079)(5390:5419:5473))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x108y63
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a638_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1062:1186:1313)(1067:1174:1284))
          (PORT IN2 (1221:1387:1559)(1213:1353:1498))
          (PORT IN5 (1995:2205:2421)(2099:2302:2506))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a638_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3162:3476:3800)(3230:3508:3794))
          (PORT SR (3400:3725:4054)(3587:3900:4220))
          (PORT CINY2 (3834:3834:3863)(3965:3994:4029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x124y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (7966:8820:9700)(8294:9075:9878))
          (PORT IN7 (2012:2249:2493)(2055:2277:2504))
          (PORT IN8 (1862:2085:2315)(1936:2150:2372))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a639_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3485:3847:4220)(3627:3957:4294))
          (PORT SR (3852:4199:4549)(4044:4370:4702))
          (PORT CINY2 (5498:5498:5543)(5639:5684:5733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x104y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a640_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1735:1919:2109)(1836:2009:2187))
          (PORT IN7 (405:464:524)(375:420:465))
          (PORT IN8 (583:670:758)(563:633:705))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a640_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2070:2275:2487)(2115:2306:2502))
          (PORT SR (2268:2495:2729)(2367:2580:2801))
          (PORT CINY2 (5370:5370:5395)(5834:5859:5921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x109y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1743:1955:2172)(1799:1990:2183))
          (PORT IN5 (771:868:967)(799:888:980))
          (PORT IN6 (865:994:1126)(881:999:1119))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a641_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1676:1851:2032)(1682:1834:1990))
          (PORT SR (2078:2288:2503)(2166:2360:2557))
          (PORT CINY2 (5930:5930:5960)(6404:6434:6501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x114y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1439:1603:1772)(1501:1657:1815))
          (PORT IN5 (1579:1764:1951)(1620:1788:1961))
          (PORT IN6 (1920:2156:2399)(1998:2227:2461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a642_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2032:2249:2471)(2054:2239:2429))
          (PORT SR (2136:2344:2557)(2262:2452:2647))
          (PORT CINY2 (6618:6618:6653)(7124:7159:7233))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x103y89
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1410:1611:1815)(1430:1611:1795))
          (PORT IN4 (929:1065:1203)(942:1065:1189))
          (PORT IN5 (1722:1912:2107)(1805:1982:2166))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a643_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1705:1904:2110)(1738:1923:2114))
          (PORT SR (2055:2260:2469)(2157:2349:2546))
          (PORT CINY2 (4938:4938:4962)(5345:5369:5425))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x100y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1707:1897:2092)(1788:1965:2145))
          (PORT IN7 (1498:1700:1904)(1474:1637:1803))
          (PORT IN8 (1598:1788:1982)(1671:1853:2038))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a644_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2068:2344:2630)(2108:2358:2616))
          (PORT SR (4416:4870:5335)(4760:5226:5702))
          (PORT CINY2 (4666:4666:4687)(5078:5099:5153))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x84y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2326:2629:2940)(2433:2715:3004))
          (PORT IN2 (2125:2366:2614)(2208:2441:2677))
          (PORT IN5 (4058:4469:4889)(4212:4598:4993))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a645_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3819:4249:4692)(3924:4309:4703))
          (PORT SR (4530:4956:5391)(4746:5137:5536))
          (PORT CINY2 (3002:3002:3007)(3404:3409:3449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3368:3746:4133)(3502:3849:4207))
          (PORT IN7 (1648:1840:2033)(1666:1836:2008))
          (PORT IN8 (1639:1832:2030)(1695:1878:2064))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a646_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2774:3075:3383)(2883:3167:3457))
          (PORT SR (2607:2822:3040)(2734:2928:3127))
          (PORT CINY2 (2650:2650:2661)(2888:2899:2929))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a647_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2439:2689:2944)(2559:2793:3033))
          (PORT IN5 (3007:3333:3670)(3148:3455:3767))
          (PORT IN6 (1332:1494:1659)(1357:1501:1651))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a647_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1915:2154:2398)(2002:2242:2485))
          (PORT SR (2598:2811:3029)(2700:2886:3075))
          (PORT CINY2 (2602:2602:2616)(2780:2794:2821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2076:2323:2576)(2180:2415:2655))
          (PORT IN5 (2103:2347:2602)(2151:2385:2627))
          (PORT IN6 (2478:2765:3058)(2521:2778:3045))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a648_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2241:2481:2727)(2310:2531:2758))
          (PORT SR (2721:3021:3327)(2853:3152:3459))
          (PORT CINY2 (3818:3818:3832)(4205:4219:4265))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x116y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1212:1359:1511)(1213:1344:1479))
          (PORT IN5 (963:1074:1188)(984:1084:1186))
          (PORT IN6 (576:665:755)(584:670:758))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a649_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1516:1673:1833)(1546:1687:1831))
          (PORT SR (2493:2721:2951)(2616:2820:3030))
          (PORT CINY2 (5946:5946:5983)(6302:6339:6401))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x118y89
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1147:1287:1430)(1168:1301:1437))
          (PORT IN2 (1222:1402:1587)(1230:1394:1560))
          (PORT IN5 (1475:1623:1773)(1489:1623:1761))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a650_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2036:2295:2559)(2080:2314:2552))
          (PORT SR (2247:2457:2670)(2357:2544:2736))
          (PORT CINY2 (6618:6618:6657)(7055:7094:7165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x113y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1533:1724:1916)(1569:1746:1926))
          (PORT IN5 (1752:1950:2151)(1763:1944:2129))
          (PORT IN6 (873:1000:1128)(906:1030:1156))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a651_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3527:3894:4272)(3672:4009:4356))
          (PORT SR (5135:5599:6075)(5368:5790:6222))
          (PORT CINY2 (4394:4394:4428)(4535:4569:4609))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x91y65
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a652_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1285:1439:1597)(1304:1443:1586))
          (PORT IN4 (715:823:934)(715:814:914))
          (PORT IN5 (1782:1971:2164)(1873:2048:2227))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a652_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1758:1936:2118)(1812:1972:2136))
          (PORT SR (2873:3112:3356)(3003:3228:3458))
          (PORT CINY2 (2058:2058:2070)(2177:2189:2209))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x83y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1913:2140:2373)(1993:2195:2401))
          (PORT IN5 (609:695:781)(613:691:771))
          (PORT IN6 (580:668:758)(581:658:736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a653_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2013:2228:2447)(2077:2260:2447))
          (PORT SR (3172:3444:3720)(3325:3569:3817))
          (PORT CINY2 (1290:1290:1294)(1415:1419:1433))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x88y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a654_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2008:2205:2407)(2082:2261:2445))
          (PORT IN7 (822:919:1019)(820:901:983))
          (PORT IN8 (444:505:568)(438:495:553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a654_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2200:2432:2671)(2296:2512:2731))
          (PORT SR (3088:3351:3617)(3227:3456:3691))
          (PORT CINY2 (1402:1402:1411)(1460:1469:1481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x100y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1758:1956:2159)(1851:2037:2225))
          (PORT IN7 (1716:1926:2139)(1729:1919:2112))
          (PORT IN8 (741:844:950)(760:861:963))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a655_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2050:2256)(1928:2115:2306))
          (PORT SR (4045:4423:4809)(4305:4674:5048))
          (PORT CINY2 (2874:2874:2895)(2978:2999:3025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x92y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1767:1959:2157)(1863:2042:2225))
          (PORT IN5 (1000:1134:1269)(975:1087:1201))
          (PORT IN6 (1245:1413:1585)(1319:1486:1657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a656_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1797:2030:2269)(1881:2118:2359))
          (PORT SR (2255:2453:2655)(2350:2532:2716))
          (PORT CINY2 (3514:3514:3527)(3866:3879:3921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x108y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2482:2789:3102)(2569:2867:3173))
          (PORT IN2 (2093:2343:2598)(2125:2354:2591))
          (PORT IN5 (1938:2160:2387)(1990:2199:2414))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a657_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1463:1662:1868)(1500:1686:1877))
          (PORT SR (2161:2387:2617)(2260:2462:2670))
          (PORT CINY2 (5690:5690:5719)(6140:6169:6233))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x97y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1934:2148:2367)(2023:2227:2433))
          (PORT IN5 (398:457:517)(379:432:486))
          (PORT IN6 (721:804:889)(719:789:861))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a658_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2052:2255:2465)(2075:2255:2439))
          (PORT SR (1878:2053:2232)(1965:2122:2283))
          (PORT CINY2 (4650:4650:4668)(5111:5129:5185))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x97y80
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1027:1151:1276)(1042:1146:1255))
          (PORT IN4 (2092:2324:2560)(2171:2394:2622))
          (PORT IN5 (2061:2337:2623)(2162:2423:2690))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a659_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1065:1210:1358)(1060:1183:1310))
          (PORT SR (2240:2434:2633)(2351:2521:2695))
          (PORT CINY2 (3690:3690:3708)(3986:4004:4045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2031:2265:2505)(2151:2374:2602))
          (PORT IN5 (755:863:973)(745:835:928))
          (PORT IN6 (745:847:952)(745:835:929))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a660_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1440:1596:1754)(1462:1595:1731))
          (PORT SR (2371:2566:2767)(2483:2653:2826))
          (PORT CINY2 (2794:2794:2804)(3074:3084:3117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x82y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1444:1587:1733)(1494:1625:1759))
          (PORT IN5 (1091:1240:1393)(1133:1272:1412))
          (PORT IN6 (1095:1238:1385)(1098:1220:1348))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a661_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1721:1885:2052)(1736:1875:2017))
          (PORT SR (2708:2923:3141)(2843:3037:3236))
          (PORT CINY2 (1754:1754:1757)(1976:1979:2001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x81y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2352:2584:2821)(2516:2738:2968))
          (PORT IN5 (1161:1296:1432)(1185:1319:1458))
          (PORT IN6 (1540:1734:1934)(1644:1838:2033))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a662_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2195:2425:2661)(2282:2499:2721))
          (PORT SR (2852:3062:3279)(2994:3179:3367))
          (PORT CINY2 (810:810:812)(887:889:897))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x88y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2394:2621:2854)(2489:2700:2916))
          (PORT IN7 (1188:1318:1453)(1198:1309:1424))
          (PORT IN8 (1126:1252:1381)(1151:1270:1393))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a663_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2201:2431:2669)(2295:2509:2726))
          (PORT SR (3086:3345:3608)(3224:3452:3685))
          (PORT CINY2 (1466:1466:1475)(1535:1544:1557))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x123y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1433:1614:1799)(1488:1666:1845))
          (PORT IN2 (2343:2652:2971)(2427:2735:3049))
          (PORT IN5 (6936:7685:8447)(7153:7845:8558))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a664_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5300:5940:6602)(5476:6062:6662))
          (PORT SR (2515:2766:3020)(2645:2874:3108))
          (PORT CINY2 (7626:7626:7670)(8150:8194:8277))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x127y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2635:2905:3180)(2752:3007:3267))
          (PORT IN7 (1219:1379:1544)(1217:1361:1507))
          (PORT IN8 (1498:1681:1864)(1524:1689:1859))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a665_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1843:2012:2188)(1911:2065:2221))
          (PORT SR (7138:7899:8680)(7427:8133:8857))
          (PORT CINY2 (8394:8394:8442)(8981:9029:9121))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x122y102
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (953:1076:1200)(959:1071:1186))
          (PORT IN2 (579:659:739)(559:623:688))
          (PORT IN5 (4894:5445:6007)(5070:5586:6115))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a666_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2133:2342:2558)(2185:2372:2561))
          (PORT SR (3021:3346:3677)(3227:3539:3859))
          (PORT CINY2 (7898:7898:7941)(8486:8529:8617))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x134y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4165:4569:4980)(4318:4675:5044))
          (PORT IN5 (2348:2655:2967)(2404:2700:3003))
          (PORT IN6 (1870:2137:2407)(1915:2156:2404))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a667_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4088:4588:5105)(4223:4687:5164))
          (PORT SR (2577:2826:3079)(2716:2936:3162))
          (PORT CINY2 (8666:8666:8721)(9179:9234:9325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x126y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6321:6979:7658)(6587:7186:7803))
          (PORT IN5 (2160:2432:2710)(2236:2482:2733))
          (PORT IN6 (1856:2116:2379)(1935:2170:2409))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a668_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2288:2505:2730)(2374:2572:2777))
          (PORT SR (2306:2507:2711)(2416:2596:2781))
          (PORT CINY2 (7514:7514:7561)(7967:8014:8093))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x109y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4942:5448:5966)(5105:5572:6054))
          (PORT IN5 (2178:2429:2685)(2294:2536:2784))
          (PORT IN6 (2011:2260:2516)(2058:2284:2520))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a669_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4372:4849:5339)(4554:4996:5449))
          (PORT SR (2349:2576:2808)(2466:2674:2885))
          (PORT CINY2 (5418:5418:5448)(5804:5834:5893))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1582:1744:1910)(1670:1816:1967))
          (PORT IN5 (1488:1644:1805)(1517:1660:1807))
          (PORT IN6 (942:1068:1196)(983:1099:1216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a670_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1462:1625:1791)(1509:1656:1807))
          (PORT SR (2918:3154:3396)(3046:3258:3480))
          (PORT CINY2 (3146:3146:3170)(3245:3269:3297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x123y72
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1768:1971:2179)(1828:2011:2196))
          (PORT IN2 (1675:1866:2061)(1786:1972:2159))
          (PORT IN5 (1954:2179:2411)(2029:2257:2491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a671_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2178:2397:2622)(2264:2463:2664))
          (PORT SR (2974:3239:3507)(3125:3368:3616))
          (PORT CINY2 (6090:6090:6134)(6350:6394:6453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x110y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1453:1618:1786)(1491:1638:1789))
          (PORT IN5 (1681:1889:2100)(1724:1917:2116))
          (PORT IN6 (593:678:765)(607:690:773))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a672_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3630:4042:4467)(3766:4148:4537))
          (PORT SR (2193:2426:2664)(2295:2513:2733))
          (PORT CINY2 (6298:6298:6329)(6818:6849:6921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x117y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:631:708)(544:605:666))
          (PORT IN2 (941:1060:1181)(973:1091:1212))
          (PORT IN5 (2214:2429:2649)(2289:2492:2703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a673_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2326:2544:2770)(2388:2582:2780))
          (PORT SR (1932:2119:2308)(2029:2190:2356))
          (PORT CINY2 (7210:7210:7248)(7766:7804:7885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x117y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1922:2127:2338)(1987:2177:2371))
          (PORT IN5 (1415:1600:1788)(1467:1644:1826))
          (PORT IN6 (1143:1291:1440)(1212:1357:1506))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a674_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2344:2604:2872)(2408:2649:2895))
          (PORT SR (1896:2081:2269)(1983:2143:2307))
          (PORT CINY2 (7466:7466:7504)(8066:8104:8189))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x105y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1843:2048:2256)(1954:2151:2353))
          (PORT IN5 (1031:1154:1280)(1068:1187:1308))
          (PORT IN6 (1382:1588:1798)(1393:1569:1748))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a675_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1692:1932:2179)(1706:1926:2150))
          (PORT SR (2260:2477:2703)(2394:2609:2831))
          (PORT CINY2 (5226:5226:5252)(5648:5674:5733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a676_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1767:1960:2159)(1853:2030:2211))
          (PORT IN5 (389:445:501)(359:401:444))
          (PORT IN6 (1364:1525:1689)(1399:1543:1689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a676_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2246:2475:2713)(2326:2539:2757))
          (PORT SR (2234:2460:2691)(2352:2564:2781))
          (PORT CINY2 (4362:4362:4378)(4808:4824:4877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1877:2076:2277)(1941:2122:2308))
          (PORT IN7 (1598:1773:1952)(1612:1769:1929))
          (PORT IN8 (1317:1472:1630)(1301:1436:1575))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a677_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2450:2689:2936)(2534:2753:2974))
          (PORT SR (3510:3842:4182)(3736:4055:4381))
          (PORT CINY2 (3290:3290:3301)(3638:3649:3689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x85y69
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a678_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1243:1397:1554)(1297:1434:1574))
          (PORT IN4 (881:999:1119)(853:947:1043))
          (PORT IN5 (2476:2776:3083)(2617:2902:3193))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a678_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2391:2655:2924)(2497:2735:2978))
          (PORT SR (3545:3865:4190)(3739:4036:4339))
          (PORT CINY2 (1642:1642:1648)(1793:1799:1817))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2229:2466:2708)(2357:2580:2810))
          (PORT IN5 (1750:1967:2188)(1839:2045:2257))
          (PORT IN6 (1150:1281:1414)(1165:1281:1401))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a679_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2479:2732:2992)(2562:2798:3041))
          (PORT SR (3567:3875:4189)(3796:4083:4373))
          (PORT CINY2 (1962:1962:1972)(2099:2109:2129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x92y88
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:469:529)(398:450:502))
          (PORT IN2 (1703:1945:2191)(1772:1994:2221))
          (PORT IN5 (1582:1724:1869)(1639:1769:1901))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a680_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2040:2255:2475)(2088:2281:2480))
          (PORT SR (2914:3240:3572)(3063:3390:3726))
          (PORT CINY2 (3642:3642:3655)(4016:4029:4073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x117y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1486:1671:1859)(1528:1701:1878))
          (PORT IN7 (1727:1976:2231)(1812:2051:2295))
          (PORT IN8 (1388:1576:1769)(1437:1619:1807))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a681_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1881:2082:2287)(1950:2136:2328))
          (PORT SR (2301:2506:2713)(2419:2594:2774))
          (PORT CINY2 (6186:6186:6224)(6566:6604:6669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x119y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1547:1730:1915)(1609:1771:1937))
          (PORT IN5 (1006:1134:1264)(1045:1165:1289))
          (PORT IN6 (760:864:970)(772:870:969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a682_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2218:2501:2789)(2281:2542:2807))
          (PORT SR (2429:2662:2897)(2555:2771:2993))
          (PORT CINY2 (6794:6794:6834)(7244:7284:7357))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x112y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1557:1744:1933)(1618:1795:1977))
          (PORT IN7 (1462:1660:1861)(1526:1717:1914))
          (PORT IN8 (1073:1193:1315)(1138:1257:1376))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a683_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2524:2769:3019)(2592:2819:3054))
          (PORT SR (4521:4945:5375)(4755:5156:5562))
          (PORT CINY2 (4346:4346:4379)(4496:4529:4569))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a684_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1477:1650:1826)(1503:1643:1788))
          (PORT IN5 (919:1038:1160)(935:1046:1160))
          (PORT IN6 (569:649:731)(559:626:694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a684_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1781:1982:2189)(1857:2044:2233))
          (PORT SR (2327:2517:2715)(2433:2611:2796))
          (PORT CINY2 (3498:3498:3520)(3692:3714:3749))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x86y69
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:649:740)(559:633:709))
          (PORT IN2 (547:622:700)(541:603:666))
          (PORT IN5 (2270:2503:2742)(2384:2607:2834))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a685_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1950:2145:2348)(2037:2225:2414))
          (PORT SR (2782:2997:3217)(2914:3109:3308))
          (PORT CINY2 (1754:1754:1761)(1907:1914:1933))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1623:1791:1963)(1706:1858:2013))
          (PORT IN7 (736:836:938)(753:849:948))
          (PORT IN8 (1865:2087:2313)(1931:2149:2370))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a686_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2160:2446:2736)(2246:2516:2792))
          (PORT SR (3148:3402:3659)(3314:3547:3787))
          (PORT CINY2 (1866:1866:1878)(1952:1964:1981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x100y59
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:635:716)(559:633:707))
          (PORT IN2 (861:993:1129)(887:1005:1125))
          (PORT IN5 (2133:2343:2559)(2238:2438:2642))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a687_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1746:1937:2133)(1754:1914:2081))
          (PORT SR (3066:3344:3631)(3206:3467:3731))
          (PORT CINY2 (2682:2682:2703)(2753:2774:2797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x92y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2737:3035:3342)(2929:3227:3530))
          (PORT IN5 (2568:2857:3154)(2636:2904:3183))
          (PORT IN6 (1038:1167:1299)(1084:1205:1330))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a688_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2183:2419:2662)(2236:2445:2659))
          (PORT SR (2787:3058:3334)(2939:3193:3451))
          (PORT CINY2 (3706:3706:3719)(4091:4104:4149))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x110y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1650:1842:2036)(1724:1908:2097))
          (PORT IN5 (785:895:1006)(793:899:1007))
          (PORT IN6 (721:824:930)(712:804:896))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a689_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2859:3169:3484)(2928:3211:3502))
          (PORT SR (2270:2498:2730)(2368:2580:2797))
          (PORT CINY2 (5850:5850:5881)(6293:6324:6389))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x102y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a690_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1743:1926:2113)(1825:1995:2170))
          (PORT IN5 (1214:1355:1498)(1243:1373:1506))
          (PORT IN6 (703:802:904)(699:785:873))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a690_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3675:4109:4551)(3794:4192:4601))
          (PORT SR (1704:1854:2009)(1772:1908:2051))
          (PORT CINY2 (5210:5210:5233)(5681:5704:5765))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x94y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1565:1767:1974)(1642:1832:2027))
          (PORT IN5 (1613:1828:2049)(1680:1905:2131))
          (PORT IN6 (1386:1584:1786)(1392:1563:1739))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a691_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1406:1551:1702)(1428:1563:1702))
          (PORT SR (2695:2936:3182)(2821:3035:3254))
          (PORT CINY2 (3226:3226:3241)(3494:3509:3545))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x88y77
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a692_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1277:1427:1580)(1282:1409:1540))
          (PORT IN2 (900:1020:1141)(940:1052:1167))
          (PORT IN5 (1965:2152:2346)(2058:2239:2425))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a692_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1808:2021:2241)(1881:2079:2280))
          (PORT SR (2705:2946:3194)(2835:3049:3266))
          (PORT CINY2 (2490:2490:2499)(2735:2744:2773))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x85y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1529:1674)(1424:1550:1678))
          (PORT IN5 (1224:1393:1562)(1264:1428:1596))
          (PORT IN6 (1348:1539:1733)(1366:1542:1723))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a693_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1972:2211:2456)(2052:2277:2507))
          (PORT SR (2668:2882:3100)(2787:2974:3164))
          (PORT CINY2 (1962:1962:1968)(2168:2174:2197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x87y66
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a694_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (371:429:488)(344:389:436))
          (PORT IN2 (1587:1761:1940)(1658:1824:1992))
          (PORT IN5 (2180:2390:2607)(2283:2477:2675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a694_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1786:1960:2140)(1854:2012:2172))
          (PORT SR (3198:3459:3726)(3369:3605:3846))
          (PORT CINY2 (1674:1674:1682)(1796:1804:1821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2227:2428:2636)(2318:2502:2690))
          (PORT IN5 (1283:1433:1588)(1342:1493:1649))
          (PORT IN6 (1059:1193:1331)(1033:1136:1244))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a695_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1918:2122:2330)(1972:2153:2338))
          (PORT SR (3261:3542:3827)(3429:3683:3942))
          (PORT CINY2 (1994:1994:2006)(2102:2114:2133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x126y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6597:7313:8049)(6772:7409:8065))
          (PORT IN7 (2200:2470:2745)(2278:2526:2782))
          (PORT IN8 (1486:1653:1825)(1524:1676:1832))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a696_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (6425:7223:8047)(6678:7422:8183))
          (PORT SR (2740:3003:3268)(2855:3099:3347))
          (PORT CINY2 (7898:7898:7945)(8417:8464:8549))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x126y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2454:2700:2951)(2552:2781:3014))
          (PORT IN5 (1313:1482:1654)(1333:1494:1657))
          (PORT IN6 (1972:2214:2460)(2072:2313:2560))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a697_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2018:2211:2411)(2103:2284:2468))
          (PORT SR (6974:7713:8472)(7245:7927:8626))
          (PORT CINY2 (8218:8218:8265)(8792:8839:8929))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x130y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a698_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (8709:9685:10682)(9073:9989:10927))
          (PORT IN7 (377:434:493)(350:393:437))
          (PORT IN8 (1468:1662:1861)(1578:1768:1961))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a698_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (6482:7290:8120)(6689:7420:8170))
          (PORT SR (2886:3175:3468)(3026:3294:3568))
          (PORT CINY2 (8730:8730:8781)(9323:9374:9469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x122y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1620:1818:2017)(1683:1867:2052))
          (PORT IN2 (1928:2152:2380)(1993:2199:2408))
          (PORT IN5 (4467:4981:5504)(4622:5106:5603))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a699_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3128:3461:3803)(3252:3567:3889))
          (PORT SR (2230:2436:2645)(2351:2537:2728))
          (PORT CINY2 (7258:7258:7301)(7736:7779:7857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x118y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (7281:8078:8897)(7509:8212:8937))
          (PORT IN5 (2586:2903:3229)(2667:2960:3261))
          (PORT IN6 (2079:2309:2543)(2161:2383:2609))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a700_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4426:4938:5461)(4632:5108:5596))
          (PORT SR (2763:3044:3330)(2905:3165:3429))
          (PORT CINY2 (6234:6234:6273)(6605:6644:6709))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x102y89
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1329:1471:1618)(1341:1470:1600))
          (PORT IN2 (2275:2556:2844)(2404:2674:2950))
          (PORT IN5 (1619:1787:1959)(1703:1863:2024))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a701_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1931:2130:2337)(1964:2144:2330))
          (PORT SR (1834:2007:2187)(1892:2048:2208))
          (PORT CINY2 (4826:4826:4849)(5231:5254:5309))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1429:1600:1775)(1496:1652:1812))
          (PORT IN5 (2327:2582:2844)(2432:2665:2903))
          (PORT IN6 (1715:1927:2142)(1821:2030:2242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a702_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3338:3677:4026)(3420:3726:4041))
          (PORT SR (3577:3926:4280)(3777:4116:4463))
          (PORT CINY2 (3658:3658:3686)(3776:3804:3837))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x122y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1692:1901:2117)(1774:1966:2165))
          (PORT IN5 (1225:1397:1571)(1260:1425:1594))
          (PORT IN6 (1590:1778:1972)(1676:1850:2028))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a703_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2119:2317:2519)(2185:2356:2530))
          (PORT SR (2841:3092:3346)(2978:3196:3420))
          (PORT CINY2 (5658:5658:5701)(5861:5904:5957))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x108y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1399:1560:1725)(1439:1582:1729))
          (PORT IN5 (1915:2164:2417)(1950:2175:2408))
          (PORT IN6 (1153:1304:1457)(1206:1347:1491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a704_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2132:2339:2551)(2159:2343:2530))
          (PORT SR (2013:2217:2425)(2111:2295:2484))
          (PORT CINY2 (5882:5882:5911)(6365:6394:6461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x118y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1434:1597:1764)(1468:1617:1770))
          (PORT IN7 (873:998:1125)(899:1012:1128))
          (PORT IN8 (1442:1625:1812)(1452:1611:1775))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a705_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2481:2724:2975)(2584:2809:3039))
          (PORT SR (2306:2539:2775)(2419:2626:2839))
          (PORT CINY2 (7194:7194:7233)(7730:7769:7849))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x120y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2087:2325:2572)(2140:2365:2595))
          (PORT IN2 (411:467:523)(394:442:491))
          (PORT IN5 (6301:6998:7707)(6545:7202:7871))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a706_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2204:2400:2603)(2257:2432:2611))
          (PORT SR (2682:2963:3249)(2839:3100:3368))
          (PORT CINY2 (7546:7546:7587)(8108:8149:8233))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x106y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1818:2037:2258)(1885:2078:2277))
          (PORT IN5 (1707:1891:2079)(1749:1918:2092))
          (PORT IN6 (598:673:748)(608:674:742))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a707_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1092:1244:1401)(1087:1219:1355))
          (PORT SR (2145:2344:2547)(2242:2434:2629))
          (PORT CINY2 (5338:5338:5365)(5762:5789:5849))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x92y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a708_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1367:1527:1691)(1400:1557:1719))
          (PORT IN2 (2877:3161:3450)(3060:3329:3604))
          (PORT IN5 (1602:1754:1911)(1664:1804:1947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a708_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2442:2699:2965)(2531:2775:3023))
          (PORT SR (2798:3076:3358)(2942:3198:3460))
          (PORT CINY2 (3898:3898:3911)(4316:4329:4377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2188:2416:2651)(2322:2539:2760))
          (PORT IN5 (406:467:529)(384:437:492))
          (PORT IN6 (1357:1533:1713)(1374:1527:1685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a709_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2040:2247:2461)(2091:2277:2465))
          (PORT SR (2239:2440:2644)(2324:2497:2673))
          (PORT CINY2 (3178:3178:3188)(3524:3534:3573))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a710_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1862:2061:2266)(1902:2074:2250))
          (PORT IN5 (1234:1390:1549)(1272:1411:1554))
          (PORT IN6 (698:810:925)(697:791:886))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a710_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2137:2357:2585)(2257:2468:2682))
          (PORT SR (3551:3858:4172)(3770:4058:4352))
          (PORT CINY2 (2026:2026:2036)(2174:2184:2205))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1900:2080:2264)(1960:2117:2278))
          (PORT IN5 (1075:1207:1339)(1087:1214:1341))
          (PORT IN6 (1381:1549:1719)(1474:1641:1811))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a711_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2463:2714:2973)(2542:2773:3008))
          (PORT SR (3768:4099:4437)(3957:4266:4581))
          (PORT CINY2 (2010:2010:2021)(2138:2149:2169))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a712_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1701:1894:2092)(1782:1959:2140))
          (PORT IN7 (548:631:717)(534:605:676))
          (PORT IN8 (367:426:486)(345:391:438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a712_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1895:2124:2361)(1948:2165:2387))
          (PORT SR (2701:2942:3188)(2851:3074:3302))
          (PORT CINY2 (3850:3850:3866)(4208:4224:4269))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x123y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2225:2483:2746)(2366:2622:2881))
          (PORT IN2 (2013:2272:2532)(2063:2303:2548))
          (PORT IN5 (8430:9371:10342)(8776:9642:10531))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a713_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (7613:8488:9388)(7859:8647:9458))
          (PORT SR (2427:2651:2878)(2549:2758:2972))
          (PORT CINY2 (7242:7242:7286)(7700:7744:7821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1460:1604:1750)(1480:1603:1730))
          (PORT IN5 (2237:2544:2857)(2324:2614:2908))
          (PORT IN6 (1242:1412:1586)(1266:1420:1579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a714_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2597:2875:3161)(2684:2940:3202))
          (PORT SR (2396:2630:2868)(2533:2750:2972))
          (PORT CINY2 (6346:6346:6382)(6788:6824:6893))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x114y62
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1852:2076:2305)(1949:2168:2392))
          (PORT IN4 (1273:1438:1608)(1322:1480:1643))
          (PORT IN5 (1433:1595:1759)(1491:1649:1809))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a715_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2098:2320:2549)(2171:2377:2588))
          (PORT SR (3353:3655:3960)(3493:3754:4021))
          (PORT CINY2 (4442:4442:4477)(4574:4609:4649))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x94y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1775:2013:2255)(1849:2064:2285))
          (PORT IN5 (1831:2062:2295)(1909:2139:2373))
          (PORT IN6 (724:827:932)(728:817:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a716_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1905:2142:2386)(1953:2166:2383))
          (PORT SR (2878:3116:3359)(2999:3213:3432))
          (PORT CINY2 (2458:2458:2473)(2594:2609:2633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x85y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2282:2555:2835)(2397:2651:2911))
          (PORT IN7 (766:873:981)(792:896:1002))
          (PORT IN8 (1463:1641:1824)(1500:1673:1852))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a717_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1951:2150:2354)(2033:2218:2406))
          (PORT SR (2690:2903:3121)(2799:2985:3174))
          (PORT CINY2 (1706:1706:1712)(1868:1874:1893))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2063:2244:2429)(2132:2292:2455))
          (PORT IN5 (1038:1176:1316)(1078:1209:1340))
          (PORT IN6 (564:639:717)(556:625:694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a718_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2117:2342:2574)(2190:2398:2610))
          (PORT SR (3094:3357:3623)(3242:3472:3708))
          (PORT CINY2 (1754:1754:1765)(1838:1849:1865))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x102y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1756:1943:2134)(1858:2031:2210))
          (PORT IN5 (1683:1849:2022)(1708:1854:2005))
          (PORT IN6 (828:931:1037)(813:897:985))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a719_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1680:1862:2051)(1742:1915:2091))
          (PORT SR (2724:2936:3153)(2834:3019:3213))
          (PORT CINY2 (2970:2970:2993)(3056:3079:3105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x93y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1637:1826)(1524:1706:1891))
          (PORT IN2 (714:823:934)(724:827:931))
          (PORT IN5 (4471:4976:5494)(4595:5053:5521))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a720_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1713:1888:2069)(1770:1929:2093))
          (PORT SR (2063:2236:2412)(2145:2301:2461))
          (PORT CINY2 (3946:3946:3960)(4355:4369:4417))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1749:1963:2180)(1806:1998:2194))
          (PORT IN5 (1550:1781:2016)(1584:1796:2015))
          (PORT IN6 (899:1020:1144)(923:1035:1151))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a721_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1909:2124:2345)(1933:2128:2327))
          (PORT SR (2045:2248:2454)(2158:2349:2544))
          (PORT CINY2 (5642:5642:5670)(6101:6129:6193))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x101y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1222:1386:1553)(1217:1360:1506))
          (PORT IN2 (1086:1225:1368)(1104:1228:1355))
          (PORT IN5 (2305:2551:2800)(2398:2623:2856))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a722_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1731:1937:2147)(1791:1981:2176))
          (PORT SR (2655:2921:3191)(2823:3084:3351))
          (PORT CINY2 (5162:5162:5184)(5642:5664:5725))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x106y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (943:1063:1186)(958:1067:1179))
          (PORT IN5 (1287:1414:1543)(1309:1421:1536))
          (PORT IN6 (883:1012:1142)(900:1017:1136))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a723_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1522:1673:1829)(1532:1667:1806))
          (PORT SR (2230:2426:2625)(2344:2522:2705))
          (PORT CINY2 (4442:4442:4469)(4712:4739:4785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x96y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1294:1448:1605)(1348:1495:1644))
          (PORT IN5 (372:428:484)(348:391:435))
          (PORT IN6 (562:646:732)(550:623:698))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a724_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1972:2196:2427)(2069:2282:2500))
          (PORT SR (2529:2766:3010)(2646:2872:3105))
          (PORT CINY2 (3386:3386:3403)(3647:3664:3701))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x85y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a725_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2213:2478:2750)(2319:2565:2817))
          (PORT IN5 (552:637:724)(542:616:691))
          (PORT IN6 (741:845:949)(760:855:953))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a725_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1446:1598:1754)(1461:1599:1742))
          (PORT SR (2443:2637:2836)(2554:2721:2891))
          (PORT CINY2 (2346:2346:2352)(2618:2624:2653))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x87y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1873:2064:2260)(1958:2130:2307))
          (PORT IN7 (1179:1333:1491)(1226:1381:1538))
          (PORT IN8 (1599:1790:1988)(1695:1877:2064))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a726_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2235:2457:2687)(2350:2563:2779))
          (PORT SR (3219:3481:3748)(3401:3637:3876))
          (PORT CINY2 (1610:1610:1618)(1721:1729:1745))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x89y66
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1052:1192:1334)(1102:1232:1365))
          (PORT IN2 (1544:1730:1918)(1621:1798:1980))
          (PORT IN5 (2708:2990:3279)(2857:3128:3404))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a727_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1930:2136:2348)(1985:2174:2368))
          (PORT SR (3681:4005:4337)(3900:4203:4512))
          (PORT CINY2 (1898:1898:1908)(2024:2034:2053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x128y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (7098:7870:8666)(7275:7961:8667))
          (PORT IN7 (2172:2453:2738)(2256:2508:2768))
          (PORT IN8 (2065:2280:2501)(2105:2295:2491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a728_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (6619:7362:8126)(6872:7552:8251))
          (PORT SR (2635:2882:3132)(2792:3029:3273))
          (PORT CINY2 (8122:8122:8171)(8645:8694:8781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x129y102
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1276:1420:1569)(1287:1420:1558))
          (PORT IN4 (919:1056:1195)(913:1032:1154))
          (PORT IN5 (6654:7414:8192)(6887:7572:8275))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a729_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2474:2723:2976)(2569:2792:3023))
          (PORT SR (2845:3139:3436)(3031:3309:3594))
          (PORT CINY2 (8682:8682:8732)(9284:9334:9429))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x128y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1791:1981:2175)(1875:2049:2229))
          (PORT IN5 (2091:2326:2568)(2115:2328:2548))
          (PORT IN6 (775:876:978)(780:869:961))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a730_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2713:2967:3230)(2814:3042:3278))
          (PORT SR (5412:5974:6542)(5669:6202:6745))
          (PORT CINY2 (8314:8314:8363)(8870:8919:9009))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x129y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6467:7144:7842)(6762:7383:8023))
          (PORT IN5 (2725:3079:3437)(2878:3230:3588))
          (PORT IN6 (2024:2320:2621)(2099:2371:2650))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a731_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (6258:7007:7776)(6436:7106:7793))
          (PORT SR (2849:3120:3396)(3026:3286:3553))
          (PORT CINY2 (8042:8042:8092)(8534:8584:8669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x129y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4626:5106:5601)(4844:5289:5749))
          (PORT IN5 (2033:2292:2559)(2116:2363:2612))
          (PORT IN6 (3112:3393:3682)(3228:3470:3720))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a732_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4109:4517:4936)(4214:4577:4951))
          (PORT SR (6429:7082:7749)(6739:7343:7963))
          (PORT CINY2 (8170:8170:8220)(8684:8734:8821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:1054:1187)(945:1064:1185))
          (PORT IN5 (2142:2386:2638)(2211:2446:2688))
          (PORT IN6 (2317:2599:2887)(2423:2680:2945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a733_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4668:5216:5780)(4886:5390:5904))
          (PORT SR (2682:2932:3189)(2847:3078:3314))
          (PORT CINY2 (5834:5834:5870)(6188:6224:6285))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x104y64
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a734_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (780:889:999)(772:870:968))
          (PORT IN4 (1110:1246:1385)(1133:1265:1401))
          (PORT IN5 (1438:1579:1724)(1495:1626:1760))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a734_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1924:2100:2283)(1957:2112:2272))
          (PORT SR (2941:3176:3416)(3100:3321:3550))
          (PORT CINY2 (3450:3450:3475)(3584:3609:3641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x122y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (7532:8361:9204)(7809:8585:9383))
          (PORT IN7 (2439:2765:3100)(2538:2840:3146))
          (PORT IN8 (1670:1876:2087)(1723:1920:2120))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a735_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3463:3871:4287)(3533:3888:4256))
          (PORT SR (2636:2862:3092)(2783:2987:3196))
          (PORT CINY2 (5978:5978:6021)(6236:6279:6337))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x108y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a736_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1254:1420:1589)(1301:1465:1632))
          (PORT IN2 (422:480:539)(406:454:504))
          (PORT IN5 (2026:2258:2494)(2102:2320:2543))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a736_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1763:1970:2181)(1821:2013:2209))
          (PORT SR (1794:1977:2164)(1854:2017:2181))
          (PORT CINY2 (5946:5946:5975)(6440:6469:6537))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x111y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2097:2356:2621)(2197:2441:2687))
          (PORT IN5 (1416:1597:1781)(1468:1641:1819))
          (PORT IN6 (1603:1792:1986)(1660:1834:2013))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a737_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1895:2121:2353)(1951:2160:2374))
          (PORT SR (2448:2704:2967)(2575:2821:3072))
          (PORT CINY2 (6282:6282:6314)(6782:6814:6885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x125y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5489:6095:6714)(5728:6283:6854))
          (PORT IN5 (1473:1634:1800)(1509:1654:1803))
          (PORT IN6 (1739:1951:2168)(1820:2022:2230))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a738_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2792:3063:3339)(2904:3148:3400))
          (PORT SR (2718:2999:3286)(2905:3176:3452))
          (PORT CINY2 (8106:8106:8152)(8678:8724:8813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1660:1850:2045)(1730:1899:2073))
          (PORT IN5 (1613:1785:1960)(1707:1869:2033))
          (PORT IN6 (1596:1782:1973)(1682:1856:2037))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a739_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (912:1052:1194)(890:999:1111))
          (PORT SR (1864:2038:2220)(1946:2112:2281))
          (PORT CINY2 (5066:5066:5090)(5495:5519:5577))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a740_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1934:2136:2344)(2007:2190:2377))
          (PORT IN7 (2497:2764:3036)(2598:2850:3109))
          (PORT IN8 (1379:1562:1747)(1438:1613:1792))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a740_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1716:1924:2137)(1778:1969:2166))
          (PORT SR (2681:2954:3230)(2847:3112:3382))
          (PORT CINY2 (4906:4906:4928)(5342:5364:5421))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x89y94
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1179:1320:1462)(1217:1347:1481))
          (PORT IN2 (936:1058:1182)(948:1060:1175))
          (PORT IN5 (2627:2881:3142)(2787:3036:3293))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a741_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1913:2114:2319)(1974:2156:2342))
          (PORT SR (2154:2354:2559)(2244:2417:2593))
          (PORT CINY2 (3690:3690:3700)(4124:4134:4181))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1492:1669:1850)(1517:1660:1807))
          (PORT IN7 (1286:1458:1635)(1349:1516:1686))
          (PORT IN8 (1386:1554:1724)(1383:1526:1673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a742_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1944:2182:2426)(2020:2243:2471))
          (PORT SR (2349:2543:2745)(2449:2631:2819))
          (PORT CINY2 (3434:3434:3456)(3617:3639:3673))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x105y70
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1701:1880:2063)(1727:1884:2046))
          (PORT IN2 (1237:1402:1569)(1284:1441:1601))
          (PORT IN5 (1941:2189:2444)(2019:2264:2515))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a743_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1567:1749:1938)(1621:1790:1963))
          (PORT SR (2365:2560:2758)(2464:2647:2834))
          (PORT CINY2 (3946:3946:3972)(4148:4174:4213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a744_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2915:3237:3568)(3126:3450:3780))
          (PORT IN5 (1047:1189:1337)(1059:1194:1332))
          (PORT IN6 (1270:1391:1517)(1287:1394:1505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a744_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2426:2755:3092)(2449:2729:3018))
          (PORT SR (2977:3272:3572)(3149:3429:3714))
          (PORT CINY2 (3882:3882:3896)(4280:4294:4341))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x124y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a745_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6963:7744:8546)(7154:7852:8570))
          (PORT IN5 (2062:2327:2597)(2168:2421:2681))
          (PORT IN6 (1386:1572:1759)(1436:1610:1787))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a745_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2831:3144:3464)(2980:3271:3569))
          (PORT SR (6621:7302:7997)(6927:7563:8213))
          (PORT CINY2 (7290:7290:7335)(7739:7784:7861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x117y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1566:1752:1942)(1617:1791:1970))
          (PORT IN5 (1798:2035:2273)(1876:2108:2344))
          (PORT IN6 (758:867:977)(776:876:979))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a746_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2457:2713:2978)(2533:2762:2999))
          (PORT SR (2109:2318:2530)(2200:2379:2563))
          (PORT CINY2 (6762:6762:6800)(7241:7279:7353))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1428:1590:1753)(1484:1641:1801))
          (PORT IN5 (2148:2369:2597)(2191:2398:2612))
          (PORT IN6 (1400:1570:1745)(1469:1629:1792))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a747_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1920:2118:2322)(1978:2156:2338))
          (PORT SR (3165:3442:3722)(3290:3523:3762))
          (PORT CINY2 (4618:4618:4654)(4763:4799:4841))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x95y68
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (913:1046:1182)(940:1059:1182))
          (PORT IN2 (1204:1354:1510)(1245:1388:1534))
          (PORT IN5 (2181:2432:2691)(2235:2465:2701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a748_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1909:2110:2317)(1985:2171:2361))
          (PORT SR (4005:4381:4763)(4252:4614:4984))
          (PORT CINY2 (2698:2698:2714)(2858:2874:2901))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x84y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1882:2090:2300)(1944:2130:2320))
          (PORT IN5 (1258:1426:1598)(1297:1459:1626))
          (PORT IN6 (767:876:988)(796:907:1019))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a749_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2121:2349:2584)(2209:2420:2634))
          (PORT SR (2883:3121:3363)(3014:3229:3449))
          (PORT CINY2 (1722:1722:1727)(1904:1909:1929))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x89y59
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (404:467:531)(396:452:510))
          (PORT IN2 (1405:1596:1789)(1445:1627:1813))
          (PORT IN5 (2419:2654:2896)(2551:2783:3019))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a750_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1845:2033:2226)(1893:2059:2228))
          (PORT SR (2799:3008:3219)(2924:3106:3293))
          (PORT CINY2 (1450:1450:1460)(1499:1509:1521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x104y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2238:2493:2754)(2309:2541:2779))
          (PORT IN5 (948:1048:1150)(943:1035:1129))
          (PORT IN6 (1803:2010:2218)(1852:2031:2215))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a751_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1719:1879:2045)(1742:1882:2025))
          (PORT SR (2798:3027:3264)(2950:3169:3394))
          (PORT CINY2 (3258:3258:3283)(3359:3384:3413))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x88y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4912:5551:6206)(5143:5728:6325))
          (PORT IN5 (1770:1965:2163)(1768:1937:2111))
          (PORT IN6 (587:668:751)(567:638:709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a752_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2286:2591:2902)(2293:2539:2791))
          (PORT SR (3338:3687:4040)(3470:3790:4119))
          (PORT CINY2 (3130:3130:3139)(3485:3494:3533))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x108y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1561:1750:1943)(1601:1766:1933))
          (PORT IN5 (1109:1257:1406)(1131:1269:1412))
          (PORT IN6 (1191:1364:1539)(1229:1392:1557))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a753_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2400:2665:2937)(2489:2736:2987))
          (PORT SR (1888:2074:2264)(1953:2120:2290))
          (PORT CINY2 (5754:5754:5783)(6215:6244:6309))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x100y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a754_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1885:2102:2325)(1977:2176:2379))
          (PORT IN5 (1918:2131:2349)(1988:2194:2405))
          (PORT IN6 (396:461:526)(388:446:505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a754_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1539:1720:1905)(1575:1738:1905))
          (PORT SR (2463:2705:2950)(2608:2840:3078))
          (PORT CINY2 (4986:4986:5007)(5453:5474:5533))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x97y81
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1225:1412:1601)(1303:1505:1710))
          (PORT IN2 (732:829:928)(745:832:921))
          (PORT IN5 (1852:2054:2261)(1879:2060:2247))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a755_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (745:849:955)(712:795:881))
          (PORT SR (3242:3554:3871)(3436:3731:4031))
          (PORT CINY2 (3754:3754:3772)(4061:4079:4121))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1566:1771:1982)(1631:1817:2008))
          (PORT IN5 (2103:2372:2647)(2192:2456:2725))
          (PORT IN6 (3191:3551:3915)(3387:3722:4062))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a756_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1537:1744:1954)(1581:1775:1973))
          (PORT SR (2382:2634:2891)(2479:2723:2973))
          (PORT CINY2 (3658:3658:3674)(3983:3999:4041))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x84y79
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:438:494)(378:426:476))
          (PORT IN2 (549:631:713)(551:620:691))
          (PORT IN5 (2405:2643:2888)(2474:2692:2916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a757_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1631:1808:1989)(1660:1825:1996))
          (PORT SR (2628:2846:3070)(2751:2945:3143))
          (PORT CINY2 (2170:2170:2175)(2429:2434:2461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x85y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2291:2533:2780)(2434:2666:2902))
          (PORT IN5 (934:1062:1191)(975:1095:1219))
          (PORT IN6 (2631:2925:3224)(2811:3095:3386))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a758_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2189:2414:2645)(2279:2487:2699))
          (PORT SR (2812:3024:3241)(2944:3125:3309))
          (PORT CINY2 (1322:1322:1328)(1418:1424:1437))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x86y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2224:2466:2715)(2327:2545:2767))
          (PORT IN5 (1292:1460:1632)(1339:1499:1663))
          (PORT IN6 (1406:1600:1800)(1414:1594:1781))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a759_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2166:2393:2625)(2238:2443:2652))
          (PORT SR (3404:3688:3979)(3535:3792:4055))
          (PORT CINY2 (1306:1306:1313)(1382:1389:1401))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x125y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a760_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2273:2495:2722)(2350:2552:2758))
          (PORT IN7 (1180:1317:1458)(1186:1307:1434))
          (PORT IN8 (1892:2144:2399)(2005:2256:2512))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a760_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5288:5954:6639)(5450:6048:6658))
          (PORT SR (7163:7927:8711)(7448:8158:8885))
          (PORT CINY2 (8042:8042:8088)(8603:8649:8737))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x124y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2155:2356:2560)(2216:2390:2569))
          (PORT IN5 (1576:1766:1960)(1610:1800:1993))
          (PORT IN6 (1040:1155:1271)(1063:1169:1277))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a761_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2629:2875:3127)(2717:2935:3160))
          (PORT SR (2131:2331:2533)(2231:2413:2598))
          (PORT CINY2 (8122:8122:8167)(8714:8759:8849))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x129y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a762_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1831:2074:2322)(1860:2072:2289))
          (PORT IN2 (1049:1185:1324)(1070:1196:1325))
          (PORT IN5 (8697:9673:10671)(9053:9968:10905))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a762_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2317:2538:2767)(2426:2631:2842))
          (PORT SR (2712:2979:3249)(2831:3073:3320))
          (PORT CINY2 (8554:8554:8604)(9134:9184:9277))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x120y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5596:6201:6821)(5776:6318:6877))
          (PORT IN7 (1910:2146:2387)(1958:2174:2393))
          (PORT IN8 (1910:2174:2440)(1921:2161:2403))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a763_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3619:3956:4305)(3741:4035:4341))
          (PORT SR (2340:2580:2823)(2462:2673:2888))
          (PORT CINY2 (7290:7290:7331)(7808:7849:7929))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x126y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2063:2305:2550)(2180:2405:2636))
          (PORT IN2 (1075:1218:1363)(1050:1164:1279))
          (PORT IN5 (2093:2303:2517)(2192:2390:2594))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a764_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3220:3553:3897)(3349:3658:3976))
          (PORT SR (2290:2490:2691)(2402:2585:2774))
          (PORT CINY2 (7706:7706:7753)(8192:8239:8321))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5409:6070:6749)(5665:6288:6926))
          (PORT IN7 (2570:2913:3264)(2632:2934:3243))
          (PORT IN8 (1907:2124:2348)(1976:2177:2384))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a765_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3179:3492:3812)(3244:3522:3807))
          (PORT SR (2077:2285:2496)(2178:2373:2572))
          (PORT CINY2 (4682:4682:4706)(5045:5069:5121))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x97y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2145:2390:2641)(2284:2517:2754))
          (PORT IN5 (921:1045:1172)(910:1019:1130))
          (PORT IN6 (1270:1438:1607)(1325:1477:1632))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a766_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1832:2017:2207)(1848:2008:2171))
          (PORT SR (3648:3970:4297)(3870:4176:4488))
          (PORT CINY2 (2538:2538:2556)(2636:2654:2677))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x125y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1355:1519:1687)(1385:1535:1688))
          (PORT IN5 (2683:2974:3273)(2746:3014:3286))
          (PORT IN6 (1274:1449:1627)(1275:1424:1579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a767_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2012:2251:2497)(2050:2266:2487))
          (PORT SR (2629:2843:3059)(2744:2931:3123))
          (PORT CINY2 (6378:6378:6424)(6653:6699:6761))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x112y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2293:2577:2867)(2413:2686:2961))
          (PORT IN5 (1993:2190:2392)(2042:2230:2425))
          (PORT IN6 (1567:1765:1970)(1616:1801:1992))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a768_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2083:2333:2589)(2161:2396:2637))
          (PORT SR (2638:2918:3205)(2789:3062:3340))
          (PORT CINY2 (6458:6458:6491)(6971:7004:7077))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x118y99
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1014:1150:1290)(999:1117:1236))
          (PORT IN2 (612:684:756)(609:671:734))
          (PORT IN5 (2226:2442:2663)(2296:2497:2707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a769_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1976:2176:2383)(2049:2228:2414))
          (PORT SR (2271:2506:2743)(2388:2595:2807))
          (PORT CINY2 (7258:7258:7297)(7805:7844:7925))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x120y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2603:2866:3135)(2715:2968:3231))
          (PORT IN5 (1248:1422:1600)(1271:1442:1616))
          (PORT IN6 (418:476:534)(400:449:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a770_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2351:2599:2855)(2467:2701:2942))
          (PORT SR (2257:2490:2727)(2373:2579:2789))
          (PORT CINY2 (7610:7610:7651)(8183:8224:8309))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x100y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (885:1013:1146)(914:1033:1154))
          (PORT IN2 (1432:1627:1825)(1483:1668:1857))
          (PORT IN5 (1465:1612:1764)(1532:1669:1809))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a771_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1733:1945:2163)(1792:1986:2185))
          (PORT SR (2084:2287:2497)(2176:2369:2570))
          (PORT CINY2 (4794:4794:4815)(5228:5249:5305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a772_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1617:1785:1958)(1703:1860:2021))
          (PORT IN5 (1267:1439:1614)(1262:1412:1565))
          (PORT IN6 (415:474:534)(400:450:500))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a772_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2084:2307:2537)(2180:2393:2611))
          (PORT SR (2238:2463:2692)(2356:2567:2783))
          (PORT CINY2 (4298:4298:4314)(4733:4749:4801))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x87y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2000:2206:2417)(2092:2276:2465))
          (PORT IN5 (973:1114:1257)(981:1109:1237))
          (PORT IN6 (1631:1815:2004)(1662:1831:2005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a773_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1840:2037:2241)(1889:2071:2257))
          (PORT SR (2617:2874:3133)(2729:2962:3200))
          (PORT CINY2 (3018:3018:3026)(3371:3379:3417))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a774_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1252:1397:1547)(1284:1417:1554))
          (PORT IN5 (1120:1244:1372)(1150:1273:1398))
          (PORT IN6 (1785:2008:2235)(1844:2040:2243))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a774_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2135:2360:2593)(2175:2373:2577))
          (PORT SR (2419:2609:2803)(2529:2697:2869))
          (PORT CINY2 (2986:2986:3000)(3230:3244:3277))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1869:2051:2240)(1937:2103:2273))
          (PORT IN5 (1722:1973:2227)(1788:2017:2252))
          (PORT IN6 (1431:1591:1755)(1509:1663:1819))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a775_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1929:2130:2337)(2007:2191:2378))
          (PORT SR (2965:3229:3498)(3120:3360:3603))
          (PORT CINY2 (2506:2506:2518)(2702:2714:2741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x96y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a776_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1313:1474:1641)(1312:1454:1598))
          (PORT IN2 (791:889:988)(782:869:959))
          (PORT IN5 (6260:6959:7671)(6486:7132:7792))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a776_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1760:1951:2147)(1772:1939:2111))
          (PORT SR (2114:2312:2512)(2211:2392:2578))
          (PORT CINY2 (4218:4218:4235)(4622:4639:4689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x120y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1594:1802:2013)(1660:1860:2066))
          (PORT IN5 (1273:1433:1597)(1318:1472:1629))
          (PORT IN6 (2131:2350:2571)(2212:2409:2609))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a777_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2346:2624:2907)(2387:2631:2884))
          (PORT SR (3895:4301:4713)(4027:4378:4739))
          (PORT CINY2 (6522:6522:6563)(6908:6949:7017))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x118y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a778_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1317:1491:1668)(1385:1551:1721))
          (PORT IN4 (1357:1556:1760)(1396:1584:1776))
          (PORT IN5 (1574:1761:1951)(1630:1805:1985))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a778_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2786:3088:3398)(2901:3183:3472))
          (PORT SR (2535:2794:3059)(2683:2928:3178))
          (PORT CINY2 (6874:6874:6913)(7355:7394:7469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x111y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1187:1338:1493)(1238:1375:1515))
          (PORT IN5 (2101:2362:2630)(2176:2429:2687))
          (PORT IN6 (925:1054:1185)(967:1098:1233))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a779_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1965:2163:2368)(2027:2210:2396))
          (PORT SR (2844:3095:3348)(2987:3217:3452))
          (PORT CINY2 (4362:4362:4394)(4532:4564:4605))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x98y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a780_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1551:1744:1942)(1628:1809:1995))
          (PORT IN5 (724:837:951)(723:825:929))
          (PORT IN6 (1271:1450:1634)(1348:1514:1686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a780_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2086:2342:2604)(2161:2399:2641))
          (PORT SR (2382:2596:2817)(2464:2654:2850))
          (PORT CINY2 (3098:3098:3117)(3275:3294:3325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x85y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2118:2357:2602)(2250:2481:2717))
          (PORT IN5 (799:904:1010)(811:908:1008))
          (PORT IN6 (741:845:949)(760:855:953))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a781_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2117:2342:2573)(2203:2411:2623))
          (PORT SR (3346:3631:3921)(3543:3818:4097))
          (PORT CINY2 (1834:1834:1840)(2018:2024:2045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a782_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2214:2416:2624)(2296:2480:2668))
          (PORT IN7 (1345:1522:1704)(1368:1529:1694))
          (PORT IN8 (764:862:961)(783:872:962))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a782_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1981:2181:2386)(2048:2231:2417))
          (PORT SR (2906:3141:3379)(3027:3228:3434))
          (PORT CINY2 (1642:1642:1652)(1724:1734:1749))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x103y62
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1697:1938:2183)(1745:1961:2183))
          (PORT IN2 (1087:1206:1327)(1098:1207:1318))
          (PORT IN5 (1882:2073:2267)(1975:2153:2336))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a783_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1139:1242:1350)(1155:1247:1340))
          (PORT SR (3619:3968:4327)(3821:4164:4511))
          (PORT CINY2 (3210:3210:3234)(3320:3344:3373))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x94y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2131:2370:2617)(2267:2501:2739))
          (PORT IN5 (1658:1842:2029)(1710:1892:2077))
          (PORT IN6 (1073:1194:1319)(1069:1175:1284))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a784_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2128:2368:2614)(2170:2392:2620))
          (PORT SR (2280:2479:2683)(2392:2573:2756))
          (PORT CINY2 (3866:3866:3881)(4244:4259:4305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x106y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a785_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (389:446:505)(357:401:446))
          (PORT IN2 (928:1054:1183)(946:1062:1180))
          (PORT IN5 (2006:2210:2420)(2096:2290:2490))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a785_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2084:2323:2568)(2122:2344:2570))
          (PORT SR (1862:2041:2223)(1955:2119:2287))
          (PORT CINY2 (5466:5466:5493)(5912:5939:6001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x105y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a786_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1748:1957:2171)(1815:2007:2202))
          (PORT IN7 (1073:1227:1385)(1115:1260:1406))
          (PORT IN8 (1054:1187:1321)(1095:1217:1342))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a786_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1760:1943)(1640:1806:1977))
          (PORT SR (1623:1782:1946)(1699:1839:1982))
          (PORT CINY2 (5610:5610:5636)(6098:6124:6189))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x100y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1525:1725:1929)(1601:1787:1976))
          (PORT IN5 (406:462:518)(392:442:493))
          (PORT IN6 (627:712:799)(617:681:747))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a787_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1078:1217:1360)(1074:1201:1332))
          (PORT SR (2442:2661:2885)(2560:2767:2981))
          (PORT CINY2 (4026:4026:4047)(4328:4349:4393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x96y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a788_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1644:1835:2029)(1735:1918:2106))
          (PORT IN5 (1575:1756:1943)(1609:1781:1958))
          (PORT IN6 (1125:1249:1374)(1134:1241:1352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a788_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (924:1042:1163)(904:1003:1105))
          (PORT SR (3061:3346:3638)(3227:3492:3762))
          (PORT CINY2 (3642:3642:3659)(3947:3964:4005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x86y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1970:2180:2396)(2064:2259:2461))
          (PORT IN7 (743:849:957)(764:867:971))
          (PORT IN8 (756:865:976)(775:879:985))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a789_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1571:1752:1939)(1572:1733:1899))
          (PORT SR (2644:2863:3087)(2785:2980:3177))
          (PORT CINY2 (2458:2458:2465)(2732:2739:2769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x86y64
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1092:1250:1413)(1110:1258:1408))
          (PORT IN2 (620:704:789)(609:686:765))
          (PORT IN5 (2417:2655:2899)(2525:2750:2980))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a790_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2043:2241:2446)(2138:2323:2511))
          (PORT SR (3013:3250:3492)(3175:3384:3595))
          (PORT CINY2 (1434:1434:1441)(1532:1539:1553))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a791_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2043:2221:2405)(2114:2271:2432))
          (PORT IN5 (762:845:928)(758:836:917))
          (PORT IN6 (1010:1151:1293)(1058:1185:1315))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a791_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1814:1991:2173)(1872:2029:2189))
          (PORT SR (3077:3335:3596)(3220:3447:3679))
          (PORT CINY2 (1818:1818:1829)(1913:1924:1941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x117y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a792_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2221:2474:2733)(2353:2592:2836))
          (PORT IN4 (1976:2196:2421)(2022:2228:2441))
          (PORT IN5 (2036:2280:2527)(2162:2400:2643))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a792_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4374:4807:5255)(4588:4991:5405))
          (PORT SR (2733:3008:3288)(2914:3181:3454))
          (PORT CINY2 (6954:6954:6992)(7466:7504:7581))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x126y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a793_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5315:5897:6491)(5542:6069:6612))
          (PORT IN5 (1173:1320:1472)(1218:1353:1491))
          (PORT IN6 (557:636:717)(558:632:707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a793_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2617:2864:3116)(2713:2931:3156))
          (PORT SR (2780:3076:3377)(2949:3235:3527))
          (PORT CINY2 (8282:8282:8329)(8867:8914:9005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x130y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a794_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2390:2651:2917)(2513:2749:2989))
          (PORT IN5 (387:448:510)(379:432:486))
          (PORT IN6 (772:870:970)(772:859:949))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a794_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2328:2571:2821)(2418:2634:2857))
          (PORT SR (2711:2969:3231)(2844:3085:3331))
          (PORT CINY2 (8602:8602:8653)(9173:9224:9317))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x132y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (7477:8253:9048)(7767:8465:9185))
          (PORT IN7 (1828:2068:2311)(1896:2113:2339))
          (PORT IN8 (1939:2191:2447)(2010:2244:2482))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a795_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5910:6566:7242)(6119:6714:7329))
          (PORT SR (4513:4939:5376)(4718:5102:5498))
          (PORT CINY2 (8186:8186:8239)(8651:8704:8789))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x120y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a796_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6547:7267:8005)(6726:7368:8027))
          (PORT IN5 (2497:2818:3147)(2609:2928:3255))
          (PORT IN6 (1716:1918:2125)(1772:1955:2140))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a796_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2545:2833:3126)(2597:2850:3112))
          (PORT SR (2396:2631:2868)(2509:2714:2926))
          (PORT CINY2 (6842:6842:6883)(7283:7324:7397))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x106y88
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2376:2642:2915)(2443:2699:2961))
          (PORT IN2 (1971:2213:2460)(1977:2189:2407))
          (PORT IN5 (5561:6196:6843)(5771:6366:6976))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a797_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3002:3378:3765)(3072:3411:3759))
          (PORT SR (1897:2079:2264)(1993:2161:2333))
          (PORT CINY2 (5210:5210:5237)(5612:5639:5697))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x102y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1858:2080:2308)(1943:2143:2347))
          (PORT IN5 (1069:1207:1347)(1096:1227:1361))
          (PORT IN6 (1566:1739:1917)(1593:1752:1918))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a798_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1796:1975:2161)(1822:1985:2150))
          (PORT SR (2558:2744:2935)(2674:2839:3012))
          (PORT CINY2 (3098:3098:3121)(3206:3229:3257))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x118y65
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2443:2747:3059)(2551:2845:3147))
          (PORT IN2 (1505:1682:1862)(1596:1773:1953))
          (PORT IN5 (6390:7088:7796)(6624:7265:7924))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a799_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2206:2429:2659)(2291:2501:2714))
          (PORT SR (3616:3934:4260)(3782:4061:4349))
          (PORT CINY2 (5082:5082:5121)(5255:5294:5341))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x109y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1578:1763:1952)(1641:1811:1985))
          (PORT IN5 (2120:2353:2590)(2201:2424:2653))
          (PORT IN6 (1383:1578:1777)(1432:1619:1809))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a800_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2022:2256:2497)(2060:2268:2482))
          (PORT SR (1828:2008:2191)(1914:2071:2232))
          (PORT CINY2 (6058:6058:6088)(6554:6584:6653))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1239:1376:1519)(1292:1417:1545))
          (PORT IN7 (784:886:991)(791:883:978))
          (PORT IN8 (1255:1423:1595)(1305:1471:1643))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a801_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2067:2293:2525)(2166:2378:2594))
          (PORT SR (2456:2716:2979)(2586:2822:3063))
          (PORT CINY2 (6730:6730:6766)(7238:7274:7349))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x118y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a802_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2088:2309:2535)(2190:2390:2595))
          (PORT IN7 (577:652:727)(565:625:687))
          (PORT IN8 (394:448:504)(384:432:480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a802_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2132:2351:2574)(2208:2409:2618))
          (PORT SR (3710:4123:4544)(3925:4316:4717))
          (PORT CINY2 (7450:7450:7489)(8030:8069:8153))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x102y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1670:1853:2040)(1746:1916:2091))
          (PORT IN7 (1590:1776:1968)(1680:1858:2037))
          (PORT IN8 (1612:1808:2009)(1710:1910:2112))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a803_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1581:1789:2002)(1600:1790:1983))
          (PORT SR (1728:1877:2033)(1792:1930:2073))
          (PORT CINY2 (4698:4698:4721)(5081:5104:5157))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x99y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a804_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (919:1049:1180)(955:1077:1202))
          (PORT IN2 (728:823:920)(737:823:909))
          (PORT IN5 (1783:1975:2171)(1880:2068:2262))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a804_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1708:1916:2130)(1762:1955:2153))
          (PORT SR (2318:2543:2771)(2442:2653:2869))
          (PORT CINY2 (4554:4554:4574)(4964:4984:5037))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a805_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2365:2616:2875)(2519:2763:3011))
          (PORT IN5 (1826:2023:2222)(1903:2100:2302))
          (PORT IN6 (1921:2139:2360)(1985:2193:2405))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a805_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4401:4955:5523)(4501:4992:5492))
          (PORT SR (2410:2634:2861)(2517:2716:2918))
          (PORT CINY2 (3354:3354:3365)(3713:3724:3765))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x90y68
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a806_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (745:850:958)(748:847:948))
          (PORT IN2 (1585:1772:1963)(1624:1797:1973))
          (PORT IN5 (2041:2250:2464)(2149:2353:2560))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a806_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2248:2501:2760)(2361:2603:2851))
          (PORT SR (3743:4074:4412)(3995:4308:4625))
          (PORT CINY2 (2138:2138:2149)(2288:2299:2321))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a807_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1565:1726:1892)(1636:1781:1929))
          (PORT IN5 (1555:1736:1919)(1608:1779:1953))
          (PORT IN6 (1250:1404:1564)(1258:1392:1532))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a807_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2057:2284:2518)(2118:2327:2540))
          (PORT SR (2856:3096:3341)(2988:3211:3438))
          (PORT CINY2 (2122:2122:2134)(2252:2264:2285))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a808_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (370:426:483)(349:393:438))
          (PORT IN3 (1396:1579:1767)(1429:1600:1775))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a808_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1588:1790:1999)(1631:1832:2038))
          (PORT SR (2408:2649:2898)(2567:2806:3055))
          (PORT CINY2 (5914:5914:5941)(6437:6464:6533))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x110y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2948:3265:3588)(3052:3333:3622))
          (PORT IN5 (2638:2868:3106)(2725:2939:3161))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a809_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3033:3420:3817)(3098:3461:3831))
          (PORT SR (2024:2229:2437)(2130:2314:2503))
          (PORT CINY2 (6234:6234:6265)(6743:6774:6845))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a810_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (562:641:722)(562:633:705))
          (PORT IN3 (880:1008:1138)(914:1034:1155))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a810_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1794:2012:2233)(1895:2114:2336))
          (PORT SR (1964:2167:2374)(2084:2275:2469))
          (PORT CINY2 (6154:6154:6182)(6701:6729:6801))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1121:1258:1396)(1142:1275:1410))
          (PORT IN7 (5066:5668:6290)(5249:5831:6425))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a811_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (906:1024:1144)(936:1048:1163))
          (PORT SR (2267:2492:2722)(2401:2621:2847))
          (PORT CINY2 (5674:5674:5700)(6173:6199:6265))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (785:900:1016)(769:863:959))
          (PORT IN7 (4301:4823:5362)(4497:5010:5533))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a812_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1433:1610:1793)(1426:1580:1737))
          (PORT SR (1938:2135:2338)(2002:2187:2378))
          (PORT CINY2 (4778:4778:4796)(5261:5279:5337))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1353:1529:1709)(1371:1540:1711))
          (PORT IN7 (3145:3536:3939)(3261:3642:4029))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a813_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1585:1760:1939)(1648:1815:1985))
          (PORT SR (2189:2389:2594)(2303:2487:2675))
          (PORT CINY2 (3930:3930:3941)(4388:4399:4449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a814_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3348:3764:4193)(3485:3895:4312))
          (PORT IN4 (1071:1194:1319)(1076:1183:1294))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a814_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1585:1760:1939)(1648:1815:1985))
          (PORT SR (2189:2389:2594)(2303:2487:2675))
          (PORT CINY2 (3930:3930:3941)(4388:4399:4449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x88y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2204:2508:2819)(2285:2585:2888))
          (PORT IN8 (1205:1377:1553)(1212:1367:1525))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a815_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1826:2016:2212)(1832:2000:2169))
          (PORT SR (2274:2476:2681)(2373:2557:2745))
          (PORT CINY2 (3066:3066:3075)(3410:3419:3457))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x115y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a816_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2436:2702:2974)(2564:2801:3044))
          (PORT IN6 (1908:2131:2358)(1985:2204:2427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a816_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2889:3260:3638)(2926:3244:3569))
          (PORT SR (2685:2938:3196)(2822:3049:3282))
          (PORT CINY2 (5578:5578:5614)(5888:5924:5981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x85y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (732:820:910)(744:829:916))
          (PORT IN8 (1386:1541:1699)(1407:1539:1675))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x85y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a818_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1312:1481:1654)(1382:1541:1702))
          (PORT IN4 (2166:2392:2625)(2246:2460:2681))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x80y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (943:1074:1207)(957:1070:1186))
          (PORT IN3 (1465:1620:1777)(1528:1682:1837))
          (PORT IN5 (1271:1422:1576)(1324:1463:1606))
          (PORT IN7 (1253:1395:1541)(1289:1416:1547))
          (PORT IN8 (594:665:737)(599:661:725))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x79y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a820_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1335:1491:1651)(1368:1520:1674))
          (PORT IN4 (571:665:759)(551:627:704))
          (PORT IN5 (1247:1414:1585)(1261:1416:1575))
          (PORT IN6 (750:856:963)(753:847:943))
          (PORT IN7 (1453:1648:1848)(1490:1675:1862))
          (PORT IN8 (867:963:1060)(892:981:1072))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x86y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1069:1209:1351)(1050:1173:1299))
          (PORT IN6 (731:837:944)(722:812:904))
          (PORT IN7 (941:1061:1184)(950:1065:1184))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a821_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1508:1700:1897)(1588:1777:1969))
          (PORT IN4 (1336:1511:1690)(1390:1561:1736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x91y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a822_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1118:1268:1421)(1180:1325:1471))
          (PORT IN2 (1239:1368:1500)(1254:1369:1485))
          (PORT IN3 (785:882:981)(808:896:986))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x88y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a824_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1302:1470:1640)(1350:1516:1684))
          (PORT IN8 (708:812:919)(701:793:888))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a824_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (871:964:1060)(900:989:1079))
          (PORT IN3 (1100:1242:1386)(1127:1262:1399))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x85y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1605:1797:1992)(1692:1881:2072))
          (PORT IN7 (1610:1796:1987)(1699:1879:2066))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x90y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (576:662:751)(557:629:702))
          (PORT IN4 (729:822:916)(718:801:888))
          (PORT IN6 (564:643:725)(573:650:727))
          (PORT IN7 (1262:1450:1640)(1304:1485:1669))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR///XOR/    Pos: x85y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1751:1968:2192)(1777:1980:2187))
          (PORT IN6 (1791:2042:2296)(1777:1982:2192))
          (PORT IN7 (1927:2169:2413)(1983:2207:2435))
          (PORT IN8 (756:854:954)(751:836:923))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a827_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1061:1190:1321)(1094:1215:1340))
          (PORT IN2 (1365:1538:1714)(1416:1578:1744))
          (PORT IN3 (1142:1281:1422)(1191:1317:1447))
          (PORT IN4 (554:631:709)(569:642:718))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x81y102
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a829_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (533:617:702)(503:569:636))
          (PORT IN2 (841:950:1061)(844:938:1034))
          (PORT IN3 (961:1079:1201)(987:1104:1223))
          (PORT IN4 (749:845:943)(777:865:954))
          (PORT IN5 (568:660:754)(549:626:704))
          (PORT IN6 (1422:1613:1809)(1468:1651:1838))
          (PORT IN7 (872:984:1097)(900:997:1096))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x90y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a832_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (549:631:715)(545:615:687))
          (PORT IN5 (381:434:488)(353:394:436))
          (PORT IN7 (789:885:984)(810:900:992))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND////    Pos: x84y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a834_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1292:1452:1617)(1335:1494:1656))
          (PORT IN7 (1147:1288:1430)(1164:1300:1439))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_ANDXOR////    Pos: x80y102
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a836_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (577:659:742)(582:660:739))
          (PORT IN3 (591:673:756)(609:686:765))
          (PORT IN4 (1081:1258:1435)(1095:1243:1395))
          (PORT IN6 (1476:1666:1861)(1551:1732:1919))
          (PORT IN8 (1394:1561:1731)(1443:1598:1757))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x87y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a838_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1211:1360:1511)(1284:1424:1569))
          (PORT IN3 (394:459:525)(371:422:473))
          (PORT IN5 (589:668:750)(593:669:746))
          (PORT IN6 (905:1035:1167)(915:1036:1158))
          (PORT IN7 (754:850:946)(748:834:923))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x80y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1273:1437:1603)(1272:1411:1552))
          (PORT IN4 (1266:1415:1566)(1297:1435:1577))
          (PORT IN5 (914:1014:1117)(939:1033:1127))
          (PORT IN6 (599:681:765)(607:686:766))
          (PORT IN7 (1979:2231:2487)(2017:2254:2497))
          (PORT IN8 (539:628:719)(519:591:663))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x96y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a842_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1420:1595:1775)(1449:1609:1775))
          (PORT IN4 (594:676:760)(590:661:734))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x80y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a843_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (917:1058:1201)(925:1042:1162))
          (PORT IN4 (746:863:981)(758:857:958))
          (PORT IN5 (1801:2055:2313)(1859:2102:2350))
          (PORT IN6 (1192:1329:1468)(1211:1338:1468))
          (PORT IN7 (1627:1811:2000)(1703:1880:2059))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x79y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a844_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (892:1011:1134)(894:1012:1132))
          (PORT IN3 (1148:1295:1444)(1181:1331:1484))
          (PORT IN5 (1017:1140:1265)(1057:1176:1296))
          (PORT IN6 (1307:1463:1622)(1333:1485:1638))
          (PORT IN7 (590:669:750)(584:645:707))
          (PORT IN8 (715:822:930)(722:819:917))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x80y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a845_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1103:1241:1382)(1104:1223:1343))
          (PORT IN3 (1834:2058:2285)(1869:2085:2306))
          (PORT IN5 (799:900:1004)(831:925:1021))
          (PORT IN6 (971:1089:1207)(1014:1119:1226))
          (PORT IN7 (405:464:524)(375:420:465))
          (PORT IN8 (1131:1290:1452)(1143:1288:1436))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x81y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a846_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1552:1730)(1405:1566:1730))
          (PORT IN4 (1053:1185:1319)(1053:1173:1295))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x86y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (976:1101:1230)(1012:1136:1261))
          (PORT IN6 (788:886:986)(797:886:976))
          (PORT IN8 (1247:1424:1604)(1287:1445:1608))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x86y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (781:897:1016)(793:902:1012))
          (PORT IN6 (1156:1294:1435)(1165:1296:1430))
          (PORT IN7 (1517:1714:1914)(1585:1773:1964))
          (PORT IN8 (969:1095:1223)(1009:1128:1249))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x88y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a850_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2223:2484:2752)(2331:2580:2834))
          (PORT IN4 (1113:1251:1392)(1142:1274:1410))
          (PORT IN5 (1427:1591:1761)(1433:1584:1740))
          (PORT IN6 (903:1002:1104)(927:1015:1106))
          (PORT IN7 (392:456:521)(364:412:462))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x83y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a851_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1389:1553:1724)(1410:1569:1730))
          (PORT IN4 (1623:1821:2021)(1683:1881:2085))
          (PORT IN5 (1354:1512:1672)(1356:1506:1661))
          (PORT IN6 (765:880:997)(766:866:967))
          (PORT IN8 (1235:1383:1534)(1285:1420:1558))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x85y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (910:1036:1164)(939:1051:1166))
          (PORT IN3 (971:1097:1226)(1018:1136:1257))
          (PORT IN5 (735:845:958)(746:849:953))
          (PORT IN6 (1195:1362:1533)(1196:1340:1489))
          (PORT IN8 (1426:1603:1783)(1494:1660:1829))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x86y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a853_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1241:1388:1540)(1256:1385:1519))
          (PORT IN4 (1786:2017:2255)(1890:2123:2359))
          (PORT IN5 (1096:1252:1410)(1127:1280:1436))
          (PORT IN7 (744:840:937)(763:851:943))
          (PORT IN8 (879:989:1101)(876:976:1079))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x83y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a854_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1550:1737:1928)(1608:1785:1963))
          (PORT IN8 (1307:1454:1604)(1363:1510:1662))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x83y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a855_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1340:1541:1746)(1350:1525:1705))
          (PORT IN2 (1269:1437:1612)(1336:1494:1656))
          (PORT IN3 (1661:1866:2078)(1704:1907:2112))
          (PORT IN4 (836:938:1042)(850:944:1041))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x89y97
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (597:682:768)(591:668:748))
          (PORT IN6 (1053:1185:1322)(1052:1172:1295))
          (PORT IN7 (1481:1668:1858)(1544:1723:1905))
          (PORT IN8 (1823:2028:2237)(1900:2102:2310))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x90y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a858_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1400:1552:1708)(1439:1579:1721))
          (PORT IN2 (1114:1257:1403)(1126:1255:1388))
          (PORT IN4 (921:1047:1178)(943:1062:1183))
          (PORT IN6 (1379:1536:1696)(1450:1593:1740))
          (PORT IN8 (1393:1535:1679)(1462:1592:1724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x88y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a859_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1760:1938:2123)(1836:2005:2179))
          (PORT IN4 (536:618:702)(530:599:668))
          (PORT IN5 (374:433:494)(367:420:474))
          (PORT IN6 (1058:1188:1319)(1114:1232:1353))
          (PORT IN7 (396:452:508)(393:442:493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x79y100
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a860_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (539:620:703)(537:609:683))
          (PORT IN3 (1055:1211:1369)(1072:1213:1357))
          (PORT IN4 (1421:1585:1754)(1438:1591:1747))
          (PORT IN5 (1948:2150:2359)(1998:2193:2392))
          (PORT IN8 (1223:1344:1469)(1237:1341:1450))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x128y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a861_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1579:1762:1948)(1661:1831:2005))
          (PORT IN5 (1933:2160:2392)(1993:2209:2430))
          (PORT IN6 (1907:2153:2404)(2032:2267:2511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a861_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1604:1799:1998)(1666:1857:2052))
          (PORT SR (2756:2987:3220)(2866:3071:3279))
          (PORT CINY2 (7226:7226:7275)(7595:7644:7717))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x101y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1426:1626:1830)(1490:1675:1864))
          (PORT IN2 (1935:2192:2453)(1985:2225:2472))
          (PORT IN4 (1830:2021:2219)(1870:2037:2208))
          (PORT IN7 (1288:1455:1626)(1326:1480:1637))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a862_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2160:2391:2628)(2233:2434:2637))
          (PORT SR (2023:2221:2426)(2097:2281:2470))
          (PORT CINY2 (4650:4650:4672)(5042:5064:5117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x85y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a863_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (784:882:984)(790:879:969))
          (PORT IN2 (1279:1443:1611)(1362:1518:1679))
          (PORT IN3 (1148:1300:1456)(1187:1340:1495))
          (PORT IN4 (595:673:751)(585:646:710))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x82y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a864_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1135:1258:1383)(1183:1297:1412))
          (PORT IN2 (1346:1496:1647)(1404:1547:1694))
          (PORT IN3 (1806:2023:2246)(1856:2057:2263))
          (PORT IN4 (384:448:513)(378:436:494))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x83y92
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a865_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (909:1043:1180)(933:1056:1184))
          (PORT IN2 (1530:1708:1890)(1597:1774:1956))
          (PORT IN3 (1288:1451:1618)(1340:1495:1651))
          (PORT IN5 (745:847:952)(751:840:930))
          (PORT IN8 (1109:1246:1387)(1151:1293:1439))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x83y93
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a866_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1334:1480:1630)(1391:1539:1693))
          (PORT IN2 (1730:1953:2184)(1779:1997:2222))
          (PORT IN4 (1398:1582:1771)(1458:1627:1799))
          (PORT IN6 (1026:1165:1306)(1022:1143:1267))
          (PORT IN8 (1245:1401:1563)(1291:1439:1592))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x88y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a867_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1281:1459:1641)(1279:1433:1590))
          (PORT IN2 (552:638:726)(537:611:687))
          (PORT IN3 (1427:1611:1798)(1475:1654:1839))
          (PORT IN4 (930:1080:1232)(933:1060:1189))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x86y91
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1554:1748:1944)(1643:1827:2015))
          (PORT IN2 (1337:1531:1727)(1366:1545:1730))
          (PORT IN4 (975:1093:1214)(1020:1139:1259))
          (PORT IN5 (1633:1827:2023)(1663:1834:2008))
          (PORT IN7 (961:1075:1192)(995:1100:1207))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x84y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1442:1615:1795)(1464:1616:1773))
          (PORT IN4 (1254:1408:1566)(1259:1395:1535))
          (PORT IN6 (1735:1948:2167)(1803:2012:2226))
          (PORT IN7 (2303:2618:2937)(2417:2723:3037))
          (PORT IN8 (1217:1363:1513)(1206:1340:1477))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x122y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a870_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1637:1824:2015)(1723:1896:2074))
          (PORT IN5 (899:1037:1177)(916:1046:1181))
          (PORT IN6 (1674:1847:2025)(1716:1872:2031))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a870_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1544:1724:1907)(1594:1758:1925))
          (PORT SR (2672:2922:3177)(2819:3037:3261))
          (PORT CINY2 (6682:6682:6725)(7061:7104:7173))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x121y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2142:2355:2576)(2226:2425:2632))
          (PORT IN3 (2226:2463:2706)(2312:2545:2784))
          (PORT IN5 (1913:2157:2407)(2021:2251:2488))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a871_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2151:2394:2644)(2199:2424:2652))
          (PORT SR (2339:2538:2741)(2466:2639:2816))
          (PORT CINY2 (6634:6634:6676)(7022:7064:7133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x89y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1163:1328:1494)(1171:1314:1460))
          (PORT IN6 (392:453:514)(382:437:492))
          (PORT IN7 (569:653:738)(546:621:697))
          (PORT IN8 (912:1017:1123)(940:1033:1128))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x83y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a873_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1573:1751:1932)(1633:1804:1981))
          (PORT IN3 (764:884:1005)(751:852:954))
          (PORT IN4 (1412:1572:1737)(1483:1637:1795))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x88y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a874_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1271:1436:1605)(1312:1471:1632))
          (PORT IN6 (1399:1592:1788)(1427:1601:1780))
          (PORT IN8 (1241:1367:1496)(1255:1368:1485))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x85y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a875_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (714:831:949)(695:785:875))
          (PORT IN8 (1660:1836:2016)(1717:1885:2058))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x135y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2424:2697:2976)(2532:2795:3062))
          (PORT IN5 (1611:1802:1996)(1651:1817:1988))
          (PORT IN6 (1408:1572:1740)(1429:1580:1735))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a876_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1635:1816:2002)(1692:1870:2050))
          (PORT SR (3084:3379:3679)(3259:3520:3788))
          (PORT CINY2 (8074:8074:8130)(8468:8524:8605))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x123y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2643:2918:3203)(2792:3052:3318))
          (PORT IN5 (1916:2128:2345)(2013:2202:2396))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a877_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2077:2315:2555)(2165:2387:2612))
          (PORT SR (2802:3042:3285)(2947:3170:3398))
          (PORT CINY2 (6218:6218:6262)(6500:6544:6605))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x86y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:637:711)(561:623:687))
          (PORT IN2 (1201:1337:1477)(1238:1364:1493))
          (PORT IN4 (1008:1137:1270)(999:1114:1231))
          (PORT IN6 (882:1014:1147)(883:995:1110))
          (PORT IN7 (748:862:978)(745:840:936))
          (PORT IN8 (1257:1402:1549)(1309:1444:1583))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x87y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a880_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (927:1044:1165)(946:1053:1165))
          (PORT IN4 (1846:2061:2279)(1912:2120:2333))
          (PORT IN6 (969:1089:1212)(994:1109:1225))
          (PORT IN7 (970:1098:1228)(983:1101:1223))
          (PORT IN8 (535:618:703)(522:596:671))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x84y96
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a881_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (883:1005:1130)(887:997:1112))
          (PORT IN3 (1800:2021:2249)(1902:2116:2333))
          (PORT IN4 (757:873:991)(742:840:940))
          (PORT IN6 (1029:1165:1304)(1025:1136:1252))
          (PORT IN8 (1656:1843:2034)(1754:1939:2127))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x136y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a882_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1128:1245:1364)(1156:1261:1369))
          (PORT IN5 (1354:1546:1740)(1389:1565:1746))
          (PORT IN6 (888:1009:1131)(894:990:1089))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a882_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1311:1464:1619)(1301:1436:1574))
          (PORT SR (2992:3258:3527)(3152:3385:3625))
          (PORT CINY2 (7674:7674:7731)(7982:8039:8113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x110y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2239:2473:2712)(2381:2603:2833))
          (PORT IN8 (2239:2488:2741)(2342:2583:2829))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a883_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1967:2178:2395)(2020:2212:2409))
          (PORT SR (2695:2944:3200)(2822:3053:3287))
          (PORT CINY2 (4762:4762:4793)(5018:5049:5097))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x81y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a884_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1839:2070:2306)(1869:2094:2324))
          (PORT IN2 (1087:1228:1373)(1131:1270:1411))
          (PORT IN3 (1259:1445:1635)(1283:1442:1605))
          (PORT IN4 (1781:1982:2185)(1882:2078:2279))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x124y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a886_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1533:1685:1842)(1570:1705:1846))
          (PORT IN7 (900:1029:1160)(910:1032:1156))
          (PORT IN8 (1975:2194:2418)(2075:2294:2517))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a886_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1717:1949:2183)(1805:2025:2248))
          (PORT SR (2567:2787:3011)(2691:2885:3084))
          (PORT CINY2 (6650:6650:6695)(6989:7034:7101))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x115y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a887_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2311:2548:2788)(2423:2657:2897))
          (PORT IN6 (1949:2143:2340)(2042:2224:2410))
          (PORT IN7 (1952:2168:2389)(2045:2232:2423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a887_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2331:2585:2841)(2433:2668:2907))
          (PORT SR (2915:3189:3466)(3066:3316:3571))
          (PORT CINY2 (5194:5194:5230)(5438:5474:5525))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x82y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a888_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1472:1641:1813)(1516:1671:1830))
          (PORT IN3 (1307:1449:1594)(1385:1515:1648))
          (PORT IN4 (887:1018:1151)(878:991:1105))
          (PORT IN5 (1280:1426:1575)(1344:1492:1641))
          (PORT IN6 (1815:1996:2181)(1863:2035:2209))
          (PORT IN7 (1830:2027:2228)(1882:2069:2262))
          (PORT IN8 (1238:1375:1516)(1278:1405:1538))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x118y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a889_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2559:2857:3160)(2667:2954:3247))
          (PORT IN5 (2063:2292:2525)(2078:2292:2512))
          (PORT IN6 (2166:2435:2709)(2298:2561:2828))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a889_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4789:5362:5949)(4988:5518:6062))
          (PORT SR (2764:3014:3267)(2897:3118:3345))
          (PORT CINY2 (5402:5402:5441)(5630:5669:5721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x124y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a890_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2535:2757:2985)(2636:2837:3044))
          (PORT IN7 (2201:2399:2600)(2326:2511:2699))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a890_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1853:2049:2251)(1924:2106:2293))
          (PORT SR (3052:3324:3599)(3232:3488:3748))
          (PORT CINY2 (6074:6074:6119)(6314:6359:6417))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x129y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6317:7015:7734)(6556:7189:7840))
          (PORT IN7 (2207:2493:2786)(2271:2540:2815))
          (PORT IN8 (2697:2997:3304)(2804:3091:3382))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a891_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3981:4455:4939)(4135:4566:5007))
          (PORT SR (6418:7076:7747)(6703:7305:7916))
          (PORT CINY2 (6762:6762:6812)(7034:7084:7149))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x122y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a892_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2068:2257:2448)(2181:2356:2538))
          (PORT IN7 (2438:2634:2834)(2537:2705:2877))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a892_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2089:2331:2578)(2169:2387:2608))
          (PORT SR (3058:3323:3595)(3231:3464:3701))
          (PORT CINY2 (5402:5402:5445)(5561:5604:5653))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x85y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a893_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (701:780:860)(710:775:841))
          (PORT IN3 (427:484:543)(421:472:525))
          (PORT IN4 (1747:1953:2161)(1854:2059:2270))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x124y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a894_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (8246:9151:10075)(8534:9370:10232))
          (PORT IN7 (1620:1828:2042)(1666:1865:2068))
          (PORT IN8 (1782:2010:2244)(1854:2073:2298))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a894_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2104:2318:2537)(2165:2361:2562))
          (PORT SR (3680:4022:4367)(3855:4184:4520))
          (PORT CINY2 (5690:5690:5735)(5864:5909:5961))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x142y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a895_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:866:974)(771:876:982))
          (PORT IN2 (900:1024:1151)(930:1042:1156))
          (PORT IN3 (1970:2185:2405)(1989:2182:2382))
          (PORT IN4 (577:660:745)(589:670:753))
          (PORT IN7 (1046:1183:1323)(1044:1168:1293))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a895_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2136:2387:2645)(2225:2450:2681))
          (PORT SR (2754:2995:3240)(2889:3103:3324))
          (PORT CINY2 (9882:9882:9945)(10466:10529:10633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x146y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a896_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1265:1440:1618)(1279:1444:1614))
          (PORT IN7 (1878:2089:2308)(1941:2152:2366))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x154y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (925:1046:1170)(949:1063:1179))
          (PORT IN4 (391:451:512)(362:405:449))
          (PORT IN5 (579:665:752)(573:653:734))
          (PORT IN6 (364:415:467)(340:380:422))
          (PORT IN8 (709:820:932)(695:786:880))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x156y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a898_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (548:634:721)(531:602:676))
          (PORT IN3 (549:633:717)(559:640:723))
          (PORT IN5 (1096:1221:1348)(1120:1239:1362))
          (PORT IN6 (561:648:736)(544:617:692))
          (PORT IN7 (713:824:937)(699:793:889))
          (PORT IN8 (1503:1686:1871)(1543:1714:1887))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x146y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a899_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3214:3531:3857)(3317:3606:3904))
          (PORT IN4 (1830:2015:2206)(1894:2071:2254))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x143y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1410:1555:1704)(1454:1584:1718))
          (PORT IN6 (4913:5528:6159)(5139:5727:6329))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR///XOR/    Pos: x142y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a901_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2392:2642:2901)(2469:2710:2957))
          (PORT IN6 (2819:3157:3503)(2914:3225:3541))
          (PORT IN7 (4463:4909:5367)(4652:5074:5510))
          (PORT IN8 (2750:3055:3364)(2874:3158:3451))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a901_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1720:1890:2064)(1763:1910:2061))
          (PORT IN2 (3088:3433:3785)(3207:3524:3850))
          (PORT IN3 (4271:4693:5126)(4440:4833:5240))
          (PORT IN4 (4616:5161:5722)(4815:5319:5838))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x144y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a903_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (555:640:728)(526:591:658))
          (PORT IN6 (1204:1366:1530)(1227:1376:1531))
          (PORT IN7 (4162:4617:5083)(4338:4777:5225))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a903_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2119:2364:2614)(2225:2469:2719))
          (PORT IN4 (2610:2898:3193)(2684:2945:3215))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x135y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2398:2707:3020)(2504:2792:3086))
          (PORT IN4 (4050:4464:4892)(4204:4590:4983))
          (PORT IN6 (1556:1773:1993)(1630:1840:2055))
          (PORT IN7 (2216:2451:2691)(2312:2537:2765))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_ANDXOR////    Pos: x143y101
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (943:1044:1147)(963:1058:1155))
          (PORT IN2 (597:680:764)(605:684:763))
          (PORT IN3 (1066:1202:1342)(1066:1187:1311))
          (PORT IN4 (898:1027:1158)(934:1050:1167))
          (PORT IN5 (1417:1613:1813)(1499:1680:1867))
          (PORT IN7 (1435:1606:1781)(1452:1611:1773))
          (PORT IN8 (1264:1435:1607)(1333:1496:1664))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x139y101
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a909_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1364:1516:1671)(1415:1558:1704))
          (PORT IN7 (1375:1534:1699)(1392:1546:1702))
          (PORT IN8 (1082:1216:1354)(1113:1251:1394))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x148y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a911_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (899:1024:1151)(883:998:1115))
          (PORT IN2 (577:657:740)(584:660:736))
          (PORT IN5 (1056:1209:1366)(1100:1248:1398))
          (PORT IN7 (5243:5830:6430)(5476:6046:6625))
          (PORT IN8 (3683:4087:4501)(3858:4241:4631))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (932:1049:1169)(933:1036:1141))
          (PORT IN3 (393:452:511)(371:416:462))
          (PORT IN5 (546:624:703)(533:601:671))
          (PORT IN6 (751:844:939)(731:819:907))
          (PORT IN7 (4645:5143:5655)(4838:5321:5813))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND////    Pos: x145y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a914_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (602:676:752)(602:668:736))
          (PORT IN8 (712:812:914)(735:830:927))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///ICOMP/    Pos: x141y98
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a915_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1898:2092:2291)(1951:2125:2303))
          (PORT IN2 (2913:3236:3565)(3009:3300:3599))
          (PORT IN4 (1446:1631:1819)(1502:1674:1850))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x140y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (925:1060:1196)(942:1068:1197))
          (PORT IN6 (3106:3479:3859)(3245:3594:3948))
          (PORT IN8 (4119:4620:5133)(4307:4782:5270))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (394:450:507)(385:434:483))
          (PORT IN4 (755:848:943)(753:842:934))
          (PORT IN5 (788:883:980)(808:898:991))
          (PORT IN6 (729:835:942)(735:833:935))
          (PORT IN7 (403:462:521)(388:440:492))
          (PORT IN8 (786:899:1014)(788:889:992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x153y100
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a919_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (557:638:719)(540:606:674))
          (PORT IN3 (1125:1251:1381)(1160:1282:1407))
          (PORT IN4 (376:435:494)(359:403:448))
          (PORT IN5 (1080:1226:1375)(1114:1254:1399))
          (PORT IN7 (549:629:712)(533:603:674))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x151y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (897:1034:1173)(893:1014:1138))
          (PORT IN4 (1083:1223:1366)(1097:1233:1375))
          (PORT IN5 (426:490:555)(408:462:517))
          (PORT IN6 (935:1059:1187)(961:1071:1185))
          (PORT IN7 (743:848:956)(739:836:934))
          (PORT IN8 (931:1052:1175)(948:1064:1182))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x156y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (910:1012:1116)(938:1037:1137))
          (PORT IN3 (760:874:991)(736:823:910))
          (PORT IN5 (566:648:731)(551:624:698))
          (PORT IN6 (552:637:723)(527:592:659))
          (PORT IN7 (713:824:935)(687:774:863))
          (PORT IN8 (853:950:1050)(871:963:1055))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x142y97
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1788:1989:2197)(1887:2082:2282))
          (PORT IN6 (1268:1441:1614)(1299:1462:1628))
          (PORT IN7 (752:863:976)(763:864:968))
          (PORT IN8 (1171:1335:1503)(1156:1287:1421))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x144y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a926_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1558:1732:1912)(1636:1811:1990))
          (PORT IN2 (620:703:787)(624:701:780))
          (PORT IN3 (1496:1681:1870)(1558:1732:1909))
          (PORT IN5 (1128:1293:1461)(1153:1303:1455))
          (PORT IN7 (1438:1613:1791)(1496:1656:1819))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x145y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (549:634:721)(533:609:686))
          (PORT IN6 (710:815:922)(704:795:888))
          (PORT IN8 (803:904:1008)(822:918:1017))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x151y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (952:1076:1204)(962:1082:1204))
          (PORT IN7 (2889:3198:3515)(3015:3311:3611))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a929_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3275:3672:4079)(3438:3821:4212))
          (PORT IN3 (1064:1186:1309)(1079:1183:1291))
          (PORT IN4 (2445:2705:2971)(2530:2775:3025))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x152y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1398:1565:1736)(1401:1552:1707))
          (PORT IN4 (592:677:764)(573:644:718))
          (PORT IN5 (1073:1216:1362)(1066:1185:1309))
          (PORT IN6 (598:676:755)(599:673:750))
          (PORT IN7 (1398:1596:1799)(1449:1636:1826))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR////    Pos: x143y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a932_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3382:3764:4158)(3519:3888:4265))
          (PORT IN6 (2138:2374:2619)(2208:2428:2654))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x143y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a933_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (902:1025:1151)(889:1001:1116))
          (PORT IN2 (1135:1274:1417)(1167:1306:1446))
          (PORT IN3 (1404:1561:1722)(1419:1561:1706))
          (PORT IN4 (1077:1237:1398)(1097:1233:1372))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x145y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a934_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1265:1429:1596)(1306:1460:1619))
          (PORT IN3 (1973:2186:2405)(2040:2244:2451))
          (PORT IN5 (1365:1546:1733)(1369:1530:1695))
          (PORT IN7 (1874:2112:2357)(1955:2177:2404))
          (PORT IN8 (1183:1334:1488)(1189:1324:1462))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1110:1265:1424)(1161:1322:1485))
          (PORT IN3 (1021:1171:1323)(1022:1159:1297))
          (PORT IN5 (444:502:561)(431:481:532))
          (PORT IN6 (570:650:731)(580:654:730))
          (PORT IN7 (1423:1614:1809)(1436:1617:1804))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x147y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a936_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (555:634:715)(550:616:683))
          (PORT IN3 (711:816:921)(700:792:886))
          (PORT IN5 (1439:1601:1769)(1495:1657:1822))
          (PORT IN6 (542:627:714)(530:602:675))
          (PORT IN7 (1010:1132:1256)(1021:1131:1243))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x147y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1629:1825:2026)(1665:1857:2057))
          (PORT IN4 (1419:1605:1794)(1477:1659:1847))
          (PORT IN5 (577:670:764)(561:636:714))
          (PORT IN7 (1037:1186:1337)(1083:1224:1370))
          (PORT IN8 (377:434:492)(353:398:443))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x143y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1128:1273:1420)(1148:1284:1425))
          (PORT IN7 (977:1103:1231)(1006:1130:1258))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x150y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a939_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2347:2573:2804)(2471:2674:2881))
          (PORT IN7 (1222:1379:1539)(1239:1391:1546))
          (PORT IN8 (1593:1782:1972)(1657:1841:2028))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a939_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1870:2070:2276)(1962:2146:2336))
          (PORT SR (3054:3357:3663)(3221:3482:3751))
          (PORT CINY2 (10522:10522:10593)(11078:11149:11257))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x139y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a940_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1050:1180:1312)(1078:1194:1312))
          (PORT IN2 (637:717:799)(636:705:776))
          (PORT IN3 (569:652:737)(558:630:704))
          (PORT IN5 (952:1080:1210)(986:1112:1240))
          (PORT IN6 (1415:1608:1804)(1473:1664:1861))
          (PORT IN7 (670:752:836)(668:740:815))
          (PORT IN8 (821:926:1035)(828:925:1023))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a940_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2175:2427:2684)(2291:2519:2753))
          (PORT SR (2749:2991:3237)(2893:3118:3350))
          (PORT CINY2 (9482:9482:9542)(10049:10109:10209))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x145y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a942_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (548:637:729)(521:587:656))
          (PORT IN4 (765:870:975)(778:873:972))
          (PORT IN5 (404:469:535)(399:458:518))
          (PORT IN6 (549:632:716)(517:582:648))
          (PORT IN7 (745:856:970)(748:852:958))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x151y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (980:1110:1241)(1004:1120:1238))
          (PORT IN6 (564:645:727)(548:618:690))
          (PORT IN7 (1304:1457:1614)(1317:1455:1597))
          (PORT IN8 (396:453:511)(383:434:485))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x152y97
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a944_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1092:1239:1388)(1105:1242:1382))
          (PORT IN2 (370:424:479)(344:387:431))
          (PORT IN3 (865:973:1082)(849:945:1043))
          (PORT IN5 (1433:1616:1803)(1506:1685:1868))
          (PORT IN7 (1185:1352:1523)(1221:1384:1553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x153y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1037:1207:1379)(1043:1187:1334))
          (PORT IN2 (910:1026:1146)(944:1056:1171))
          (PORT IN3 (956:1070:1185)(950:1055:1161))
          (PORT IN5 (2362:2668:2981)(2466:2761:3063))
          (PORT IN8 (1177:1333:1494)(1181:1319:1461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x155y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (929:1039:1151)(947:1047:1149))
          (PORT IN3 (1364:1559:1758)(1414:1601:1792))
          (PORT IN4 (563:636:712)(555:615:676))
          (PORT IN6 (1504:1674:1850)(1539:1696:1856))
          (PORT IN8 (1112:1249:1389)(1134:1261:1390))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x153y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a947_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (718:825:933)(737:834:934))
          (PORT IN4 (1207:1368:1534)(1218:1365:1515))
          (PORT IN5 (547:629:712)(543:614:688))
          (PORT IN6 (1295:1466:1641)(1330:1489:1652))
          (PORT IN7 (622:710:798)(624:708:792))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x139y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a948_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (7186:7958:8748)(7460:8181:8920))
          (PORT IN7 (1558:1750:1945)(1625:1807:1991))
          (PORT IN8 (1850:2109:2375)(1936:2186:2440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a948_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3790:4180:4582)(3953:4318:4695))
          (PORT SR (7388:8162:8953)(7711:8410:9126))
          (PORT CINY2 (9290:9290:9350)(9824:9884:9981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x154y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1344:1535:1730)(1319:1476:1636))
          (PORT IN6 (1565:1760:1959)(1612:1799:1989))
          (PORT IN7 (1126:1246:1369)(1153:1267:1382))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a949_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2095:2325:2557)(2207:2417:2631))
          (PORT SR (2936:3213:3495)(3119:3363:3614))
          (PORT CINY2 (11098:11098:11173)(11684:11759:11873))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x139y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1155:1333:1514)(1154:1314:1477))
          (PORT IN6 (904:1014:1126)(887:986:1088))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR////    Pos: x140y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1054:1182:1311)(1102:1221:1341))
          (PORT IN2 (1707:1887:2074)(1727:1889:2055))
          (PORT IN3 (1135:1272:1411)(1138:1262:1388))
          (PORT IN4 (1355:1529:1708)(1405:1569:1738))
          (PORT IN5 (665:737:811)(668:731:796))
          (PORT IN6 (725:807:890)(735:806:879))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR////    Pos: x140y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a952_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (720:819:920)(722:811:901))
          (PORT IN3 (770:874:979)(768:860:954))
          (PORT IN4 (907:1022:1141)(900:1001:1105))
          (PORT IN5 (738:844:953)(735:832:929))
          (PORT IN6 (1178:1350:1523)(1184:1337:1493))
          (PORT IN7 (1355:1526:1701)(1353:1512:1674))
          (PORT IN8 (1088:1224:1364)(1085:1203:1325))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x146y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (754:871:991)(730:825:922))
          (PORT IN2 (1374:1582:1793)(1370:1546:1727))
          (PORT IN3 (839:953:1071)(822:916:1015))
          (PORT IN4 (1837:2042:2252)(1896:2100:2308))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x141y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6642:7362:8097)(6916:7567:8240))
          (PORT IN7 (1563:1739:1920)(1584:1733:1886))
          (PORT IN8 (2769:3091:3418)(2850:3151:3458))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a954_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4899:5449:6017)(5109:5619:6145))
          (PORT SR (3395:3712:4032)(3568:3860:4161))
          (PORT CINY2 (9002:9002:9064)(9452:9514:9605))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x143y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1305:1463:1627)(1326:1471:1622))
          (PORT IN7 (933:1059:1189)(977:1094:1214))
          (PORT IN8 (1391:1574:1759)(1400:1573:1752))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a955_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2159:2408:2661)(2269:2494:2726))
          (PORT SR (2809:3054:3303)(2972:3194:3421))
          (PORT CINY2 (9930:9930:9994)(10505:10569:10673))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x140y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1074:1220:1369)(1086:1222:1359))
          (PORT IN6 (758:861:965)(769:860:953))
          (PORT IN7 (1143:1293:1447)(1180:1329:1481))
          (PORT IN8 (1298:1469:1641)(1369:1537:1710))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x145y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (953:1084:1216)(1001:1126:1253))
          (PORT IN2 (929:1035:1142)(926:1028:1133))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///XOR/    Pos: x149y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a958_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1156:1287:1421)(1168:1283:1399))
          (PORT IN2 (561:647:734)(533:599:666))
          (PORT IN3 (943:1055:1171)(944:1046:1150))
          (PORT IN4 (1495:1688:1886)(1555:1742:1934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x150y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:866:975)(785:892:1001))
          (PORT IN4 (905:1010:1118)(915:1013:1113))
          (PORT IN6 (1220:1363:1510)(1220:1344:1474))
          (PORT IN7 (871:997:1126)(864:975:1087))
          (PORT IN8 (926:1043:1162)(941:1047:1156))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x150y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a960_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1094:1230:1369)(1116:1248:1384))
          (PORT IN2 (400:459:518)(390:440:492))
          (PORT IN3 (1051:1174:1299)(1076:1195:1318))
          (PORT IN5 (416:479:543)(404:462:520))
          (PORT IN7 (1015:1164:1317)(1022:1155:1290))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x147y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1973:2162:2358)(2089:2257:2431))
          (PORT IN5 (1398:1597:1799)(1415:1599:1785))
          (PORT IN6 (741:853:968)(753:855:958))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a961_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2196:2411:2632)(2279:2473:2674))
          (PORT SR (3058:3362:3668)(3231:3501:3776))
          (PORT CINY2 (10122:10122:10190)(10661:10729:10833))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x154y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (729:841:954)(723:815:909))
          (PORT IN7 (1419:1602:1788)(1490:1661:1836))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a962_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2072:2300:2532)(2184:2392:2604))
          (PORT SR (3072:3372:3677)(3253:3512:3777))
          (PORT CINY2 (11034:11034:11109)(11609:11684:11797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x149y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a963_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (579:664:750)(596:675:754))
          (PORT IN6 (964:1091:1222)(986:1116:1248))
          (PORT IN7 (934:1059:1187)(968:1082:1199))
          (PORT IN8 (1040:1166:1297)(1035:1141:1252))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x146y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2255:2493:2737)(2377:2587:2804))
          (PORT IN7 (1436:1612:1792)(1515:1681:1850))
          (PORT IN8 (712:814:919)(718:814:912))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a964_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1419:1589:1764)(1425:1577:1734))
          (PORT SR (2871:3117:3366)(3005:3221:3443))
          (PORT CINY2 (9818:9818:9885)(10322:10389:10489))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x153y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1470:1641:1816)(1549:1710:1877))
          (PORT IN5 (866:978:1093)(847:938:1032))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a965_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2075:2312:2552)(2159:2365:2576))
          (PORT SR (2747:3002:3262)(2905:3121:3343))
          (PORT CINY2 (10986:10986:11060)(11570:11644:11757))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x142y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a966_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:1025:1142)(940:1050:1162))
          (PORT IN2 (1535:1747:1963)(1574:1774:1979))
          (PORT IN3 (752:868:986)(756:859:964))
          (PORT IN4 (1066:1203:1344)(1091:1221:1354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x147y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2043:2255:2472)(2155:2341:2533))
          (PORT IN5 (1415:1599:1786)(1451:1628:1811))
          (PORT IN6 (1765:1964:2169)(1809:1989:2175))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a967_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1629:1803:1981)(1691:1867:2047))
          (PORT SR (3169:3471:3778)(3338:3605:3880))
          (PORT CINY2 (9674:9674:9742)(10136:10204:10301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x149y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (709:785:863)(713:777:843))
          (PORT IN5 (1222:1365:1512)(1276:1406:1538))
          (PORT IN7 (1360:1509:1662)(1381:1517:1657))
          (PORT IN8 (1330:1474:1623)(1341:1461:1585))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a968_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1871:2119:2371)(1931:2144:2361))
          (PORT SR (2807:3061:3318)(2951:3165:3385))
          (PORT CINY2 (10026:10026:10096)(10514:10584:10685))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x147y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1792:1973:2160)(1897:2057:2222))
          (PORT IN5 (393:451:509)(379:427:477))
          (PORT IN6 (1064:1217:1372)(1106:1250:1396))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a969_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1784:1963:2147)(1835:2003:2177))
          (PORT SR (3581:3928:4278)(3786:4090:4401))
          (PORT CINY2 (9290:9290:9358)(9686:9754:9845))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x151y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a970_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1442:1610:1781)(1510:1665:1823))
          (PORT IN7 (2006:2218:2436)(2109:2316:2526))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a970_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1250:1394:1540)(1261:1381:1503))
          (PORT SR (3469:3787:4111)(3683:3965:4254))
          (PORT CINY2 (9802:9802:9874)(10217:10289:10385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x143y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1560:1719:1883)(1601:1739:1879))
          (PORT IN5 (1492:1662:1835)(1502:1649:1799))
          (PORT IN6 (546:619:693)(544:606:670))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a971_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1108:1251:1399)(1128:1255:1384))
          (PORT SR (3357:3637:3921)(3538:3793:4054))
          (PORT CINY2 (8586:8586:8650)(8930:8994:9077))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x134y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a972_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1868:2123:2380)(1881:2083:2292))
          (PORT IN6 (1781:1973:2167)(1900:2088:2278))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a972_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1558:1734:1916)(1586:1748:1912))
          (PORT SR (2673:2948:3227)(2810:3049:3295))
          (PORT CINY2 (8730:8730:8785)(9254:9309:9401))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x115y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1395:1560:1729)(1403:1557:1713))
          (PORT IN6 (1197:1350:1507)(1227:1375:1525))
          (PORT IN7 (1044:1176:1308)(1082:1203:1326))
          (PORT IN8 (561:641:722)(575:650:726))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///ANDXOR/    Pos: x109y101
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a975_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1182:1361:1544)(1179:1338:1500))
          (PORT IN2 (1434:1593:1755)(1472:1619:1768))
          (PORT IN3 (1645:1878:2117)(1660:1863:2069))
          (PORT IN4 (930:1057:1186)(968:1095:1224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x93y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1349:1511:1675)(1402:1561:1724))
          (PORT IN3 (935:1058:1184)(926:1035:1147))
          (PORT IN5 (586:665:745)(573:636:701))
          (PORT IN6 (1262:1449:1640)(1312:1486:1664))
          (PORT IN7 (404:461:518)(375:418:462))
          (PORT IN8 (1053:1216:1384)(1076:1232:1392))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x99y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a977_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1729:1961:2202)(1771:2002:2240))
          (PORT IN6 (1404:1571:1741)(1468:1631:1797))
          (PORT IN7 (1152:1292:1435)(1160:1281:1404))
          (PORT IN8 (1418:1594:1772)(1489:1653:1821))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a977_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1046:1170:1295)(1068:1175:1283))
          (PORT IN2 (1219:1363:1509)(1261:1396:1534))
          (PORT IN3 (605:686:769)(614:692:772))
          (PORT IN4 (860:972:1084)(870:967:1064))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x98y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a978_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1342:1511:1683)(1393:1544:1696))
          (PORT IN2 (1226:1376:1530)(1300:1448:1597))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR///XOR/    Pos: x97y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1009:1141:1277)(1022:1141:1261))
          (PORT IN8 (1507:1673:1843)(1556:1710:1869))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a979_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1641:1864:2093)(1684:1882:2085))
          (PORT IN2 (1209:1365:1523)(1258:1402:1548))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR///XOR/    Pos: x96y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2755:3111:3482)(2777:3103:3435))
          (PORT IN6 (1525:1722:1922)(1582:1773:1970))
          (PORT IN8 (925:1059:1195)(931:1049:1169))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a981_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1003:1127:1253)(1006:1106:1206))
          (PORT IN3 (1457:1640:1828)(1534:1715:1900))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x103y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1217:1397:1581)(1215:1371:1531))
          (PORT IN3 (1447:1628:1814)(1442:1599:1758))
          (PORT IN6 (1386:1562:1743)(1386:1544:1705))
          (PORT IN7 (1209:1392:1579)(1214:1372:1533))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_ANDXOR////    Pos: x95y100
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (622:721:822)(593:667:742))
          (PORT IN2 (1295:1455:1621)(1328:1482:1639))
          (PORT IN3 (793:898:1005)(804:903:1003))
          (PORT IN4 (1463:1616:1771)(1488:1628:1772))
          (PORT IN5 (595:690:788)(569:647:727))
          (PORT IN6 (1028:1153:1279)(1037:1149:1264))
          (PORT IN7 (1161:1291:1425)(1175:1286:1400))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///ANDXOR/    Pos: x96y97
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a987_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1114:1257:1402)(1144:1288:1437))
          (PORT IN2 (734:841:950)(757:863:971))
          (PORT IN4 (1464:1654:1850)(1546:1732:1922))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x94y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a989_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1378:1596:1818)(1402:1623:1848))
          (PORT IN2 (1701:1887:2078)(1735:1916:2101))
          (PORT IN5 (2715:3087:3473)(2768:3110:3458))
          (PORT IN6 (1235:1390:1548)(1280:1421:1564))
          (PORT IN8 (1079:1224:1371)(1113:1260:1412))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x97y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (916:1049:1185)(932:1063:1197))
          (PORT IN4 (722:829:938)(707:795:884))
          (PORT IN6 (699:801:905)(715:817:920))
          (PORT IN7 (551:636:722)(548:620:695))
          (PORT IN8 (1084:1233:1384)(1091:1226:1365))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND////    Pos: x96y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a992_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1056:1203:1351)(1068:1200:1336))
          (PORT IN8 (1415:1597:1786)(1443:1619:1799))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x100y97
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (588:671:754)(594:669:747))
          (PORT IN7 (1138:1288:1441)(1146:1282:1421))
          (PORT IN8 (1225:1381:1538)(1281:1440:1602))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x105y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (921:1037:1154)(926:1034:1143))
          (PORT IN5 (1289:1452:1618)(1366:1524:1685))
          (PORT IN7 (720:831:945)(716:816:917))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x96y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (943:1055:1167)(940:1035:1133))
          (PORT IN3 (1116:1256:1399)(1144:1283:1426))
          (PORT IN5 (378:433:488)(349:391:435))
          (PORT IN6 (916:1038:1160)(902:1011:1124))
          (PORT IN7 (583:667:752)(567:641:717))
          (PORT IN8 (556:640:724)(572:656:741))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x104y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:838:951)(709:803:900))
          (PORT IN4 (855:959:1066)(850:934:1020))
          (PORT IN5 (884:1005:1129)(883:995:1110))
          (PORT IN6 (1171:1296:1423)(1199:1321:1446))
          (PORT IN7 (762:860:960)(761:852:945))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x94y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (775:868:964)(774:864:957))
          (PORT IN4 (404:462:522)(397:446:496))
          (PORT IN5 (1066:1203:1344)(1061:1184:1312))
          (PORT IN6 (566:654:744)(559:635:713))
          (PORT IN7 (572:656:741)(567:642:719))
          (PORT IN8 (707:821:938)(716:823:933))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x95y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (544:631:720)(537:610:685))
          (PORT IN4 (1581:1764:1951)(1636:1814:1999))
          (PORT IN5 (363:422:482)(340:388:437))
          (PORT IN6 (803:918:1035)(812:916:1024))
          (PORT IN7 (747:850:955)(767:866:967))
          (PORT IN8 (779:882:988)(789:878:970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x111y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1421:1580:1742)(1436:1576:1719))
          (PORT IN7 (900:1004:1112)(917:1014:1113))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x97y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (912:1039:1168)(946:1064:1184))
          (PORT IN4 (738:839:941)(770:868:969))
          (PORT IN5 (1102:1247:1394)(1119:1258:1398))
          (PORT IN6 (1126:1261:1402)(1145:1274:1406))
          (PORT IN7 (1293:1475:1659)(1341:1508:1679))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x99y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1001_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (733:826:922)(743:829:918))
          (PORT IN4 (1094:1227:1361)(1128:1259:1392))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x99y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1002_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (729:842:958)(731:835:941))
          (PORT IN2 (897:1022:1149)(933:1045:1160))
          (PORT IN4 (1205:1367:1533)(1257:1413:1573))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x103y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (612:694:777)(605:679:754))
          (PORT IN8 (1183:1331:1480)(1203:1332:1465))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x100y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1004_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (807:900:996)(813:891:970))
          (PORT IN3 (801:915:1030)(803:907:1014))
          (PORT IN5 (602:685:769)(600:678:758))
          (PORT IN6 (738:847:958)(738:836:936))
          (PORT IN7 (789:892:995)(807:902:999))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x101y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1005_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3865:4368:4886)(3907:4356:4817))
          (PORT IN3 (582:661:742)(595:670:747))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x100y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (566:648:731)(551:624:698))
          (PORT IN6 (913:1041:1172)(969:1102:1236))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR////    Pos: x101y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1007_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1609:1806:2005)(1692:1882:2075))
          (PORT IN7 (730:850:971)(712:809:909))
          (PORT IN8 (868:978:1090)(851:938:1029))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x107y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1008_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1465:1624:1785)(1498:1652:1811))
          (PORT IN6 (554:637:722)(540:614:689))
          (PORT IN7 (1409:1582:1760)(1502:1673:1847))
          (PORT IN8 (777:893:1010)(764:864:967))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x98y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1517:1694:1877)(1597:1761:1929))
          (PORT IN4 (1543:1719:1899)(1587:1756:1930))
          (PORT IN5 (591:674:760)(586:663:741))
          (PORT IN7 (1540:1737:1938)(1636:1831:2030))
          (PORT IN8 (542:623:706)(516:580:645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x101y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1120:1274:1432)(1131:1278:1428))
          (PORT IN3 (1266:1447:1633)(1293:1457:1625))
          (PORT IN5 (1402:1598:1798)(1448:1643:1844))
          (PORT IN6 (545:625:705)(528:597:669))
          (PORT IN8 (567:641:715)(556:615:676))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x104y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (953:1083:1216)(955:1076:1198))
          (PORT IN4 (885:983:1082)(906:995:1087))
          (PORT IN5 (1254:1427:1605)(1297:1468:1644))
          (PORT IN6 (573:659:745)(580:662:745))
          (PORT IN7 (405:464:524)(375:420:465))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x105y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1206:1341:1481)(1213:1332:1452))
          (PORT IN3 (693:765:839)(685:747:810))
          (PORT IN5 (934:1067:1204)(941:1066:1194))
          (PORT IN6 (936:1052:1169)(933:1038:1144))
          (PORT IN7 (578:650:724)(563:624:686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x102y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1013_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1095:1227:1363)(1114:1244:1376))
          (PORT IN4 (1113:1244:1377)(1125:1238:1354))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x113y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1081:1212:1347)(1086:1197:1313))
          (PORT IN8 (1270:1437:1606)(1327:1483:1641))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x107y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1054:1175:1298)(1048:1144:1241))
          (PORT IN4 (1195:1323:1456)(1208:1324:1443))
          (PORT IN5 (2065:2347:2636)(2126:2393:2669))
          (PORT IN6 (1066:1194:1326)(1071:1187:1306))
          (PORT IN8 (386:446:508)(356:404:453))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x106y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (920:1054:1193)(921:1044:1170))
          (PORT IN3 (692:768:847)(687:751:817))
          (PORT IN5 (901:1026:1153)(918:1033:1149))
          (PORT IN6 (742:848:956)(736:826:917))
          (PORT IN7 (788:874:961)(783:865:949))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x136y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1017_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1811:1991:2173)(1884:2041:2204))
          (PORT IN7 (1763:1988:2218)(1844:2053:2267))
          (PORT IN8 (1293:1465:1639)(1344:1506:1672))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1017_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1734:1936:2141)(1806:2009:2216))
          (PORT SR (2784:3061:3340)(2923:3160:3405))
          (PORT CINY2 (8634:8634:8691)(9107:9164:9253))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x145y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2959:3238:3522)(3078:3329:3586))
          (PORT IN8 (4402:4833:5274)(4648:5047:5457))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1018_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2883:3185:3497)(2990:3275:3566))
          (PORT SR (4655:5147:5647)(4869:5309:5759))
          (PORT CINY2 (9962:9962:10028)(10508:10574:10677))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x111y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1019_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (416:476:537)(399:450:503))
          (PORT IN4 (1070:1211:1357)(1072:1205:1342))
          (PORT IN5 (966:1091:1219)(993:1117:1244))
          (PORT IN6 (732:839:948)(714:807:903))
          (PORT IN7 (773:871:972)(774:860:947))
          (PORT IN8 (929:1067:1206)(919:1039:1162))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x100y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1022_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1376:1564:1757)(1369:1541:1717))
          (PORT IN2 (1543:1747:1954)(1615:1800:1989))
          (PORT IN3 (871:987:1104)(894:999:1105))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x92y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1023_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2119:2384:2652)(2218:2468:2725))
          (PORT IN2 (1357:1539:1725)(1373:1544:1718))
          (PORT IN3 (2105:2345:2587)(2214:2428:2645))
          (PORT IN4 (1175:1335:1499)(1198:1350:1504))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x102y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1227:1389:1556)(1223:1370:1521))
          (PORT IN3 (1636:1870:2112)(1680:1898:2121))
          (PORT IN6 (742:846:953)(758:853:952))
          (PORT IN7 (1420:1576:1740)(1442:1588:1736))
          (PORT IN8 (1061:1214:1370)(1113:1257:1401))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x99y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1337:1490:1649)(1401:1539:1680))
          (PORT IN4 (1367:1518:1673)(1395:1536:1682))
          (PORT IN6 (556:633:710)(552:615:679))
          (PORT IN7 (919:1053:1190)(946:1075:1208))
          (PORT IN8 (338:388:439)(321:363:405))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x107y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (718:824:933)(712:805:899))
          (PORT IN7 (1026:1172:1320)(1053:1194:1340))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x108y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1027_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2973:3364:3763)(3053:3407:3770))
          (PORT IN4 (2355:2654:2957)(2413:2684:2963))
          (PORT IN5 (1990:2212:2440)(2057:2271:2491))
          (PORT IN6 (2496:2802:3115)(2583:2873:3172))
          (PORT IN8 (2333:2621:2914)(2413:2684:2962))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x101y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1689:1887:2092)(1792:1983:2177))
          (PORT IN3 (1124:1290:1459)(1132:1281:1433))
          (PORT IN6 (381:436:491)(376:423:472))
          (PORT IN7 (405:464:523)(392:443:496))
          (PORT IN8 (743:861:981)(725:822:921))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x145y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2428:2689:2959)(2563:2802:3047))
          (PORT IN5 (1033:1158:1287)(1057:1166:1278))
          (PORT IN6 (1720:1949:2186)(1788:2007:2232))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1029_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1802:2037:2276)(1901:2127:2356))
          (PORT SR (2535:2730:2928)(2649:2818:2991))
          (PORT CINY2 (9578:9578:9644)(10058:10124:10221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x140y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2430:2698:2971)(2542:2786:3036))
          (PORT IN3 (3267:3613:3968)(3377:3703:4038))
          (PORT IN8 (2124:2351:2583)(2173:2367:2566))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1030_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2144:2396:2655)(2232:2459:2692))
          (PORT SR (2752:2995:3241)(2885:3100:3322))
          (PORT CINY2 (9530:9530:9591)(10088:10149:10249))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x114y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (392:448:505)(388:437:487))
          (PORT IN6 (923:1036:1150)(928:1041:1156))
          (PORT IN7 (783:883:986)(807:901:998))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x108y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (607:694:783)(609:692:776))
          (PORT IN6 (1383:1582:1783)(1460:1650:1844))
          (PORT IN7 (2257:2527:2804)(2340:2602:2873))
          (PORT IN8 (411:469:529)(396:446:498))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x112y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:638:721)(542:611:683))
          (PORT IN2 (748:854:961)(750:843:938))
          (PORT IN3 (780:877:976)(793:885:978))
          (PORT IN4 (1251:1386:1523)(1283:1413:1546))
          (PORT IN5 (1103:1257:1415)(1128:1271:1418))
          (PORT IN6 (929:1049:1172)(946:1054:1166))
          (PORT IN7 (703:816:931)(679:767:857))
          (PORT IN8 (1275:1442:1611)(1332:1489:1648))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x142y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1034_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2453:2678:2911)(2546:2748:2954))
          (PORT IN7 (394:456:518)(362:408:456))
          (PORT IN8 (2122:2389:2657)(2161:2413:2671))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1034_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1921:2146:2377)(2004:2224:2450))
          (PORT SR (2679:2896:3115)(2813:3010:3214))
          (PORT CINY2 (9498:9498:9561)(10016:10079:10177))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x142y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1719:1894:2072)(1771:1925:2084))
          (PORT IN4 (1455:1599:1746)(1505:1637:1774))
          (PORT IN7 (1788:1976:2169)(1832:1999:2173))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1035_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2014:2233:2457)(2122:2324:2532))
          (PORT SR (2595:2814:3035)(2731:2928:3132))
          (PORT CINY2 (10010:10010:10073)(10616:10679:10785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x110y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (872:985:1100)(867:964:1065))
          (PORT IN2 (2223:2507:2797)(2265:2530:2800))
          (PORT IN4 (1051:1205:1361)(1038:1176:1318))
          (PORT IN5 (934:1054:1177)(939:1051:1167))
          (PORT IN7 (1762:2007:2258)(1846:2093:2344))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x100y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1528:1689:1856)(1566:1710:1857))
          (PORT IN3 (1003:1132:1264)(1029:1155:1284))
          (PORT IN5 (886:1016:1148)(913:1033:1156))
          (PORT IN7 (1409:1581:1755)(1426:1592:1761))
          (PORT IN8 (921:1033:1145)(931:1034:1140))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1607:1829:2055)(1635:1828:2027))
          (PORT IN4 (1088:1214:1342)(1119:1240:1366))
          (PORT IN5 (614:693:773)(609:678:747))
          (PORT IN6 (1572:1746:1923)(1591:1744:1901))
          (PORT IN8 (426:486:548)(403:454:507))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x128y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4674:5206:5752)(4888:5385:5896))
          (PORT IN7 (3811:4216:4633)(3934:4293:4656))
          (PORT IN8 (2634:2935:3242)(2764:3057:3356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1040_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3085:3438:3799)(3204:3525:3857))
          (PORT SR (4515:4936:5364)(4713:5094:5486))
          (PORT CINY2 (7354:7354:7403)(7745:7794:7869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x135y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2402:2659:2921)(2491:2723:2962))
          (PORT IN7 (2763:3103:3451)(2859:3173:3494))
          (PORT IN8 (1886:2141:2401)(1983:2215:2453))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1041_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1740:1939:2145)(1788:1976:2166))
          (PORT SR (2863:3162:3465)(3018:3285:3559))
          (PORT CINY2 (8906:8906:8962)(9443:9499:9593))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x107y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1042_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (755:857:960)(767:857:949))
          (PORT IN2 (2099:2366:2639)(2154:2404:2659))
          (PORT IN3 (725:835:947)(734:835:940))
          (PORT IN4 (1034:1164:1295)(1030:1142:1260))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x137y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2063:2286:2513)(2144:2350:2559))
          (PORT IN5 (1439:1589:1743)(1460:1587:1719))
          (PORT IN6 (1202:1377:1556)(1216:1369:1526))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1044_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1257:1413:1571)(1322:1477:1635))
          (PORT SR (3437:3778:4125)(3660:3973:4294))
          (PORT CINY2 (8426:8426:8484)(8846:8904:8989))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x128y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1603:1804:2009)(1627:1800:1977))
          (PORT IN2 (1688:1902:2120)(1764:1955:2150))
          (PORT IN7 (4513:4992:5481)(4668:5096:5534))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1045_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4052:4519:4998)(4202:4619:5050))
          (PORT SR (2695:2945:3200)(2847:3083:3326))
          (PORT CINY2 (7866:7866:7915)(8345:8394:8477))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x107y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (563:640:718)(555:617:680))
          (PORT IN6 (1594:1803:2017)(1662:1873:2086))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR////    Pos: x96y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1391:1560:1729)(1460:1617:1776))
          (PORT IN2 (1848:2069:2296)(1882:2094:2309))
          (PORT IN3 (3041:3424:3816)(3192:3563:3942))
          (PORT IN4 (1130:1279:1432)(1182:1325:1471))
          (PORT IN6 (1316:1481:1648)(1328:1482:1639))
          (PORT IN7 (2171:2463:2762)(2292:2592:2896))
          (PORT IN8 (1456:1641:1829)(1454:1616:1781))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x122y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1655:1842:2035)(1741:1916:2096))
          (PORT IN7 (1451:1623:1799)(1489:1654:1822))
          (PORT IN8 (1592:1769:1949)(1662:1820:1982))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1048_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2765:3118:3479)(2848:3195:3551))
          (PORT SR (2520:2743:2971)(2671:2871:3075))
          (PORT CINY2 (6746:6746:6789)(7136:7179:7249))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x134y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1049_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2660:2937:3218)(2750:3008:3271))
          (PORT IN7 (2079:2257:2440)(2168:2331:2495))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1049_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (767:861:959)(755:840:927))
          (PORT SR (3050:3342:3638)(3208:3461:3721))
          (PORT CINY2 (7962:7962:8017)(8354:8409:8489))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x132y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3450:3858:4275)(3602:3975:4355))
          (PORT IN7 (1640:1837:2040)(1685:1870:2059))
          (PORT IN8 (2156:2468:2787)(2181:2466:2754))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1050_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2134:2402:2676)(2169:2416:2668))
          (PORT SR (3750:4104:4464)(3956:4296:4641))
          (PORT CINY2 (7482:7482:7535)(7826:7879:7953))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x138y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2378:2624:2875)(2526:2756:2989))
          (PORT IN7 (2686:2941:3203)(2780:3010:3244))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1051_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1408:1578:1751)(1395:1541:1691))
          (PORT SR (3303:3588:3879)(3476:3736:4004))
          (PORT CINY2 (8090:8090:8149)(8435:8494:8573))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x131y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1052_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1767:1964:2167)(1817:1995:2178))
          (PORT IN7 (1806:2006:2211)(1839:2018:2203))
          (PORT IN8 (1377:1531:1691)(1402:1557:1715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1052_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3572:4018:4472)(3661:4063:4478))
          (PORT SR (7760:8583:9424)(8116:8881:9658))
          (PORT CINY2 (7178:7178:7230)(7487:7539:7609))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x130y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1053_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (15887:17654:19459)(16575:18187:19845))
          (PORT IN6 (2071:2321:2574)(2157:2388:2626))
          (PORT IN8 (1119:1254:1392)(1160:1290:1424))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1053_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1243:1399:1559)(1295:1444:1597))
          (PORT SR (3128:3405:3686)(3285:3544:3807))
          (PORT CINY2 (7514:7514:7565)(7898:7949:8025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x123y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (17615:19549:21527)(18367:20128:21940))
          (PORT IN6 (1549:1693:1842)(1587:1719:1853))
          (PORT IN8 (1213:1380:1549)(1208:1353:1502))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1054_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1552:1747:1944)(1574:1746:1924))
          (PORT SR (2703:2950:3202)(2874:3101:3332))
          (PORT CINY2 (6922:6922:6966)(7325:7369:7441))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x135y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (11577:12809:14070)(12072:13193:14347))
          (PORT IN6 (1136:1301:1470)(1137:1275:1417))
          (PORT IN8 (391:451:513)(362:406:451))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1055_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1716:1914:2115)(1805:1999:2197))
          (PORT SR (3237:3553:3874)(3418:3698:3985))
          (PORT CINY2 (8138:8138:8194)(8543:8599:8681))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x135y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (12786:14161:15568)(13330:14576:15858))
          (PORT IN6 (874:992:1111)(882:977:1074))
          (PORT IN8 (748:863:980)(749:854:960))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1056_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1910:2134:2364)(1957:2170:2387))
          (PORT SR (3181:3474:3772)(3355:3616:3884))
          (PORT CINY2 (7562:7562:7618)(7868:7924:7997))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x125y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1057_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (19975:22146:24372)(20833:22814:24855))
          (PORT IN6 (1295:1468:1643)(1383:1556:1731))
          (PORT IN8 (1928:2163:2403)(2029:2255:2488))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1057_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (937:1057:1179)(934:1045:1159))
          (PORT SR (2532:2749:2969)(2643:2829:3019))
          (PORT CINY2 (6698:6698:6744)(7028:7074:7141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x130y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (14292:15829:17407)(14987:16411:17872))
          (PORT IN6 (1635:1828:2026)(1692:1867:2046))
          (PORT IN8 (555:639:723)(567:648:730))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1058_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2690:2981:3279)(2705:2958:3218))
          (PORT SR (3387:3693:4005)(3554:3838:4127))
          (PORT CINY2 (7130:7130:7181)(7448:7499:7569))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x130y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (9355:10415:11502)(9804:10790:11797))
          (PORT IN6 (4275:4650:5034)(4520:4873:5234))
          (PORT IN8 (2095:2370:2653)(2175:2423:2677))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1059_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2585:2868:3160)(2659:2921:3190))
          (PORT SR (3274:3558:3846)(3434:3702:3976))
          (PORT CINY2 (6746:6746:6797)(6998:7049:7113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x131y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1467:1636:1809)(1478:1618:1764))
          (PORT IN7 (1333:1521:1712)(1360:1525:1696))
          (PORT IN8 (1191:1344:1498)(1219:1372:1528))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1060_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1760:1946:2134)(1792:1960:2131))
          (PORT SR (3302:3616:3934)(3464:3743:4028))
          (PORT CINY2 (6730:6730:6782)(6962:7014:7077))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x152y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2939:3214:3497)(3052:3299:3553))
          (PORT IN6 (415:470:526)(393:440:489))
          (PORT IN8 (1244:1386:1529)(1284:1416:1549))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1061_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2194:2451:2714)(2316:2559:2808))
          (PORT SR (3437:3789:4144)(3647:3964:4289))
          (PORT CINY2 (10874:10874:10947)(11456:11529:11641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x147y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1062_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3912:4337:4772)(4046:4424:4816))
          (PORT IN7 (1219:1367:1516)(1285:1422:1562))
          (PORT IN8 (750:850:952)(755:853:955))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1062_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1865:2067:2275)(1978:2173:2375))
          (PORT SR (4310:4755:5208)(4502:4890:5287))
          (PORT CINY2 (10314:10314:10382)(10886:10954:11061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x150y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3675:4056:4448)(3808:4148:4495))
          (PORT IN6 (1404:1606:1812)(1430:1611:1795))
          (PORT IN8 (601:688:776)(578:650:722))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1063_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1567:1743:1924)(1659:1826:1999))
          (PORT SR (2911:3192:3476)(3086:3328:3575))
          (PORT CINY2 (10650:10650:10721)(11228:11299:11409))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x150y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2830:3102:3379)(3002:3260:3527))
          (PORT IN5 (1643:1858:2081)(1707:1909:2115))
          (PORT IN7 (749:862:976)(765:869:974))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1064_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1339:1498:1661)(1415:1569:1728))
          (PORT SR (3111:3413:3717)(3280:3541:3809))
          (PORT CINY2 (10330:10330:10401)(10853:10924:11029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x147y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1065_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (4712:5187:5676)(4883:5310:5748))
          (PORT IN5 (1581:1766:1957)(1613:1788:1970))
          (PORT IN7 (1632:1833:2039)(1731:1925:2123))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1065_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1202:1340:1485)(1211:1336:1465))
          (PORT SR (3062:3332:3606)(3217:3460:3709))
          (PORT CINY2 (9994:9994:10062)(10511:10579:10681))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x150y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (6248:6910:7590)(6494:7097:7715))
          (PORT IN6 (1805:2031:2260)(1909:2118:2330))
          (PORT IN8 (1241:1375:1512)(1263:1382:1503))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1066_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1076:1190:1308)(1092:1197:1304))
          (PORT SR (3008:3287:3569)(3182:3424:3671))
          (PORT CINY2 (10138:10138:10209)(10628:10699:10801))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x137y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1067_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (9578:10604:11654)(10014:10960:11933))
          (PORT IN6 (1893:2124:2359)(1977:2201:2432))
          (PORT IN8 (2050:2323:2605)(2122:2392:2666))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1067_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4098:4551:5018)(4284:4704:5136))
          (PORT SR (4459:4924:5400)(4660:5083:5515))
          (PORT CINY2 (8106:8106:8164)(8471:8529:8609))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x144y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (15947:17661:19417)(16690:18259:19871))
          (PORT IN5 (1442:1637:1838)(1468:1648:1833))
          (PORT IN7 (995:1103:1213)(990:1085:1181))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1068_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1638:1817:2002)(1722:1893:2069))
          (PORT SR (3070:3303:3538)(3219:3428:3643))
          (PORT CINY2 (8634:8634:8699)(8969:9034:9117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x140y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2069:2273:2480)(2158:2338:2523))
          (PORT IN7 (1421:1582:1747)(1434:1569:1707))
          (PORT IN8 (1469:1674:1882)(1517:1702:1892))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1069_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1823:2030:2242)(1888:2090:2296))
          (PORT SR (2802:3044:3289)(2936:3152:3373))
          (PORT CINY2 (9082:9082:9143)(9563:9624:9717))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x140y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2256:2503:2754)(2362:2596:2833))
          (PORT IN5 (1159:1304:1452)(1186:1321:1462))
          (PORT IN6 (2597:2952:3316)(2717:3059:3409))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1070_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1406:1588:1773)(1457:1639:1825))
          (PORT SR (2684:2901:3123)(2808:3002:3202))
          (PORT CINY2 (8954:8954:9015)(9413:9474:9565))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x143y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5489:6051:6627)(5719:6232:6763))
          (PORT IN7 (394:454:516)(361:408:455))
          (PORT IN8 (2249:2522:2802)(2315:2564:2819))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1071_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2400:2689:2984)(2451:2715:2985))
          (PORT SR (2982:3246:3514)(3140:3381:3628))
          (PORT CINY2 (9610:9610:9674)(10130:10194:10293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x140y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6817:7561:8321)(7108:7786:8487))
          (PORT IN7 (5564:6177:6808)(5736:6286:6842))
          (PORT IN8 (3718:4161:4615)(3931:4362:4804))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1072_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1215:1377:1544)(1218:1367:1519))
          (PORT SR (3575:3917:4262)(3762:4081:4410))
          (PORT CINY2 (8826:8826:8887)(9263:9324:9413))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x135y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1732:1914:2099)(1814:1976:2141))
          (PORT IN5 (756:869:985)(754:846:941))
          (PORT IN6 (1495:1664:1838)(1529:1687:1850))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1073_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1212:1376:1544)(1222:1372:1525))
          (PORT SR (2996:3303:3612)(3149:3420:3698))
          (PORT CINY2 (8394:8394:8450)(8843:8899:8985))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x128y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1074_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2538:2833:3134)(2635:2910:3192))
          (PORT IN4 (1345:1520:1699)(1371:1522:1677))
          (PORT IN5 (3202:3538:3885)(3297:3599:3913))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1074_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3806:4281:4767)(3944:4385:4837))
          (PORT SR (4481:4907:5343)(4669:5051:5444))
          (PORT CINY2 (7482:7482:7531)(7895:7944:8021))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x140y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1075_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1846:2057:2275)(1932:2126:2325))
          (PORT IN7 (1124:1287:1452)(1171:1328:1487))
          (PORT IN8 (1366:1544:1729)(1347:1503:1662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1075_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2277:2537:2805)(2314:2549:2789))
          (PORT SR (2956:3193:3435)(3102:3310:3524))
          (PORT CINY2 (8442:8442:8503)(8813:8874:8957))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x128y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6272:6990:7727)(6547:7219:7907))
          (PORT IN7 (1949:2164:2382)(2000:2188:2380))
          (PORT IN8 (3573:4029:4492)(3677:4091:4514))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1076_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4203:4657:5121)(4354:4772:5200))
          (PORT SR (3238:3527:3819)(3415:3683:3957))
          (PORT CINY2 (6458:6458:6507)(6695:6744:6805))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x133y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1077_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (983:1122:1265)(1011:1143:1275))
          (PORT IN5 (1758:1974:2193)(1837:2042:2252))
          (PORT IN6 (1613:1807:2003)(1716:1899:2088))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1077_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1938:2130)(1791:1960:2134))
          (PORT SR (2698:2944:3194)(2834:3040:3251))
          (PORT CINY2 (7722:7722:7776)(8090:8144:8221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x125y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1263:1424:1587)(1273:1415:1561))
          (PORT IN5 (1057:1193:1331)(1071:1197:1327))
          (PORT IN6 (1733:1930:2130)(1818:1995:2176))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1078_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2645:2933:3230)(2707:2964:3227))
          (PORT SR (2379:2574:2770)(2492:2662:2837))
          (PORT CINY2 (7018:7018:7064)(7403:7449:7521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x135y81
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1754:1975:2202)(1796:2002:2213))
          (PORT IN2 (1388:1554:1726)(1423:1576:1733))
          (PORT IN5 (1648:1876:2111)(1665:1867:2073))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1079_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2096:2306:2523)(2198:2407:2622))
          (PORT SR (3101:3392:3689)(3287:3547:3813))
          (PORT CINY2 (8010:8010:8066)(8393:8449:8529))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x135y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1080_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1440:1590:1744)(1462:1596:1735))
          (PORT IN5 (1160:1328:1497)(1175:1323:1476))
          (PORT IN6 (1059:1204:1350)(1078:1200:1326))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1080_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1391:1544:1699)(1433:1578:1726))
          (PORT SR (3179:3470:3765)(3356:3616:3884))
          (PORT CINY2 (7498:7498:7554)(7793:7849:7921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x124y74
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1337:1517:1703)(1349:1516:1686))
          (PORT IN4 (1245:1372:1501)(1264:1382:1502))
          (PORT IN5 (1419:1608:1802)(1454:1633:1816))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1081_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1524:1711:1903)(1539:1712:1887))
          (PORT SR (2642:2857:3074)(2765:2962:3165))
          (PORT CINY2 (6330:6330:6375)(6614:6659:6721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x126y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1143:1298:1457)(1208:1354:1502))
          (PORT IN5 (2269:2551:2839)(2312:2573:2838))
          (PORT IN6 (1517:1718:1924)(1631:1833:2040))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1082_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2898:3201:3513)(3006:3295:3591))
          (PORT SR (3425:3738:4055)(3572:3862:4158))
          (PORT CINY2 (6490:6490:6537)(6767:6814:6877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x136y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1835:2015:2200)(1907:2073:2245))
          (PORT IN7 (951:1075:1200)(973:1092:1213))
          (PORT IN8 (860:981:1105)(861:959:1061))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1083_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1599:1790:1987)(1661:1841:2024))
          (PORT SR (3024:3293:3566)(3187:3423:3665))
          (PORT CINY2 (7418:7418:7475)(7682:7739:7809))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x133y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1084_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1636:1800:1969)(1684:1837:1995))
          (PORT IN7 (1497:1709:1927)(1520:1706:1899))
          (PORT IN8 (1352:1527:1705)(1377:1547:1719))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1084_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1935:2122:2314)(2005:2180:2359))
          (PORT SR (2851:3095:3342)(2988:3195:3408))
          (PORT CINY2 (6954:6954:7008)(7190:7244:7309))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x146y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2285:2522:2765)(2415:2628:2848))
          (PORT IN7 (758:859:961)(749:841:933))
          (PORT IN8 (1022:1161:1303)(1003:1112:1226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1085_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1698:1935:2177)(1724:1940:2164))
          (PORT SR (2682:2894:3109)(2815:3007:3205))
          (PORT CINY2 (10010:10010:10077)(10547:10614:10717))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x145y95
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1675:1854:2037)(1733:1907:2086))
          (PORT IN4 (1221:1380:1541)(1257:1407:1560))
          (PORT IN5 (2536:2793:3057)(2687:2933:3184))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1086_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1498:1671:1849)(1520:1680:1844))
          (PORT SR (2459:2651:2848)(2577:2747:2921))
          (PORT CINY2 (10026:10026:10092)(10583:10649:10753))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x150y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1087_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2525:2783:3045)(2690:2929:3172))
          (PORT IN7 (394:456:518)(362:408:456))
          (PORT IN8 (1583:1779:1978)(1613:1803:1997))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1087_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1699:1905:2119)(1746:1928:2118))
          (PORT SR (2987:3265:3544)(3153:3397:3649))
          (PORT CINY2 (10394:10394:10465)(10928:10999:11105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x148y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1121:1264:1410)(1181:1314:1449))
          (PORT IN2 (576:657:739)(594:672:752))
          (PORT IN5 (2688:2946:3211)(2810:3043:3285))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1088_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1995:2217:2446)(2086:2297:2513))
          (PORT SR (3043:3345:3651)(3201:3460:3727))
          (PORT CINY2 (10170:10170:10239)(10700:10769:10873))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x146y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2140:2354:2574)(2271:2465:2665))
          (PORT IN7 (1419:1595:1774)(1500:1665:1832))
          (PORT IN8 (1091:1231:1375)(1092:1214:1339))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1089_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1555:1751:1952)(1603:1790:1983))
          (PORT SR (2841:3082:3326)(2973:3184:3402))
          (PORT CINY2 (9882:9882:9949)(10397:10464:10565))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x148y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1090_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2093:2337:2589)(2208:2425:2649))
          (PORT IN5 (1072:1208:1345)(1096:1223:1354))
          (PORT IN6 (1447:1613:1782)(1519:1680:1842))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1090_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1064:1210:1359)(1053:1183:1317))
          (PORT SR (3236:3534:3834)(3421:3677:3940))
          (PORT CINY2 (9594:9594:9663)(10025:10094:10189))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x143y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1091_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1890:2110:2332)(1953:2153:2354))
          (PORT IN5 (745:833:923)(734:811:892))
          (PORT IN6 (1641:1867:2096)(1717:1917:2122))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1091_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2107:2333:2565)(2192:2412:2634))
          (PORT SR (3305:3589:3877)(3479:3735:3998))
          (PORT CINY2 (8778:8778:8842)(9155:9219:9305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x143y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1092_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1372:1508:1648)(1392:1504:1619))
          (PORT IN5 (1447:1638:1833)(1445:1609:1778))
          (PORT IN6 (377:434:491)(359:405:452))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1092_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1773:1974:2179)(1864:2062:2262))
          (PORT SR (3400:3679:3963)(3579:3834:4096))
          (PORT CINY2 (8522:8522:8586)(8855:8919:9001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x137y89
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (948:1056:1166)(938:1035:1133))
          (PORT IN4 (1112:1264:1419)(1138:1276:1418))
          (PORT IN8 (5222:5753:6297)(5437:5932:6442))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1093_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1569:1765:1967)(1602:1789:1979))
          (PORT SR (2613:2869:3127)(2734:2948:3168))
          (PORT CINY2 (8746:8746:8804)(9221:9279:9369))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x140y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1094_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (7907:8756:9625)(8222:8993:9786))
          (PORT IN6 (1491:1670:1853)(1530:1707:1886))
          (PORT IN8 (553:633:715)(567:645:726))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1094_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1900:2151:2407)(1970:2215:2465))
          (PORT SR (2656:2872:3091)(2778:2975:3179))
          (PORT CINY2 (9146:9146:9207)(9638:9699:9793))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x140y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1095_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (705:809:916)(695:785:877))
          (PORT IN4 (3205:3608:4019)(3266:3627:3996))
          (PORT IN8 (4568:5129:5702)(4820:5351:5892))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1095_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1765:1990:2220)(1826:2042:2262))
          (PORT SR (2643:2860:3080)(2773:2968:3169))
          (PORT CINY2 (9210:9210:9271)(9713:9774:9869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x137y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1096_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (7564:8392:9238)(7940:8713:9502))
          (PORT IN6 (713:814:917)(719:814:912))
          (PORT IN8 (1453:1625:1800)(1530:1695:1863))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1096_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1524:1734:1949)(1541:1735:1933))
          (PORT SR (2618:2869:3123)(2744:2955:3171))
          (PORT CINY2 (8554:8554:8612)(8996:9054:9141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x139y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1097_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (7913:8786:9678)(8336:9163:10007))
          (PORT IN5 (1556:1750:1948)(1623:1805:1992))
          (PORT IN7 (400:457:514)(391:442:494))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1097_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1544:1755:1972)(1576:1771:1970))
          (PORT SR (2988:3254:3524)(3138:3381:3630))
          (PORT CINY2 (8906:8906:8966)(9374:9434:9525))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x133y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (14692:16284:17912)(15334:16793:18294))
          (PORT IN5 (545:628:713)(530:600:672))
          (PORT IN7 (2619:2903:3193)(2698:2955:3217))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1098_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1362:1545:1733)(1383:1556:1732))
          (PORT SR (2576:2823:3074)(2689:2900:3116))
          (PORT CINY2 (8106:8106:8160)(8540:8594:8677))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x136y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1099_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (13839:15343:16881)(14443:15818:17235))
          (PORT IN6 (1793:2002:2218)(1801:1983:2170))
          (PORT IN8 (944:1067:1192)(964:1081:1199))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1099_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1456:1643:1836)(1479:1662:1848))
          (PORT SR (3099:3398:3701)(3270:3527:3789))
          (PORT CINY2 (8058:8058:8115)(8432:8489:8569))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x135y76
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (742:855:970)(744:847:953))
          (PORT IN3 (1177:1311:1449)(1187:1313:1440))
          (PORT IN8 (10326:11412:12527)(10743:11738:12769))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1100_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1787:2009:2237)(1843:2061:2284))
          (PORT SR (3284:3597:3914)(3467:3747:4033))
          (PORT CINY2 (7690:7690:7746)(8018:8074:8149))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x118y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (17742:19735:21777)(18479:20333:22233))
          (PORT IN5 (1982:2178:2378)(2042:2215:2392))
          (PORT IN7 (1445:1592:1742)(1478:1610:1746))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1101_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1789:2004:2227)(1861:2081:2307))
          (PORT SR (3886:4293:4705)(4010:4362:4723))
          (PORT CINY2 (6170:6170:6209)(6530:6569:6633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x134y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1837:2024:2216)(1897:2068:2242))
          (PORT IN3 (3021:3355:3696)(3141:3466:3797))
          (PORT IN8 (13757:15260:16797)(14296:15689:17117))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1102_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1597:1784:1978)(1648:1838:2032))
          (PORT SR (3466:3814:4167)(3665:3978:4298))
          (PORT CINY2 (7706:7706:7761)(8054:8109:8185))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x132y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (8269:9146:10041)(8619:9434:10271))
          (PORT IN6 (1295:1443:1596)(1306:1442:1581))
          (PORT IN8 (1778:2005:2236)(1863:2090:2322))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1103_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2924:3274:3632)(3048:3367:3691))
          (PORT SR (3014:3309:3607)(3173:3428:3688))
          (PORT CINY2 (7674:7674:7727)(8051:8104:8181))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x130y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (5723:6277:6840)(5949:6455:6977))
          (PORT IN5 (614:709:805)(594:667:743))
          (PORT IN7 (3286:3647:4015)(3421:3747:4085))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1104_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1887:2114:2346)(1893:2083:2278))
          (PORT SR (3476:3813:4155)(3649:3955:4268))
          (PORT CINY2 (6554:6554:6605)(6773:6824:6885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x121y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (12765:14117:15497)(13288:14533:15814))
          (PORT IN5 (560:643:728)(557:627:699))
          (PORT IN7 (1980:2211:2448)(2077:2309:2547))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1105_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1715:1889:2067)(1735:1886:2041))
          (PORT SR (2456:2658:2864)(2577:2754:2935))
          (PORT CINY2 (5802:5802:5844)(6047:6089:6145))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x126y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (9794:10841:11910)(10180:11139:12123))
          (PORT IN5 (1215:1353:1496)(1271:1399:1529))
          (PORT IN7 (2343:2622:2907)(2391:2630:2875))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1106_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1587:1762:1941)(1642:1800:1961))
          (PORT SR (2721:2938:3158)(2854:3049:3249))
          (PORT CINY2 (6234:6234:6281)(6467:6514:6573))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x129y65
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1357:1536:1718)(1385:1548:1713))
          (PORT IN4 (1331:1501:1675)(1365:1522:1683))
          (PORT IN8 (5316:5812:6318)(5522:5974:6439))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1107_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2580:2883:3192)(2643:2915:3197))
          (PORT SR (5653:6212:6780)(5908:6421:6942))
          (PORT CINY2 (6314:6314:6364)(6509:6559:6617))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x121y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (11277:12546:13842)(11716:12877:14066))
          (PORT IN5 (2946:3249:3557)(3025:3300:3580))
          (PORT IN7 (1325:1511:1700)(1371:1551:1733))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1108_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1230:1365:1504)(1234:1349:1466))
          (PORT SR (2684:2916:3150)(2799:2995:3195))
          (PORT CINY2 (5418:5418:5460)(5597:5639:5689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x130y81
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1674:1882:2093)(1689:1872:2061))
          (PORT IN2 (1879:2104:2333)(1948:2150:2358))
          (PORT IN5 (1816:2000:2187)(1904:2072:2247))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1109_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1256:1413:1572)(1303:1458:1617))
          (PORT SR (3204:3522:3845)(3389:3678:3973))
          (PORT CINY2 (7450:7450:7501)(7823:7874:7949))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x124y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1734:1902:2075)(1785:1934:2089))
          (PORT IN5 (373:434:496)(368:423:479))
          (PORT IN6 (1894:2113:2336)(1994:2195:2402))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1110_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1085:1232:1381)(1102:1236:1374))
          (PORT SR (2539:2759:2981)(2670:2865:3065))
          (PORT CINY2 (6906:6906:6951)(7289:7334:7405))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x138y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1921:2159:2399)(1974:2183:2397))
          (PORT IN5 (4515:4968:5429)(4768:5200:5642))
          (PORT IN6 (2688:2980:3280)(2766:3032:3306))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1111_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3486:3868:4263)(3599:3948:4305))
          (PORT SR (3060:3352:3649)(3233:3483:3740))
          (PORT CINY2 (8474:8474:8533)(8885:8944:9029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x135y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1102:1218:1336)(1116:1211:1309))
          (PORT IN5 (1221:1347:1476)(1231:1342:1457))
          (PORT IN6 (899:1014:1131)(925:1026:1131))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1112_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1733:1947:2164)(1798:1991:2189))
          (PORT SR (3327:3639:3956)(3508:3788:4075))
          (PORT CINY2 (7626:7626:7682)(7943:7999:8073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x123y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1707:1883:2065)(1760:1922:2091))
          (PORT IN7 (719:825:932)(710:804:900))
          (PORT IN8 (1811:2008:2210)(1893:2085:2281))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1113_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3408:3781:4161)(3536:3874:4222))
          (PORT SR (2744:2988:3237)(2881:3101:3327))
          (PORT CINY2 (6474:6474:6518)(6800:6844:6909))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x124y75
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1568:1764:1965)(1636:1817:2002))
          (PORT IN2 (1610:1800:1996)(1671:1851:2037))
          (PORT IN5 (1188:1301:1416)(1213:1317:1424))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1114_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1074:1209:1346)(1105:1234:1367))
          (PORT SR (2629:2845:3063)(2760:2955:3155))
          (PORT CINY2 (6394:6394:6439)(6689:6734:6797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x130y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5921:6590:7278)(6172:6790:7423))
          (PORT IN7 (1538:1748:1964)(1585:1782:1982))
          (PORT IN8 (1406:1578:1753)(1431:1578:1730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1115_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1572:1755:1940)(1615:1783:1952))
          (PORT SR (3560:3893:4229)(3784:4102:4427))
          (PORT CINY2 (6810:6810:6861)(7073:7124:7189))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x132y71
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1741:1921:2103)(1787:1943:2104))
          (PORT IN4 (1890:2139:2392)(1949:2178:2413))
          (PORT IN5 (1795:2003:2217)(1914:2117:2326))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1116_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1963:2179:2400)(2077:2285:2498))
          (PORT SR (2980:3248:3521)(3127:3360:3599))
          (PORT CINY2 (7034:7034:7087)(7301:7354:7421))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x146y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (5224:5763:6316)(5445:5941:6449))
          (PORT IN6 (1119:1250:1383)(1125:1237:1354))
          (PORT IN8 (1037:1169:1303)(1036:1147:1261))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1117_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2161:2411:2664)(2164:2367:2578))
          (PORT SR (4490:4959:5436)(4693:5107:5531))
          (PORT CINY2 (10138:10138:10205)(10697:10764:10869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x143y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (6272:6915:7573)(6548:7141:7753))
          (PORT IN5 (547:623:701)(537:602:668))
          (PORT IN7 (1011:1151:1294)(998:1116:1234))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1118_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1900:2115:2333)(1961:2158:2359))
          (PORT SR (7412:8187:8978)(7749:8450:9168))
          (PORT CINY2 (9994:9994:10058)(10580:10644:10749))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x150y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3012:3350:3697)(3179:3506:3842))
          (PORT IN6 (1090:1243:1398)(1118:1261:1404))
          (PORT IN8 (1307:1466:1629)(1333:1483:1638))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1119_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1952:2155)(1736:1894:2058))
          (PORT SR (3291:3619:3953)(3493:3792:4098))
          (PORT CINY2 (10458:10458:10529)(11003:11074:11181))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x150y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3348:3736:4133)(3539:3914:4298))
          (PORT IN5 (1688:1900:2119)(1729:1929:2133))
          (PORT IN7 (907:1034:1163)(931:1046:1162))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1120_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1964:2205:2453)(2027:2251:2481))
          (PORT SR (3146:3446:3749)(3311:3572:3841))
          (PORT CINY2 (10266:10266:10337)(10778:10849:10953))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x148y89
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1386:1546:1711)(1377:1517:1663))
          (PORT IN3 (1762:1984:2210)(1792:1986:2185))
          (PORT IN8 (2636:2886:3139)(2777:3007:3246))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1121_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1755:1969:2187)(1805:1999:2197))
          (PORT SR (3110:3413:3718)(3276:3539:3808))
          (PORT CINY2 (9978:9978:10047)(10475:10544:10645))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x147y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3825:4276:4734)(4017:4442:4877))
          (PORT IN6 (1555:1730:1906)(1656:1820:1988))
          (PORT IN8 (1165:1325:1488)(1214:1356:1500))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1122_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1563:1753:1947)(1591:1757:1927))
          (PORT SR (3296:3623:3953)(3478:3768:4065))
          (PORT CINY2 (9802:9802:9870)(10286:10354:10453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x137y82
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1573:1749:1930)(1654:1814:1979))
          (PORT IN4 (1030:1161:1295)(999:1107:1216))
          (PORT IN8 (4217:4664:5120)(4434:4845:5270))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1123_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1329:1472:1620)(1312:1436:1565))
          (PORT SR (2888:3157:3430)(3040:3264:3494))
          (PORT CINY2 (8298:8298:8356)(8696:8754:8837))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x145y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (8990:9941:10916)(9410:10306:11230))
          (PORT IN5 (1469:1635:1805)(1493:1638:1785))
          (PORT IN7 (382:437:493)(372:420:469))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1124_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1871:2088:2313)(1941:2154:2371))
          (PORT SR (3926:4320:4717)(4153:4509:4873))
          (PORT CINY2 (8938:8938:9004)(9308:9374:9461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x144y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1464:1647:1832)(1511:1669:1829))
          (PORT IN7 (1022:1121:1222)(1040:1132:1225))
          (PORT IN8 (2046:2263:2484)(2131:2339:2552))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1125_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1851:2086:2327)(1929:2149:2374))
          (PORT SR (2869:3110:3355)(3001:3214:3431))
          (PORT CINY2 (9274:9274:9339)(9719:9784:9877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x145y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1626:1832:2041)(1694:1880:2070))
          (PORT IN5 (1235:1385:1541)(1268:1406:1547))
          (PORT IN6 (2868:3187:3515)(2924:3203:3489))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1126_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1700:1910:2128)(1759:1953:2151))
          (PORT SR (2544:2737:2933)(2657:2827:3001))
          (PORT CINY2 (9514:9514:9580)(9983:10049:10145))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x143y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1669:1841:2016)(1752:1915:2083))
          (PORT IN7 (562:644:727)(550:620:692))
          (PORT IN8 (1942:2169:2401)(1961:2162:2367))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1127_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1563:1733:1908)(1639:1803:1969))
          (PORT SR (2888:3129:3372)(3029:3252:3481))
          (PORT CINY2 (9482:9482:9546)(9980:10044:10141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x141y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1534:1719:1907)(1574:1748:1927))
          (PORT IN4 (1655:1824:1997)(1714:1872:2034))
          (PORT IN5 (2170:2418:2670)(2239:2474:2714))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1128_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1447:1612:1782)(1522:1682:1846))
          (PORT SR (2749:2962:3178)(2889:3071:3259))
          (PORT CINY2 (8874:8874:8936)(9302:9364:9453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x135y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1657:1844:2034)(1758:1938:2122))
          (PORT IN5 (746:858:972)(744:835:929))
          (PORT IN6 (1028:1176:1327)(1038:1170:1305))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1129_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2042:2293:2551)(2126:2354:2587))
          (PORT SR (2968:3270:3574)(3121:3385:3657))
          (PORT CINY2 (8458:8458:8514)(8918:8974:9061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x128y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1390:1594:1804)(1427:1615:1807))
          (PORT IN4 (1467:1640:1816)(1493:1662:1835))
          (PORT IN5 (3328:3786:4249)(3478:3927:4382))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1130_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3030:3388:3757)(3153:3477:3807))
          (PORT SR (5436:5981:6538)(5631:6121:6623))
          (PORT CINY2 (7418:7418:7467)(7820:7869:7945))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x140y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1660:1835:2015)(1695:1858:2025))
          (PORT IN7 (741:850:961)(746:846:949))
          (PORT IN8 (1718:1915:2116)(1766:1952:2146))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1131_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1192:1334:1479)(1187:1312:1439))
          (PORT SR (3018:3251:3487)(3171:3380:3595))
          (PORT CINY2 (8186:8186:8247)(8513:8574:8653))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x136y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1068:1191:1318)(1088:1207:1328))
          (PORT IN7 (1104:1249:1397)(1111:1235:1362))
          (PORT IN8 (2035:2330:2629)(2108:2375:2650))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1132_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (939:1053:1167)(962:1073:1186))
          (PORT SR (3516:3852:4194)(3718:4025:4340))
          (PORT CINY2 (7802:7802:7859)(8132:8189:8265))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x126y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1931:2188:2449)(2029:2287:2550))
          (PORT IN5 (2190:2426:2666)(2333:2559:2787))
          (PORT IN7 (1538:1709:1883)(1629:1789:1952))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1133_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1780:1978:2181)(1880:2075:2276))
          (PORT SR (2583:2804:3028)(2725:2920:3118))
          (PORT CINY2 (6938:6938:6985)(7292:7339:7409))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x137y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1247:1427:1610)(1315:1486:1660))
          (PORT IN5 (1442:1606:1775)(1467:1612:1762))
          (PORT IN7 (4222:4672:5133)(4366:4797:5236))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1134_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3819:4252:4696)(3988:4394:4808))
          (PORT SR (2966:3235:3506)(3109:3333:3565))
          (PORT CINY2 (7786:7786:7844)(8096:8154:8229))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x139y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1307:1465:1626)(1357:1506:1658))
          (PORT IN4 (3017:3321:3630)(3146:3427:3714))
          (PORT IN8 (3570:3990:4416)(3733:4133:4538))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1135_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1734:1963:2197)(1817:2024:2233))
          (PORT SR (3133:3394:3661)(3292:3526:3767))
          (PORT CINY2 (8266:8266:8326)(8624:8684:8765))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x136y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1999:2208:2424)(2093:2292:2496))
          (PORT IN5 (1375:1558:1745)(1406:1575:1747))
          (PORT IN7 (2677:2957:3240)(2735:2989:3250))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1136_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3239:3602:3976)(3350:3677:4010))
          (PORT SR (3243:3538:3835)(3402:3653:3911))
          (PORT CINY2 (7098:7098:7155)(7307:7364:7429))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x131y66
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1746:1954:2167)(1773:1954:2140))
          (PORT IN3 (1253:1391:1532)(1280:1400:1523))
          (PORT IN8 (1530:1736:1947)(1609:1809:2012))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1137_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1866:2092:2325)(1933:2138:2350))
          (PORT SR (3203:3495:3791)(3367:3629:3897))
          (PORT CINY2 (6602:6602:6654)(6812:6864:6925))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x123y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (4258:4775:5302)(4387:4880:5386))
          (PORT IN5 (1404:1577:1755)(1494:1663:1835))
          (PORT IN7 (1308:1492:1680)(1401:1588:1778))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1138_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4575:5122:5681)(4788:5314:5849))
          (PORT SR (3976:4362:4754)(4164:4535:4915))
          (PORT CINY2 (5962:5962:6006)(6200:6244:6301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x126y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2628:2982:3344)(2692:3009:3332))
          (PORT IN6 (1181:1335:1491)(1178:1313:1451))
          (PORT IN8 (1304:1452:1604)(1314:1445:1580))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1139_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1690:1878:2069)(1767:1948:2134))
          (PORT SR (3492:3789:4088)(3653:3925:4201))
          (PORT CINY2 (5850:5850:5897)(6017:6064:6117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x124y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1465:1669:1877)(1533:1732:1933))
          (PORT IN5 (3552:3963:4387)(3752:4156:4571))
          (PORT IN7 (1586:1798:2016)(1585:1773:1964))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1140_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1249:1373:1501)(1312:1433:1558))
          (PORT SR (3329:3617:3908)(3531:3801:4078))
          (PORT CINY2 (5562:5562:5607)(5714:5759:5809))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x132y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1551:1763:1977)(1633:1830:2032))
          (PORT IN5 (2134:2357:2583)(2233:2437:2644))
          (PORT IN7 (1274:1419:1564)(1305:1438:1574))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1141_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1036:1128:1223)(1039:1117:1195))
          (PORT SR (3028:3320:3616)(3177:3429:3687))
          (PORT CINY2 (7418:7418:7471)(7751:7804:7877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x138y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1219:1390:1563)(1267:1435:1606))
          (PORT IN6 (1888:2114:2343)(2031:2267:2506))
          (PORT IN7 (1058:1189:1322)(1063:1177:1295))
          (PORT IN8 (1252:1389:1528)(1305:1438:1576))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2a////D    Pos: x139y74
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1789:2004:2225)(1835:2029:2229))
          (PORT IN3 (1398:1573:1752)(1459:1624:1796))
          (PORT IN7 (747:853:962)(762:862:965))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1143_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1240:1378:1522)(1218:1329:1444))
          (PORT SR (3191:3448:3709)(3358:3595:3838))
          (PORT CINY2 (8010:8010:8070)(8324:8384:8461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////D    Pos: x140y80
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1181:1325:1474)(1226:1351:1480))
          (PORT IN4 (2323:2557:2796)(2417:2632:2850))
          (PORT IN7 (1249:1401:1557)(1306:1450:1598))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1144_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1262:1423:1587)(1255:1387:1523))
          (PORT SR (3121:3382:3646)(3275:3504:3740))
          (PORT CINY2 (8506:8506:8567)(8888:8949:9033))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x138y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (610:684:759)(623:687:753))
          (PORT IN5 (1183:1340:1502)(1201:1342:1486))
          (PORT IN7 (2016:2206:2401)(2057:2224:2397))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1145_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1924:2136:2355)(1996:2192:2393))
          (PORT SR (3259:3557:3858)(3424:3679:3940))
          (PORT CINY2 (7386:7386:7445)(7610:7669:7737))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x140y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1129:1295:1464)(1167:1317:1470))
          (PORT IN5 (1797:1992:2194)(1856:2034:2217))
          (PORT IN7 (2335:2563:2796)(2413:2623:2838))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1146_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1555:1723:1895)(1618:1775:1935))
          (PORT SR (3103:3338:3576)(3251:3460:3675))
          (PORT CINY2 (7674:7674:7735)(7913:7974:8045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////D    Pos: x133y66
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1526:1744:1965)(1609:1809:2014))
          (PORT IN3 (1743:1976:2214)(1820:2050:2281))
          (PORT IN7 (1016:1152:1292)(1001:1111:1225))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1147_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2390:2655:2928)(2500:2744:2993))
          (PORT SR (3008:3276:3547)(3147:3373:3604))
          (PORT CINY2 (6826:6826:6880)(7040:7094:7157))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x127y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1612:1836:2064)(1640:1856:2075))
          (PORT IN6 (1374:1552:1731)(1393:1555:1720))
          (PORT IN8 (1482:1653:1828)(1513:1670:1832))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1148_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2200:2436:2680)(2290:2509:2734))
          (PORT SR (3316:3589:3864)(3463:3709:3958))
          (PORT CINY2 (6026:6026:6074)(6206:6254:6309))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////D    Pos: x124y63
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2418:2718:3028)(2561:2857:3160))
          (PORT IN3 (1594:1798:2007)(1619:1805:1995))
          (PORT IN7 (1799:2039:2285)(1807:2014:2226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1149_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1967:2164:2364)(2050:2235:2424))
          (PORT SR (3321:3606:3895)(3524:3790:4064))
          (PORT CINY2 (5626:5626:5671)(5789:5834:5885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1234:1363:1496)(1244:1360:1478))
          (PORT IN4 (840:946:1053)(825:909:997))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1150_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1285:1427:1573)(1275:1402:1531))
          (PORT CINY2 (8298:8298:8368)(8489:8559:8633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1203:1346:1491)(1233:1355:1478))
          (PORT IN5 (1277:1447:1622)(1298:1470:1646))
          (PORT IN6 (3380:3708:4042)(3566:3865:4170))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1151_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2000:2178:2361)(2089:2245:2404))
          (PORT CINY2 (3818:3818:3828)(4274:4284:4333))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x97y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2104:2320:2541)(2193:2395:2601))
          (PORT IN5 (1173:1344:1519)(1190:1351:1516))
          (PORT IN6 (711:816:924)(724:817:913))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x89y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1740:1956:2178)(1777:1971:2170))
          (PORT IN7 (2341:2602:2871)(2448:2717:2992))
          (PORT IN8 (1447:1613:1784)(1470:1618:1772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1154_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2063:2238:2415)(2146:2300:2457))
          (PORT CINY2 (3498:3498:3508)(3899:3909:3953))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x112y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1646:1840:2036)(1741:1930:2122))
          (PORT IN5 (981:1099:1219)(988:1097:1209))
          (PORT IN6 (603:678:753)(606:672:740))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x90y94
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1373:1520:1670)(1372:1495:1622))
          (PORT IN2 (2374:2626:2883)(2441:2683:2928))
          (PORT IN5 (1610:1776:1948)(1641:1798:1959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1156_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2342:2570:2803)(2459:2661:2867))
          (PORT CINY2 (3802:3802:3813)(4238:4249:4297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x105y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1596:1766:1937)(1676:1838:2003))
          (PORT IN5 (2903:3251:3605)(3064:3401:3747))
          (PORT IN6 (2536:2893:3255)(2539:2841:3149))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x98y87
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2358:2584:2812)(2472:2678:2890))
          (PORT IN2 (1698:1919:2145)(1756:1959:2169))
          (PORT IN5 (1912:2126:2346)(2031:2231:2434))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1158_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1813:1991:2173)(1874:2036:2202))
          (PORT CINY2 (4250:4250:4269)(4625:4644:4693))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x107y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1241:1386:1534)(1294:1430:1568))
          (PORT IN5 (853:955:1059)(857:943:1031))
          (PORT IN6 (1438:1625:1818)(1482:1663:1846))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x88y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1226:1420:1617)(1276:1467:1662))
          (PORT IN5 (2250:2456:2666)(2351:2537:2727))
          (PORT IN6 (1459:1651:1847)(1440:1590:1745))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1160_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2334:2558:2788)(2441:2641:2844))
          (PORT CINY2 (3514:3514:3523)(3935:3944:3989))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x99y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1724:1918:2116)(1810:1989:2173))
          (PORT IN7 (1130:1279:1430)(1198:1348:1501))
          (PORT IN8 (738:841:946)(757:852:947))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x87y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1653:1848:2048)(1706:1889:2077))
          (PORT IN7 (2292:2495:2701)(2409:2597:2790))
          (PORT IN8 (1829:2060:2297)(1909:2132:2361))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1162_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2520:2773:3031)(2643:2871:3104))
          (PORT CINY2 (3274:3274:3282)(3671:3679:3721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x94y86
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1564:1776:1995)(1601:1802:2009))
          (PORT IN2 (2433:2687:2948)(2525:2769:3019))
          (PORT IN6 (1901:2101:2306)(1960:2136:2317))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x88y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1565:1807:2054)(1587:1823:2063))
          (PORT IN7 (1358:1525:1696)(1379:1532:1689))
          (PORT IN8 (1926:2083:2242)(2020:2162:2310))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1164_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2430:2662:2896)(2530:2735:2944))
          (PORT CINY2 (3194:3194:3203)(3560:3569:3609))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x94y79
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (932:1031:1130)(954:1036:1119))
          (PORT IN2 (1359:1530:1705)(1401:1551:1705))
          (PORT IN6 (1590:1790:1993)(1666:1867:2074))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x87y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1728:1994:2264)(1747:2001:2258))
          (PORT IN7 (2454:2649:2852)(2539:2710:2887))
          (PORT IN8 (1507:1686:1869)(1556:1711:1870))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1166_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2589:2841:3095)(2701:2927:3159))
          (PORT CINY2 (3082:3082:3090)(3446:3454:3493))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x98y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1248:1396:1546)(1296:1434:1575))
          (PORT IN7 (1102:1219:1340)(1144:1251:1361))
          (PORT IN8 (882:1013:1145)(919:1043:1169))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x89y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1556:1725:1897)(1583:1731:1883))
          (PORT IN7 (1284:1423:1566)(1331:1459:1588))
          (PORT IN8 (2285:2518:2757)(2375:2585:2801))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1168_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1982:2157:2335)(2072:2226:2382))
          (PORT CINY2 (4010:4010:4020)(4499:4509:4561))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x96y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1925:2153:2385)(2048:2285:2526))
          (PORT IN5 (579:661:744)(579:653:728))
          (PORT IN6 (1162:1290:1420)(1177:1295:1415))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x91y97
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2210:2507:2807)(2334:2635:2940))
          (PORT IN4 (1901:2080:2261)(1985:2143:2304))
          (PORT IN5 (1422:1587:1756)(1485:1642:1802))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1170_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2389:2614:2845)(2525:2737:2953))
          (PORT CINY2 (4106:4106:4118)(4577:4589:4641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x106y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1702:1882:2064)(1826:2004:2185))
          (PORT IN5 (381:436:492)(352:395:439))
          (PORT IN6 (1524:1750:1981)(1554:1761:1972))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x92y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2220:2473:2730)(2344:2607:2875))
          (PORT IN2 (2159:2366:2578)(2237:2433:2633))
          (PORT IN5 (1283:1466:1654)(1337:1529:1724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1172_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2257:2477:2703)(2349:2547:2750))
          (PORT CINY2 (4410:4410:4423)(4916:4929:4985))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x103y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2074:2306:2542)(2222:2447:2679))
          (PORT IN5 (1219:1371:1525)(1267:1403:1543))
          (PORT IN6 (938:1057:1177)(955:1059:1167))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x91y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1196:1343:1493)(1244:1379:1517))
          (PORT IN5 (2132:2348:2570)(2249:2466:2687))
          (PORT IN6 (1732:1960:2189)(1813:2043:2278))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1174_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2344:2568:2799)(2452:2658:2869))
          (PORT CINY2 (3914:3914:3926)(4352:4364:4413))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x109y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1728:1904:2086)(1759:1916:2076))
          (PORT IN5 (1145:1289:1436)(1203:1348:1495))
          (PORT IN6 (891:1030:1170)(905:1026:1149))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x90y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (895:985:1077)(897:970:1045))
          (PORT IN7 (1958:2151:2347)(2066:2248:2432))
          (PORT IN8 (1537:1706:1878)(1600:1751:1906))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1176_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2325:2548:2776)(2437:2636:2838))
          (PORT CINY2 (3866:3866:3877)(4313:4324:4373))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x102y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1798:2021:2248)(1884:2101:2324))
          (PORT IN2 (1198:1341:1486)(1263:1401:1542))
          (PORT IN6 (2478:2745:3017)(2512:2741:2975))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x93y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1596:1785:1978)(1674:1857:2042))
          (PORT IN5 (2134:2391:2652)(2236:2495:2759))
          (PORT IN6 (1217:1353:1491)(1258:1381:1507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1178_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2753:3025:3304)(2928:3194:3465))
          (PORT CINY2 (4458:4458:4472)(4955:4969:5025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x93y86
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1810:2015:2223)(1881:2074:2271))
          (PORT IN2 (553:630:708)(547:616:685))
          (PORT IN6 (2770:3056:3350)(2790:3034:3285))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x89y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1574:1771:1973)(1586:1755:1929))
          (PORT IN5 (1377:1524:1674)(1452:1588:1728))
          (PORT IN6 (2263:2470:2683)(2361:2552:2749))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1180_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2219:2421:2625)(2300:2472:2649))
          (PORT CINY2 (3434:3434:3444)(3824:3834:3877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x93y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1591:1730:1875)(1629:1756:1886))
          (PORT IN7 (1525:1715:1910)(1585:1762:1945))
          (PORT IN8 (391:450:510)(360:406:452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x92y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1232:1426:1625)(1279:1472:1668))
          (PORT IN7 (1479:1627:1781)(1510:1648:1790))
          (PORT IN8 (2298:2517:2742)(2411:2620:2833))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1182_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2755:3026:3302)(2899:3150:3408))
          (PORT CINY2 (3962:3962:3975)(4391:4404:4453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x96y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2173:2382:2596)(2268:2470:2677))
          (PORT IN7 (1448:1647:1851)(1522:1719:1919))
          (PORT IN8 (1575:1762:1953)(1640:1813:1988))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x120y95
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1822:2071:2324)(1914:2151:2392))
          (PORT IN2 (2643:2904:3172)(2736:2980:3227))
          (PORT IN5 (6956:7710:8485)(7341:8073:8821))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1184_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2173:2383:2599)(2293:2483:2678))
          (PORT CINY2 (7226:7226:7267)(7733:7774:7853))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x129y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1701:1860:2022)(1750:1891:2037))
          (PORT IN5 (1742:1956:2176)(1831:2036:2243))
          (PORT IN6 (1373:1525:1678)(1424:1562:1704))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x124y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2318:2618:2923)(2412:2683:2963))
          (PORT IN4 (2040:2253:2471)(2124:2330:2537))
          (PORT IN5 (1773:1991:2214)(1850:2059:2273))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1186_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2708:2994:3285)(2874:3136:3404))
          (PORT CINY2 (7994:7994:8039)(8564:8609:8697))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x132y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4101:4601:5114)(4255:4727:5213))
          (PORT IN5 (1513:1693:1879)(1557:1723:1891))
          (PORT IN6 (5125:5751:6389)(5403:5988:6584))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x119y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1354:1537:1723)(1380:1538:1700))
          (PORT IN5 (1847:2083:2324)(1906:2112:2323))
          (PORT IN6 (2759:3117:3480)(2822:3150:3487))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1188_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2438:2695:2957)(2566:2799:3036))
          (PORT CINY2 (7434:7434:7474)(7994:8034:8117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x129y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1542:1710:1880)(1634:1790:1949))
          (PORT IN5 (1344:1488:1634)(1390:1535:1683))
          (PORT IN6 (384:444:504)(364:411:460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x129y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4772:5261:5763)(5052:5527:6012))
          (PORT IN5 (1130:1281:1434)(1118:1247:1380))
          (PORT IN6 (1761:1940:2119)(1818:1983:2149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1190_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2938:3243:3553)(3082:3364:3652))
          (PORT CINY2 (8106:8106:8156)(8609:8659:8745))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x127y87
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2302:2567:2838)(2419:2683:2951))
          (PORT IN4 (540:619:701)(539:613:688))
          (PORT IN6 (1584:1757:1932)(1626:1784:1944))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x115y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1372:1559:1749)(1421:1588:1760))
          (PORT IN5 (2090:2301:2516)(2184:2381:2582))
          (PORT IN6 (1747:1947:2152)(1784:1965:2149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1192_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2288:2518:2752)(2433:2646:2863))
          (PORT CINY2 (7050:7050:7086)(7613:7649:7729))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x121y88
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (713:814:916)(730:828:929))
          (PORT IN2 (2300:2534:2773)(2383:2596:2812))
          (PORT IN6 (1418:1588:1762)(1402:1550:1701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x112y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3733:4252:4784)(3903:4395:4898))
          (PORT IN7 (1908:2157:2410)(1973:2205:2443))
          (PORT IN8 (1922:2146:2375)(1969:2176:2386))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1194_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2136:2345:2559)(2252:2442:2637))
          (PORT CINY2 (6266:6266:6299)(6746:6779:6849))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x118y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1043:1161:1280)(1084:1200:1318))
          (PORT IN5 (2269:2486:2710)(2342:2531:2725))
          (PORT IN6 (2370:2642:2918)(2431:2673:2922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x127y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5316:5875:6451)(5625:6172:6729))
          (PORT IN7 (2353:2620:2895)(2446:2688:2938))
          (PORT IN8 (2347:2639:2939)(2400:2657:2920))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1196_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3457:3828:4205)(3659:4017:4383))
          (PORT CINY2 (7434:7434:7482)(7856:7904:7981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x112y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1826:2050:2279)(1884:2088:2296))
          (PORT IN5 (3348:3715:4091)(3484:3838:4198))
          (PORT IN6 (725:829:934)(745:841:939))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x114y87
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2122:2400:2683)(2153:2408:2669))
          (PORT IN4 (2052:2338:2628)(2079:2327:2583))
          (PORT IN5 (5187:5812:6454)(5436:6043:6660))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1198_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3400:3777:4162)(3605:3974:4349))
          (PORT CINY2 (6042:6042:6077)(6449:6484:6549))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x120y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (842:947:1055)(831:924:1020))
          (PORT IN5 (1756:1977:2200)(1807:2019:2235))
          (PORT IN6 (2002:2228:2456)(2093:2306:2522))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x111y99
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2738:3039:3347)(2829:3112:3400))
          (PORT IN4 (1616:1821:2029)(1677:1874:2077))
          (PORT IN5 (1614:1827:2046)(1666:1871:2081))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1200_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2399:2661:2926)(2528:2762:3002))
          (PORT CINY2 (6474:6474:6506)(7007:7039:7113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x110y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4120:4611:5113)(4287:4735:5194))
          (PORT IN5 (1689:1889:2092)(1730:1918:2110))
          (PORT IN6 (2164:2415:2675)(2243:2492:2744))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x109y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (850:959:1071)(830:921:1016))
          (PORT IN5 (1844:2046:2253)(1859:2024:2194))
          (PORT IN6 (1651:1846:2043)(1730:1905:2086))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1202_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1998:2207:2420)(2081:2272:2464))
          (PORT CINY2 (6122:6122:6152)(6629:6659:6729))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x117y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1169:1318:1469)(1214:1348:1485))
          (PORT IN5 (407:465:524)(393:443:494))
          (PORT IN6 (1955:2161:2374)(2054:2252:2455))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x110y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1384:1553:1728)(1415:1577:1742))
          (PORT IN5 (1374:1540:1711)(1394:1539:1690))
          (PORT IN6 (2160:2381:2608)(2279:2497:2718))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1204_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1992:2195:2401)(2104:2289:2479))
          (PORT CINY2 (6490:6490:6521)(7043:7074:7149))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x115y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1990:2235:2486)(2067:2306:2550))
          (PORT IN4 (2250:2543:2843)(2335:2612:2896))
          (PORT IN6 (1677:1845:2018)(1733:1891:2052))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x116y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1334:1512:1693)(1367:1527:1690))
          (PORT IN7 (1963:2173:2389)(2044:2236:2432))
          (PORT IN8 (1226:1367:1510)(1296:1427:1559))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1206_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4074:4536:5008)(4315:4760:5217))
          (PORT CINY2 (7098:7098:7135)(7652:7689:7769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a////    Pos: x112y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1344:1516:1693)(1383:1552:1724))
          (PORT IN2 (1106:1237:1369)(1103:1217:1333))
          (PORT IN6 (1693:1874:2059)(1774:1942:2114))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x112y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1244:1408:1577)(1260:1409:1562))
          (PORT IN5 (1405:1571:1740)(1437:1591:1746))
          (PORT IN6 (1718:1885:2054)(1799:1952:2107))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1208_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2215:2452:2692)(2329:2536:2748))
          (PORT CINY2 (6650:6650:6683)(7196:7229:7305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x109y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1953:2147:2345)(2037:2215:2399))
          (PORT IN5 (1078:1208:1341)(1122:1247:1374))
          (PORT IN6 (1575:1782:1996)(1628:1833:2043))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x105y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (567:652:739)(546:615:685))
          (PORT IN7 (1583:1766:1952)(1640:1813:1988))
          (PORT IN8 (1673:1845:2020)(1767:1928:2091))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1210_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1820:1998:2180)(1900:2068:2240))
          (PORT CINY2 (5930:5930:5956)(6473:6499:6569))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x102y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1714:1898:2084)(1818:2000:2185))
          (PORT IN5 (1593:1821:2054)(1678:1895:2116))
          (PORT IN6 (384:441:500)(357:399:443))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x98y95
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1694:1883:2074)(1767:1932:2101))
          (PORT IN2 (1984:2169:2359)(2096:2267:2442))
          (PORT IN5 (1092:1223:1356)(1086:1203:1324))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1212_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1784:1959:2139)(1848:2008:2174))
          (PORT CINY2 (4762:4762:4781)(5225:5244:5301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x107y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1644:1823:2005)(1715:1885:2059))
          (PORT IN5 (1808:1994:2184)(1868:2040:2212))
          (PORT IN6 (1391:1563:1738)(1424:1582:1744))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x109y98
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1812:2029:2251)(1879:2079:2282))
          (PORT IN4 (2215:2413:2615)(2351:2534:2718))
          (PORT IN5 (1361:1542:1729)(1366:1532:1700))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1214_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2915:3227:3547)(3131:3453:3784))
          (PORT CINY2 (6186:6186:6216)(6704:6734:6805))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x106y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1279:1401:1526)(1303:1413:1525))
          (PORT IN7 (2792:3066:3345)(2854:3114:3383))
          (PORT IN8 (1517:1707:1902)(1570:1750:1937))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x147y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1496:1685:1877)(1534:1708:1887))
          (PORT IN4 (1426:1636:1849)(1424:1606:1792))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1216_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1922:2131:2350)(1997:2203:2414))
          (PORT CINY2 (8266:8266:8334)(8486:8554:8629))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x152y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1689:1881:2076)(1715:1883:2053))
          (PORT IN8 (932:1063:1195)(952:1071:1193))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1217_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1100:1245:1394)(1141:1281:1425))
          (PORT CINY2 (8762:8762:8835)(8981:9054:9133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1217_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (420:481:543)(399:450:502))
          (PORT IN4 (735:842:950)(733:824:918))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1217_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1100:1245:1394)(1141:1281:1425))
          (PORT CINY2 (8762:8762:8835)(8981:9054:9133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x150y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1252:1418:1587)(1289:1450:1613))
          (PORT IN2 (1011:1153:1297)(1032:1165:1302))
          (PORT IN4 (2059:2265:2474)(2193:2383:2577))
          (PORT IN7 (1012:1159:1309)(1034:1172:1316))
          (PORT IN8 (1642:1819:1999)(1726:1895:2068))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1219_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1991:2211:2437)(2017:2209:2403))
          (PORT SR (3423:3744:4068)(3611:3886:4169))
          (PORT CINY2 (9498:9498:9569)(9878:9949:10041))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x154y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:833:908)(774:839:905))
          (PORT IN2 (875:971:1069)(888:968:1051))
          (PORT IN4 (1148:1293:1440)(1178:1312:1450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x154y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (587:673:761)(579:651:724))
          (PORT IN6 (394:457:522)(372:421:472))
          (PORT IN8 (1043:1160:1279)(1078:1187:1297))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x154y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1246:1408:1573)(1273:1425:1582))
          (PORT IN7 (383:442:503)(376:427:479))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1224_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (414:474:534)(404:456:510))
          (PORT IN2 (1266:1423:1583)(1285:1422:1564))
          (PORT IN4 (748:841:935)(759:850:943))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x154y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1225_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:871:984)(774:873:973))
          (PORT IN2 (565:651:737)(570:644:719))
          (PORT IN4 (1221:1363:1507)(1274:1411:1549))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x154y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1228_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (582:658:736)(592:658:725))
          (PORT IN6 (771:862:955)(784:863:944))
          (PORT IN8 (709:809:910)(719:811:904))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x153y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (374:429:486)(353:398:444))
          (PORT IN6 (926:1043:1161)(936:1041:1149))
          (PORT IN7 (549:633:718)(526:591:659))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x154y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1230_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (949:1093:1239)(950:1070:1193))
          (PORT IN6 (1204:1352:1502)(1260:1392:1528))
          (PORT IN8 (851:976:1103)(861:977:1094))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x154y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1154:1292:1431)(1181:1308:1438))
          (PORT IN2 (1241:1411:1585)(1313:1483:1656))
          (PORT IN3 (1761:1961:2164)(1790:1975:2165))
          (PORT IN4 (1354:1538:1726)(1359:1523:1694))
          (PORT IN5 (726:840:956)(738:838:940))
          (PORT IN6 (1534:1750:1970)(1558:1750:1945))
          (PORT IN7 (1479:1651:1828)(1558:1723:1892))
          (PORT IN8 (721:821:921)(726:818:912))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x152y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1547:1727:1912)(1582:1753:1927))
          (PORT IN6 (1082:1226:1371)(1124:1258:1397))
          (PORT IN7 (436:494:554)(418:469:520))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1482:1622:1767)(1519:1648:1781))
          (PORT IN4 (1315:1478:1643)(1359:1516:1676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x153y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1359:1512:1669)(1380:1522:1666))
          (PORT IN6 (1247:1413:1582)(1317:1477:1643))
          (PORT IN7 (597:677:759)(606:682:758))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1157:1285:1416)(1155:1268:1383))
          (PORT IN2 (1053:1195:1339)(1100:1232:1369))
          (PORT IN3 (800:905:1013)(830:935:1040))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x154y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1238_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:661:736)(599:664:731))
          (PORT IN2 (763:867:974)(763:847:932))
          (PORT IN4 (735:855:977)(732:832:933))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x154y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (880:989:1101)(867:963:1062))
          (PORT IN6 (763:867:974)(801:905:1011))
          (PORT IN8 (945:1060:1180)(965:1069:1175))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x153y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (394:452:511)(370:417:464))
          (PORT IN6 (1630:1834:2042)(1683:1874:2071))
          (PORT IN7 (557:644:733)(531:602:675))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1243_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (751:870:991)(746:849:953))
          (PORT IN4 (402:475:549)(376:429:484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x151y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1277:1434:1594)(1309:1467:1628))
          (PORT IN7 (384:441:499)(352:397:442))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1134:1265:1399)(1145:1262:1382))
          (PORT IN2 (1279:1452:1629)(1319:1475:1635))
          (PORT IN3 (577:658:741)(564:637:710))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x152y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1246_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (945:1070:1195)(985:1105:1228))
          (PORT IN2 (1117:1268:1423)(1145:1283:1423))
          (PORT IN4 (738:859:982)(729:829:931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x153y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1506:1680:1858)(1542:1700:1862))
          (PORT IN6 (723:832:943)(722:814:906))
          (PORT IN8 (748:855:963)(756:850:946))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1251_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1309:1458:1610)(1323:1453:1586))
          (PORT IN2 (910:1042:1177)(930:1049:1169))
          (PORT IN4 (554:637:721)(537:601:667))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x153y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (555:645:737)(543:618:695))
          (PORT IN3 (375:434:494)(351:397:444))
          (PORT IN4 (395:458:522)(373:422:472))
          (PORT IN7 (554:639:726)(530:598:668))
          (PORT IN8 (1775:2007:2246)(1818:2043:2275))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1253_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1311:1441:1574)(1337:1455:1578))
          (PORT SR (2990:3272:3557)(3146:3381:3622))
          (PORT CINY2 (10282:10282:10356)(10745:10819:10921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x150y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1577:1764:1951)(1656:1819:1986))
          (PORT IN2 (874:989:1105)(850:941:1034))
          (PORT IN3 (1786:1967:2154)(1830:1992:2159))
          (PORT IN4 (1532:1748:1969)(1569:1765:1966))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x146y78
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1409:1574:1742)(1468:1618:1770))
          (PORT IN2 (1777:1969:2164)(1831:2014:2203))
          (PORT IN3 (1449:1608:1771)(1523:1668:1816))
          (PORT IN4 (1184:1366:1552)(1215:1384:1556))
          (PORT IN5 (1715:1922:2134)(1780:1979:2185))
          (PORT IN6 (1214:1371:1531)(1210:1345:1484))
          (PORT IN7 (1726:1931:2142)(1777:1969:2167))
          (PORT IN8 (1265:1446:1631)(1314:1483:1656))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x154y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (994:1126:1260)(969:1078:1190))
          (PORT IN8 (1193:1345:1499)(1224:1367:1512))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x153y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1211:1367:1526)(1229:1371:1516))
          (PORT IN2 (833:957:1082)(848:963:1080))
          (PORT IN3 (877:988:1102)(859:954:1052))
          (PORT IN4 (1323:1492:1665)(1318:1457:1601))
          (PORT IN5 (1329:1476:1626)(1380:1520:1663))
          (PORT IN6 (695:802:909)(709:808:907))
          (PORT IN7 (1242:1419:1599)(1256:1414:1577))
          (PORT IN8 (1276:1422:1573)(1317:1454:1597))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1265_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1817:2017:2224)(1894:2090:2289))
          (PORT SR (3256:3552:3852)(3436:3682:3935))
          (PORT CINY2 (10090:10090:10164)(10520:10594:10693))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x151y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1426:1591:1760)(1468:1622:1779))
          (PORT IN6 (1756:1981:2209)(1782:1991:2204))
          (PORT IN7 (1101:1255:1411)(1134:1278:1426))
          (PORT IN8 (1478:1645:1814)(1536:1689:1848))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x154y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (740:854:971)(737:834:932))
          (PORT IN2 (1497:1680:1869)(1546:1720:1898))
          (PORT IN3 (744:838:934)(743:829:917))
          (PORT IN4 (899:1034:1170)(906:1025:1146))
          (PORT IN5 (544:632:720)(518:582:648))
          (PORT IN6 (1380:1538:1699)(1390:1534:1681))
          (PORT IN7 (1286:1431:1580)(1348:1499:1652))
          (PORT IN8 (1102:1226:1353)(1133:1252:1374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x151y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (936:1054:1176)(930:1042:1155))
          (PORT IN7 (1741:1955:2172)(1806:1999:2199))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1277_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1380:1543:1709)(1408:1563:1721))
          (PORT IN4 (1392:1589:1791)(1419:1611:1810))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x152y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1079:1217:1361)(1096:1235:1377))
          (PORT IN2 (1539:1708:1881)(1642:1798:1960))
          (PORT IN3 (1414:1559:1709)(1485:1620:1757))
          (PORT IN4 (950:1051:1154)(946:1038:1133))
          (PORT IN5 (736:839:946)(741:838:939))
          (PORT IN6 (1678:1869:2065)(1752:1928:2108))
          (PORT IN7 (396:452:508)(393:442:493))
          (PORT IN8 (418:475:533)(401:449:498))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x147y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1341:1527:1716)(1381:1555:1734))
          (PORT IN2 (541:621:701)(530:600:671))
          (PORT IN3 (2200:2411:2629)(2263:2450:2639))
          (PORT IN4 (1886:2110:2340)(1957:2176:2402))
          (PORT IN5 (1091:1223:1358)(1131:1259:1387))
          (PORT IN6 (1109:1246:1387)(1130:1263:1399))
          (PORT IN7 (2091:2337:2589)(2190:2431:2678))
          (PORT IN8 (714:823:934)(704:800:897))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x149y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1395:1572:1754)(1403:1548:1700))
          (PORT IN3 (1309:1469:1633)(1318:1473:1631))
          (PORT IN4 (726:827:931)(740:834:930))
          (PORT IN6 (549:637:727)(518:590:662))
          (PORT IN7 (1259:1423:1591)(1274:1428:1586))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1286_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1198:1349:1502)(1164:1291:1420))
          (PORT SR (3326:3619:3915)(3490:3737:3990))
          (PORT CINY2 (8874:8874:8944)(9164:9234:9317))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x147y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1462:1609:1758)(1477:1607:1741))
          (PORT IN8 (1364:1545:1732)(1387:1552:1719))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND///ORAND/    Pos: x153y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1399:1560:1725)(1455:1607:1762))
          (PORT IN6 (1332:1509:1690)(1358:1517:1679))
          (PORT IN7 (559:640:723)(524:592:661))
          (PORT IN8 (563:648:734)(550:623:697))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1291_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1615:1815:2021)(1686:1883:2084))
          (PORT IN2 (733:848:964)(712:803:895))
          (PORT IN3 (1199:1351:1504)(1268:1412:1557))
          (PORT IN4 (582:674:768)(575:658:744))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x146y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1293_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1507:1676:1848)(1596:1750:1906))
          (PORT IN2 (586:668:751)(592:668:746))
          (PORT IN3 (1180:1292:1408)(1191:1291:1394))
          (PORT IN4 (1324:1498:1675)(1394:1562:1733))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x145y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1611:1817:2026)(1680:1878:2079))
          (PORT IN6 (1247:1400:1555)(1301:1437:1575))
          (PORT IN7 (1767:1959:2158)(1805:1978:2157))
          (PORT IN8 (806:902:998)(814:895:976))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x144y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2251:2498:2753)(2364:2610:2864))
          (PORT IN3 (1692:1885:2084)(1800:1985:2175))
          (PORT IN4 (1448:1660:1876)(1530:1727:1927))
          (PORT IN5 (1619:1793:1971)(1685:1853:2025))
          (PORT IN7 (1983:2216:2454)(2027:2233:2445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1297_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2832:3183:3545)(2925:3262:3610))
          (PORT SR (3516:3801:4089)(3643:3888:4140))
          (PORT CINY2 (8378:8378:8443)(8669:8734:8813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x151y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1302_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1417:1572)(1322:1473:1627))
          (PORT IN2 (1060:1180:1302)(1082:1189:1300))
          (PORT IN3 (2990:3277:3574)(3077:3350:3629))
          (PORT IN4 (1280:1454:1631)(1290:1448:1611))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x149y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (732:839:948)(726:816:907))
          (PORT IN2 (2064:2292:2524)(2143:2360:2583))
          (PORT IN3 (405:466:527)(402:456:510))
          (PORT IN4 (762:852:944)(765:849:935))
          (PORT IN5 (727:841:957)(715:811:910))
          (PORT IN6 (1049:1174:1303)(1081:1194:1310))
          (PORT IN7 (1257:1432:1612)(1282:1456:1633))
          (PORT IN8 (723:840:957)(721:818:917))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x138y67
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1846:2104:2365)(1904:2129:2361))
          (PORT IN2 (1515:1690:1869)(1556:1710:1866))
          (PORT IN4 (1363:1536:1711)(1387:1541:1698))
          (PORT IN5 (2669:2965:3271)(2735:3007:3287))
          (PORT IN8 (1880:2110:2345)(1952:2173:2398))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1308_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2861:3156:3460)(2940:3207:3482))
          (PORT SR (3229:3522:3818)(3392:3642:3899))
          (PORT CINY2 (7450:7450:7509)(7685:7744:7813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x151y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1389:1545:1705)(1444:1592:1743))
          (PORT IN8 (1309:1457:1610)(1331:1467:1605))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND///ORAND/    Pos: x152y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2407:2707:3015)(2485:2759:3041))
          (PORT IN6 (1825:2038:2256)(1863:2068:2277))
          (PORT IN7 (992:1134:1278)(1011:1143:1277))
          (PORT IN8 (407:468:530)(380:425:471))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1313_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (648:734:821)(644:723:805))
          (PORT IN2 (1637:1826:2020)(1699:1873:2050))
          (PORT IN3 (1590:1813:2041)(1642:1851:2066))
          (PORT IN4 (2163:2400:2641)(2250:2463:2682))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x150y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1396:1541:1691)(1426:1560:1697))
          (PORT IN6 (1786:2000:2217)(1823:2029:2241))
          (PORT IN7 (584:663:743)(591:666:743))
          (PORT IN8 (385:439:495)(373:420:468))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x145y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1757:1966:2178)(1857:2054:2254))
          (PORT IN2 (1436:1612:1791)(1513:1677:1844))
          (PORT IN3 (1570:1738:1912)(1588:1733:1883))
          (PORT IN4 (1359:1524:1690)(1376:1521:1670))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x145y67
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1225:1378:1534)(1249:1385:1526))
          (PORT IN2 (1210:1367:1529)(1209:1355:1503))
          (PORT IN4 (1366:1569:1774)(1405:1595:1788))
          (PORT IN5 (1662:1834:2011)(1684:1837:1994))
          (PORT IN8 (2143:2415:2695)(2185:2441:2704))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1319_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3625:4080:4544)(3693:4085:4487))
          (PORT SR (4953:5463:5983)(5230:5684:6150))
          (PORT CINY2 (8234:8234:8300)(8483:8549:8625))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x152y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3049:3415:3792)(3122:3460:3808))
          (PORT IN8 (896:1023:1152)(920:1040:1161))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1323_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1317:1482:1650)(1354:1506:1661))
          (PORT IN2 (1487:1666:1851)(1513:1674:1839))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x148y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (388:444:502)(357:401:447))
          (PORT IN6 (1381:1561:1744)(1422:1579:1741))
          (PORT IN7 (377:434:492)(348:392:437))
          (PORT IN8 (1116:1240:1366)(1119:1228:1340))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x149y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1326_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1553:1751:1955)(1574:1756:1943))
          (PORT IN2 (1317:1462:1609)(1372:1507:1647))
          (PORT IN3 (1779:1998:2224)(1879:2098:2319))
          (PORT IN4 (572:643:717)(562:623:686))
          (PORT IN5 (808:920:1036)(807:907:1009))
          (PORT IN6 (1564:1746:1931)(1638:1815:1999))
          (PORT IN7 (939:1042:1146)(976:1069:1163))
          (PORT IN8 (1156:1297:1439)(1168:1301:1437))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a/D///    Pos: x121y67
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (972:1100:1230)(994:1112:1232))
          (PORT IN4 (1257:1436:1619)(1283:1452:1626))
          (PORT IN5 (1585:1814:2048)(1661:1890:2122))
          (PORT IN7 (753:864:977)(759:859:960))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(220:248:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1331_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2513:2714:2917)(2631:2805:2982))
          (PORT CINY2 (5546:5546:5588)(5747:5789:5841))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a/DST///    Pos: x122y68
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (562:643:725)(579:657:736))
          (PORT IN3 (1374:1557:1744)(1389:1560:1734))
          (PORT IN4 (1063:1193:1326)(1090:1218:1351))
          (PORT IN5 (1409:1613:1822)(1472:1674:1879))
          (PORT IN8 (1237:1415:1598)(1266:1434:1607))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a1332_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2689:2913:3140)(2830:3030:3234))
          (PORT CINY2 (5722:5722:5765)(5936:5979:6033))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x119y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1570:1734:1901)(1657:1816:1978))
          (PORT IN6 (571:650:731)(583:660:739))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1333_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (20182:22333:24545)(21021:22989:25014))
          (PORT SR (2727:2979:3238)(2884:3116:3353))
          (PORT CINY2 (6026:6026:6066)(6344:6384:6445))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x135y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1627:1818:2013)(1707:1884:2066))
          (PORT IN8 (762:864:968)(793:897:1004))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1335_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (7446:8298:9167)(7830:8634:9455))
          (PORT SR (3355:3676:4001)(3537:3817:4104))
          (PORT CINY2 (7114:7114:7170)(7343:7399:7465))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1335_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1627:1827:2031)(1708:1894:2083))
          (PORT IN4 (581:660:741)(589:666:745))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1335_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (7446:8298:9167)(7830:8634:9455))
          (PORT SR (3355:3676:4001)(3537:3817:4104))
          (PORT CINY2 (7114:7114:7170)(7343:7399:7465))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (758:876:995)(755:852:949))
          (PORT IN4 (1851:2060:2274)(1888:2077:2269))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1336_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (6401:7154:7925)(6774:7488:8215))
          (PORT SR (3310:3594:3885)(3511:3761:4017))
          (PORT CINY2 (7258:7258:7317)(7460:7519:7585))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x87y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2945:3265:3592)(3085:3397:3715))
          (PORT IN2 (1438:1627:1818)(1475:1654:1836))
          (PORT IN3 (2430:2759:3092)(2464:2752:3046))
          (PORT IN6 (2158:2410:2665)(2214:2451:2695))
          (PORT IN7 (2669:3021:3380)(2720:3039:3364))
          (PORT IN8 (1936:2182:2434)(2021:2246:2477))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1337_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3732:4066:4406)(3968:4298:4634))
          (PORT CINY2 (2186:2186:2194)(2396:2404:2429))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x80y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1175:1300:1427)(1176:1281:1390))
          (PORT IN2 (386:448:512)(362:409:457))
          (PORT IN3 (1104:1263:1424)(1125:1274:1426))
          (PORT IN4 (1272:1440:1610)(1305:1471:1642))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x81y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1064:1199:1337)(1065:1186:1311))
          (PORT IN2 (555:634:714)(549:615:682))
          (PORT IN3 (753:865:979)(758:857:957))
          (PORT IN4 (957:1072:1190)(1016:1129:1244))
          (PORT IN5 (1027:1162:1300)(1030:1154:1280))
          (PORT IN6 (594:671:748)(587:649:714))
          (PORT IN7 (733:848:963)(742:843:946))
          (PORT IN8 (1270:1449:1632)(1344:1523:1705))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x80y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1329:1495:1665)(1364:1527:1692))
          (PORT IN6 (1129:1276:1426)(1170:1314:1462))
          (PORT IN7 (978:1112:1250)(1000:1130:1261))
          (PORT IN8 (615:691:769)(605:665:728))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x82y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (576:660:746)(574:648:725))
          (PORT IN8 (1112:1248:1385)(1156:1284:1412))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1343_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1221:1365:1511)(1265:1393:1522))
          (PORT SR (3022:3257:3499)(3187:3398:3613))
          (PORT CINY2 (1050:1050:1053)(1151:1154:1165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1343_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1709:1924:2145)(1757:1964:2175))
          (PORT IN4 (923:1035:1148)(945:1045:1145))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1343_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1221:1365:1511)(1265:1393:1522))
          (PORT SR (3022:3257:3499)(3187:3398:3613))
          (PORT CINY2 (1050:1050:1053)(1151:1154:1165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x82y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1746:1967:2193)(1807:2012:2221))
          (PORT IN8 (2053:2276:2502)(2140:2356:2579))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1345_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1375:1540:1709)(1414:1563:1713))
          (PORT SR (2799:3015:3234)(2933:3127:3324))
          (PORT CINY2 (1242:1242:1245)(1376:1379:1393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x80y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (797:903:1010)(827:930:1034))
          (PORT IN8 (938:1063:1192)(967:1077:1191))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1346_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1108:1253:1401)(1135:1269:1406))
          (PORT SR (3179:3441:3710)(3341:3570:3803))
          (PORT CINY2 (506:506:507)(548:549:553))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x80y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (937:1052:1168)(961:1064:1171))
          (PORT IN5 (1328:1502:1678)(1385:1552:1721))
          (PORT IN6 (937:1062:1190)(956:1066:1178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND////    Pos: x79y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:653:733)(577:646:717))
          (PORT IN2 (760:871:983)(769:877:986))
          (PORT IN3 (1107:1243:1382)(1118:1244:1373))
          (PORT IN4 (552:632:714)(540:608:679))
          (PORT IN5 (585:656:730)(585:648:713))
          (PORT IN6 (788:894:1002)(800:904:1009))
          (PORT IN7 (1111:1240:1374)(1122:1245:1371))
          (PORT IN8 (952:1085:1221)(971:1090:1212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x80y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1350_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1532:1723:1919)(1586:1778:1973))
          (PORT IN2 (937:1060:1186)(956:1073:1193))
          (PORT IN3 (772:881:993)(773:873:974))
          (PORT IN4 (813:914:1017)(826:914:1005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x81y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1687:1902:2123)(1738:1935:2136))
          (PORT IN7 (965:1093:1223)(1020:1147:1277))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1351_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1265:1431:1601)(1318:1476:1638))
          (PORT SR (3001:3239:3484)(3147:3350:3556))
          (PORT CINY2 (682:682:684)(737:739:745))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x81y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1353_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1673:1878:2087)(1730:1917:2108))
          (PORT IN3 (750:852:954)(780:875:973))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1353_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (572:646:721)(544:604:666))
          (PORT SR (2997:3231:3472)(3141:3342:3546))
          (PORT CINY2 (746:746:748)(812:814:821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x81y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1382:1528:1676)(1443:1573:1706))
          (PORT IN7 (1078:1208:1342)(1084:1204:1329))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1355_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1096:1231:1368)(1135:1264:1398))
          (PORT SR (2843:3055:3274)(2986:3170:3357))
          (PORT CINY2 (874:874:876)(962:964:973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1355_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2003:2243:2489)(2059:2289:2526))
          (PORT IN3 (880:986:1095)(863:954:1050))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1355_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1096:1231:1368)(1135:1264:1398))
          (PORT SR (2843:3055:3274)(2986:3170:3357))
          (PORT CINY2 (874:874:876)(962:964:973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x88y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (940:1093:1248)(941:1069:1200))
          (PORT IN3 (1059:1185:1312)(1089:1209:1330))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1356_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1311:1468:1630)(1367:1522:1680))
          (PORT SR (3417:3702:3993)(3557:3814:4076))
          (PORT CINY2 (1658:1658:1667)(1760:1769:1785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x82y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1357_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1387:1564:1744)(1432:1591:1752))
          (PORT IN3 (1266:1442:1620)(1317:1482:1653))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1357_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (571:644:718)(547:604:663))
          (PORT SR (3069:3299:3532)(3222:3429:3643))
          (PORT CINY2 (794:794:797)(851:854:861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x83y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1360:1501:1643)(1423:1551:1681))
          (PORT IN7 (1456:1656:1859)(1529:1721:1919))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1358_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (726:820:917)(711:797:885))
          (PORT SR (3259:3515:3774)(3435:3670:3911))
          (PORT CINY2 (906:906:910)(965:969:977))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1847:2029:2216)(1919:2087:2260))
          (PORT IN3 (1265:1441:1619)(1318:1482:1652))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1358_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (726:820:917)(711:797:885))
          (PORT SR (3259:3515:3774)(3435:3670:3911))
          (PORT CINY2 (906:906:910)(965:969:977))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x82y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1882:2088:2298)(1965:2160:2360))
          (PORT IN7 (1110:1260:1411)(1182:1333:1488))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1359_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (559:631:705)(539:596:656))
          (PORT SR (3168:3425:3689)(3334:3561:3791))
          (PORT CINY2 (922:922:925)(1001:1004:1013))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1359_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1432:1596:1763)(1510:1659:1812))
          (PORT IN3 (925:1050:1176)(976:1098:1223))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1359_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (559:631:705)(539:596:656))
          (PORT SR (3168:3425:3689)(3334:3561:3791))
          (PORT CINY2 (922:922:925)(1001:1004:1013))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x81y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (428:487:548)(409:460:512))
          (PORT IN7 (1061:1222:1385)(1096:1243:1393))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1361_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (779:864:951)(782:863:945))
          (PORT SR (2895:3103:3313)(3027:3208:3395))
          (PORT CINY2 (618:618:620)(662:664:669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a/DST///    Pos: x154y58
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (736:844:954)(746:848:953))
          (PORT IN5 (945:1092:1242)(976:1112:1249))
          (PORT IN8 (578:666:756)(593:675:759))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a1362_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3904:4245:4589)(4119:4410:4711))
          (PORT CINY2 (8666:8666:8741)(8834:8909:8985))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x153y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (580:655:730)(577:638:700))
          (PORT IN6 (543:627:711)(543:617:694))
          (PORT IN8 (1406:1566:1730)(1480:1629:1784))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1363_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (572:646:721)(544:604:666))
          (PORT CINY2 (8810:8810:8884)(9020:9094:9173))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x153y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (554:637:721)(537:601:667))
          (PORT IN5 (1836:2056:2281)(1898:2097:2301))
          (PORT IN7 (377:435:494)(354:399:446))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1364_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (936:1054:1174)(941:1045:1152))
          (PORT CINY2 (8938:8938:9012)(9170:9244:9325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x154y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (748:845:942)(766:853:942))
          (PORT IN6 (1554:1746:1944)(1594:1775:1960))
          (PORT IN8 (560:639:720)(545:614:686))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1365_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (559:631:705)(539:596:656))
          (PORT CINY2 (8986:8986:9061)(9209:9284:9365))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x156y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1045:1178:1313)(1049:1167:1289))
          (PORT IN6 (1111:1241:1374)(1129:1251:1377))
          (PORT IN8 (2224:2515:2810)(2264:2534:2810))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1366_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1117:1257:1402)(1137:1266:1398))
          (PORT CINY2 (9274:9274:9351)(9512:9589:9673))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x151y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (909:1039:1171)(919:1036:1157))
          (PORT IN6 (1404:1546:1692)(1442:1580:1721))
          (PORT IN8 (394:452:510)(382:429:478))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1367_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (752:842:933)(742:819:899))
          (PORT CINY2 (8586:8586:8658)(8792:8864:8941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x152y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (781:889:997)(793:887:981))
          (PORT IN5 (584:669:755)(582:664:748))
          (PORT IN7 (3912:4361:4821)(4070:4503:4946))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1368_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (600:673:749)(569:630:693))
          (PORT CINY2 (8698:8698:8771)(8906:8979:9057))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x151y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (940:1076:1215)(947:1070:1196))
          (PORT IN5 (1201:1335:1476)(1205:1331:1460))
          (PORT IN7 (4384:4851:5328)(4533:4968:5409))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1369_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1277:1442:1612)(1312:1468:1628))
          (PORT CINY2 (8650:8650:8722)(8867:8939:9017))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1370_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1304:1480:1657)(1363:1530:1702))
          (PORT IN4 (1302:1461:1623)(1321:1462:1607))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1370_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3984:4313:4647)(4197:4497:4805))
          (PORT CINY2 (7946:7946:8014)(8111:8179:8249))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a////    Pos: x148y60
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1027:1174:1325)(1055:1191:1331))
          (PORT IN4 (630:709:790)(628:694:762))
          (PORT IN5 (1114:1254:1399)(1126:1257:1392))
          (PORT IN7 (565:651:737)(555:630:708))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x150y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1116:1261:1409)(1151:1299:1450))
          (PORT IN2 (701:805:911)(711:800:891))
          (PORT IN3 (769:859:951)(783:859:937))
          (PORT IN4 (373:431:490)(342:388:435))
          (PORT IN5 (778:887:997)(800:905:1013))
          (PORT IN6 (702:802:904)(710:797:887))
          (PORT IN7 (1135:1250:1365)(1164:1268:1376))
          (PORT IN8 (556:634:714)(548:612:677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x150y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (374:435:497)(343:392:442))
          (PORT IN6 (384:444:504)(362:406:451))
          (PORT IN7 (786:884:985)(801:890:982))
          (PORT IN8 (567:652:738)(584:666:749))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x150y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1646:1821:1999)(1713:1881:2054))
          (PORT IN8 (881:1004:1130)(904:1018:1133))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1376_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3978:4341:4708)(4200:4517:4842))
          (PORT CINY2 (8474:8474:8545)(8678:8749:8825))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x151y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1515:1711:1909)(1559:1735:1916))
          (PORT IN8 (872:992:1115)(870:981:1097))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1377_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4069:4430:4794)(4306:4626:4957))
          (PORT CINY2 (8522:8522:8594)(8717:8789:8865))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1377_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1394:1534:1677)(1469:1599:1732))
          (PORT IN4 (1053:1196:1342)(1071:1209:1353))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1377_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4069:4430:4794)(4306:4626:4957))
          (PORT CINY2 (8522:8522:8594)(8717:8789:8865))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1246:1388:1533)(1307:1438:1572))
          (PORT IN8 (879:1001:1126)(900:1014:1128))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1378_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3783:4120:4461)(3984:4273:4569))
          (PORT CINY2 (8362:8362:8432)(8564:8634:8709))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x150y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2037:2298:2563)(2118:2349:2587))
          (PORT IN8 (912:1035:1160)(949:1065:1183))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1379_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4013:4383:4756)(4243:4583:4931))
          (PORT CINY2 (8666:8666:8737)(8903:8974:9053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1379_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1927:2135:2349)(2019:2219:2423))
          (PORT IN4 (1102:1249:1398)(1160:1304:1451))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1379_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4013:4383:4756)(4243:4583:4931))
          (PORT CINY2 (8666:8666:8737)(8903:8974:9053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1789:1993:2199)(1874:2066:2261))
          (PORT IN8 (1057:1202:1350)(1097:1238:1379))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1380_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3962:4322:4686)(4181:4496:4818))
          (PORT CINY2 (8538:8538:8609)(8753:8824:8901))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x150y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1812:1994:2178)(1887:2060:2237))
          (PORT IN4 (1058:1203:1352)(1100:1242:1385))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1382_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3978:4341:4708)(4200:4517:4842))
          (PORT CINY2 (8474:8474:8545)(8678:8749:8825))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x149y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1467:1616:1769)(1482:1608:1739))
          (PORT IN8 (728:828:930)(744:834:925))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1383_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4210:4605:5004)(4458:4827:5205))
          (PORT CINY2 (8490:8490:8560)(8714:8784:8861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1383_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1348:1495:1647)(1344:1470:1599))
          (PORT IN4 (914:1037:1163)(950:1068:1187))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1383_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4210:4605:5004)(4458:4827:5205))
          (PORT CINY2 (8490:8490:8560)(8714:8784:8861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x154y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (587:674:763)(602:685:770))
          (PORT IN4 (889:1009:1131)(866:959:1057))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1386_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (570:638:707)(544:602:662))
          (PORT SR (3722:4031:4343)(3939:4207:4484))
          (PORT CINY2 (8794:8794:8869)(8984:9059:9137))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x102y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2046:2317:2595)(2078:2319:2567))
          (PORT IN4 (2283:2492:2706)(2403:2599:2799))
          (PORT IN5 (2054:2271:2491)(2097:2288:2481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1387_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2258:2553:2855)(2320:2606:2898))
          (PORT SR (4568:5008:5455)(4895:5335:5784))
          (PORT CINY2 (3418:3418:3441)(3581:3604:3637))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x95y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1367:1528:1693)(1390:1534:1682))
          (PORT IN2 (1820:2035:2252)(1891:2098:2307))
          (PORT IN3 (948:1071:1195)(976:1092:1212))
          (PORT IN4 (3066:3434:3812)(3143:3494:3853))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1294:1491:1691)(1332:1512:1694))
          (PORT IN6 (2260:2503:2750)(2392:2611:2833))
          (PORT IN7 (1730:1917:2108)(1817:1990:2167))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x98y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1720:1928:2142)(1750:1932:2118))
          (PORT IN3 (1908:2137:2372)(1965:2172:2384))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x152y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1113:1247:1383)(1108:1232:1359))
          (PORT IN4 (580:668:757)(571:647:725))
          (PORT IN5 (408:465:523)(385:434:483))
          (PORT IN7 (591:676:761)(581:654:728))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_///AND/    Pos: x147y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1392_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (632:712:792)(623:691:760))
          (PORT IN2 (925:1056:1188)(978:1097:1219))
          (PORT IN4 (938:1089:1242)(939:1066:1195))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x151y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (593:683:776)(573:647:722))
          (PORT IN6 (753:861:972)(767:862:960))
          (PORT IN7 (578:665:754)(565:643:723))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x93y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1733:1928:2127)(1836:2026:2220))
          (PORT IN6 (1561:1734:1910)(1646:1808:1974))
          (PORT IN7 (1827:2055:2289)(1928:2154:2382))
          (PORT IN8 (2541:2802:3066)(2636:2873:3113))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x154y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (877:999:1123)(912:1025:1139))
          (PORT IN7 (1242:1393:1546)(1263:1401:1544))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x151y60
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (585:668:751)(582:660:741))
          (PORT IN3 (4186:4569:4962)(4436:4779:5128))
          (PORT IN7 (875:992:1111)(868:977:1088))
          (PORT IN8 (775:893:1013)(771:875:981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x80y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1397_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (715:824:935)(703:796:890))
          (PORT IN2 (751:857:964)(759:856:954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4a////    Pos: x83y60
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (555:643:732)(539:612:686))
          (PORT IN2 (682:781:882)(670:760:851))
          (PORT IN4 (910:1037:1166)(918:1035:1152))
          (PORT IN6 (916:1043:1171)(918:1037:1157))
          (PORT IN7 (964:1092:1221)(1002:1127:1253))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x107y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1399_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1776:1949:2126)(1835:1992:2153))
          (PORT IN3 (1848:2039:2235)(1980:2166:2357))
          (PORT IN4 (1219:1372:1529)(1220:1356:1493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x102y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1400_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1790:1981:2175)(1888:2065:2247))
          (PORT IN6 (2085:2323:2566)(2183:2417:2656))
          (PORT IN7 (896:1032:1170)(893:1011:1132))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x86y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1632:1832)(1486:1664:1843))
          (PORT IN3 (583:660:739)(594:665:738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x95y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2079:2348:2622)(2212:2469:2734))
          (PORT IN6 (1904:2153:2406)(1928:2144:2365))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///AND/    Pos: x107y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1403_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1287:1426:1568)(1349:1475:1606))
          (PORT IN3 (1946:2194:2447)(1999:2223:2453))
          (PORT IN4 (1351:1527:1707)(1433:1607:1782))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x103y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1534:1726:1922)(1549:1725:1903))
          (PORT IN7 (1787:2043:2306)(1878:2125:2380))
          (PORT IN8 (1774:2013:2256)(1847:2086:2329))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x86y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1641:1835:2034)(1676:1849:2028))
          (PORT IN7 (1597:1780:1967)(1648:1821:2000))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x102y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2379:2619:2869)(2517:2740:2970))
          (PORT IN2 (1877:2067:2259)(1928:2107:2291))
          (PORT IN3 (1888:2118:2352)(2017:2254:2497))
          (PORT IN4 (910:1049:1190)(927:1047:1168))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x104y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1407_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1858:2093:2331)(1906:2115:2329))
          (PORT IN3 (1705:1906:2109)(1812:2012:2216))
          (PORT IN4 (1118:1279:1444)(1171:1328:1488))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x97y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1678:1844:2012)(1726:1882:2041))
          (PORT IN6 (1868:2093:2321)(1898:2091:2289))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND////    Pos: x108y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1695:1912:2132)(1740:1938:2140))
          (PORT IN7 (1487:1680:1879)(1539:1716:1897))
          (PORT IN8 (1104:1255:1410)(1135:1279:1427))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x102y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2208:2490:2776)(2284:2546:2815))
          (PORT IN3 (1617:1813:2013)(1662:1849:2041))
          (PORT IN4 (762:877:995)(774:878:983))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x106y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2334:2566:2805)(2406:2611:2820))
          (PORT IN6 (2040:2304:2573)(2114:2365:2621))
          (PORT IN7 (2856:3107:3361)(3038:3276:3520))
          (PORT IN8 (1453:1652:1857)(1511:1711:1918))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x105y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1555:1772:1992)(1601:1798:1998))
          (PORT IN7 (1461:1639:1820)(1540:1701:1867))
          (PORT IN8 (1430:1622:1817)(1475:1659:1847))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x89y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1373:1534:1698)(1459:1615:1773))
          (PORT IN2 (1399:1597:1799)(1410:1577:1746))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x105y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1369:1562:1758)(1392:1561:1733))
          (PORT IN3 (1336:1538:1745)(1336:1510:1688))
          (PORT IN4 (1247:1415:1586)(1268:1425:1585))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x103y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1415_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1730:1971:2217)(1783:2007:2236))
          (PORT IN3 (1592:1824:2062)(1665:1884:2110))
          (PORT IN4 (1590:1806:2025)(1641:1853:2069))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x106y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2219:2442:2673)(2335:2540:2752))
          (PORT IN2 (1756:1957:2163)(1799:1970:2143))
          (PORT IN3 (2702:2925:3152)(2877:3085:3300))
          (PORT IN4 (1397:1574:1755)(1408:1571:1736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x103y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1823:2031:2244)(1874:2060:2251))
          (PORT IN6 (3078:3421:3771)(3183:3499:3825))
          (PORT IN7 (1435:1612:1793)(1461:1632:1808))
          (PORT IN8 (577:656:736)(581:656:733))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x95y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1418_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1333:1507:1682)(1384:1540:1701))
          (PORT IN7 (1387:1561:1738)(1467:1632:1802))
          (PORT IN8 (1265:1424:1586)(1341:1497:1657))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2075:2284:2500)(2142:2339:2538))
          (PORT IN6 (2182:2417:2658)(2306:2527:2751))
          (PORT IN7 (1731:1935:2143)(1795:1986:2180))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x96y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2121:2351:2587)(2197:2412:2631))
          (PORT IN6 (745:857:970)(732:821:912))
          (PORT IN7 (1896:2143:2395)(1971:2199:2430))
          (PORT IN8 (1519:1730:1948)(1616:1815:2020))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x86y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1421_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1579:1742:1909)(1684:1838:1994))
          (PORT IN3 (586:673:762)(565:633:703))
          (PORT IN4 (1457:1632:1811)(1518:1681:1845))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x113y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1549:1706:1865)(1578:1712:1849))
          (PORT IN7 (1693:1911:2133)(1760:1962:2170))
          (PORT IN8 (1507:1699:1895)(1601:1778:1959))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x115y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (415:476:537)(394:447:500))
          (PORT IN8 (2151:2376:2604)(2260:2475:2692))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x102y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1424_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1764:1947:2133)(1856:2025:2200))
          (PORT IN6 (2457:2727:3001)(2535:2780:3034))
          (PORT IN7 (1808:2029:2254)(1872:2088:2309))
          (PORT IN8 (943:1081:1222)(976:1107:1239))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x102y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1810:2019:2232)(1852:2037:2227))
          (PORT IN2 (3087:3431:3781)(3194:3512:3841))
          (PORT IN3 (1158:1334:1513)(1156:1311:1470))
          (PORT IN4 (565:644:724)(560:637:715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x103y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1426_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1001:1140:1280)(991:1112:1235))
          (PORT IN3 (1253:1411:1573)(1268:1415:1565))
          (PORT IN4 (1752:1980:2213)(1826:2045:2267))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x95y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1442:1610:1781)(1504:1664:1827))
          (PORT IN6 (2295:2558:2825)(2376:2612:2854))
          (PORT IN7 (1555:1777:2002)(1598:1800:2006))
          (PORT IN8 (792:888:986)(794:883:976))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x87y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (532:611:691)(521:593:666))
          (PORT IN3 (561:645:730)(542:616:692))
          (PORT IN4 (1230:1384:1542)(1250:1401:1554))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x110y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1809:2019:2234)(1867:2061:2257))
          (PORT IN7 (1796:2006:2219)(1897:2097:2300))
          (PORT IN8 (2477:2793:3114)(2597:2904:3217))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x91y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (554:632:712)(559:628:698))
          (PORT IN3 (1049:1183:1321)(1061:1189:1320))
          (PORT IN4 (549:627:706)(551:624:697))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x87y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1636:1838)(1482:1654:1830))
          (PORT IN2 (2032:2289:2553)(2098:2348:2602))
          (PORT IN3 (882:990:1100)(911:1010:1110))
          (PORT IN4 (1298:1474:1652)(1365:1540:1719))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x90y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1673:1883:2098)(1714:1909:2106))
          (PORT IN7 (1249:1417:1588)(1272:1427:1585))
          (PORT IN8 (406:466:527)(405:457:511))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x97y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1433_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2087:2325:2568)(2189:2412:2642))
          (PORT IN6 (1273:1453:1636)(1264:1410:1557))
          (PORT IN7 (1636:1816:2001)(1693:1869:2050))
          (PORT IN8 (1584:1764:1948)(1638:1798:1961))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x87y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (785:885:986)(785:867:951))
          (PORT IN3 (1097:1250:1408)(1133:1278:1426))
          (PORT IN4 (1048:1192:1338)(1028:1143:1262))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x105y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2141:2389:2641)(2184:2393:2611))
          (PORT IN3 (906:1035:1167)(928:1048:1169))
          (PORT IN4 (1353:1542:1736)(1384:1554:1731))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x100y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1540:1713:1891)(1581:1744:1912))
          (PORT IN7 (1633:1825:2022)(1693:1889:2088))
          (PORT IN8 (1425:1598:1777)(1437:1600:1765))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x91y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1437_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1289:1456:1626)(1323:1481:1642))
          (PORT IN4 (1210:1373:1542)(1223:1374:1529))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x85y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1637:1839:2044)(1665:1849:2037))
          (PORT IN2 (3203:3589:3982)(3332:3699:4076))
          (PORT IN3 (1449:1651:1858)(1512:1711:1914))
          (PORT IN4 (1529:1729:1931)(1622:1816:2014))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x103y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1171:1292:1416)(1218:1335:1456))
          (PORT IN6 (2112:2372:2636)(2173:2415:2664))
          (PORT IN7 (1443:1625:1812)(1482:1657:1835))
          (PORT IN8 (1571:1776:1986)(1625:1817:2011))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x88y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1652:1845:2042)(1666:1830:1998))
          (PORT IN2 (1304:1455:1610)(1315:1443:1577))
          (PORT IN3 (1595:1759:1928)(1633:1788:1948))
          (PORT IN4 (1675:1872:2073)(1708:1885:2067))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x103y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1203:1358:1516)(1253:1394:1538))
          (PORT IN3 (722:826:931)(718:808:900))
          (PORT IN4 (1538:1745:1955)(1586:1780:1981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x98y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1442_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2921:3261:3605)(3031:3341:3657))
          (PORT IN7 (1261:1426:1593)(1328:1493:1661))
          (PORT IN8 (3068:3442:3827)(3177:3536:3904))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x94y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1596:1771:1953)(1635:1796:1961))
          (PORT IN6 (917:1028:1142)(899:991:1086))
          (PORT IN7 (1334:1540:1748)(1338:1515:1697))
          (PORT IN8 (3064:3435:3817)(3137:3492:3855))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x93y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1444_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (827:924:1023)(838:925:1015))
          (PORT IN7 (1716:1923:2134)(1773:1973:2177))
          (PORT IN8 (596:683:773)(596:674:752))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x102y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1445_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (903:1028:1155)(921:1035:1152))
          (PORT IN3 (2859:3199:3551)(2917:3218:3528))
          (PORT IN4 (1237:1382:1530)(1262:1391:1525))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x97y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (723:839:956)(716:812:910))
          (PORT IN7 (1640:1820:2006)(1697:1874:2056))
          (PORT IN8 (1372:1540:1712)(1396:1562:1733))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x91y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (745:847:951)(771:868:966))
          (PORT IN7 (1644:1827:2015)(1700:1880:2064))
          (PORT IN8 (1199:1379:1563)(1217:1380:1547))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x89y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1448_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1218:1387:1561)(1252:1404:1558))
          (PORT IN2 (1545:1749:1957)(1604:1797:1994))
          (PORT IN3 (1101:1248:1399)(1157:1296:1438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x82y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (395:453:512)(391:443:495))
          (PORT IN7 (1373:1571:1773)(1424:1612:1803))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x135y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1984:2193:2405)(2041:2232:2428))
          (PORT IN3 (2271:2527:2786)(2394:2628:2867))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x140y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2847:3120:3400)(3016:3272:3533))
          (PORT IN6 (2023:2247:2477)(2127:2347:2568))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1451_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1786:1984:2188)(1875:2064:2258))
          (PORT IN2 (1841:2042:2248)(1921:2112:2304))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4a////    Pos: x128y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (984:1110:1236)(1027:1142:1259))
          (PORT IN3 (375:433:492)(346:390:435))
          (PORT IN5 (584:669:756)(600:681:762))
          (PORT IN7 (1695:1924:2155)(1720:1925:2133))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x131y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1947:2186:2430)(2010:2240:2473))
          (PORT IN7 (1275:1411:1548)(1290:1409:1528))
          (PORT IN8 (1907:2167:2433)(2000:2244:2492))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x121y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (13395:14878:16399)(13960:15336:16758))
          (PORT IN5 (2102:2332:2567)(2204:2427:2657))
          (PORT IN7 (2033:2222:2415)(2090:2263:2441))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x136y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2246:2494:2747)(2342:2576:2813))
          (PORT IN5 (1450:1629:1812)(1456:1608:1765))
          (PORT IN6 (1754:1973:2194)(1808:2001:2198))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x144y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1310:1455:1603)(1369:1503:1641))
          (PORT IN2 (1740:1949:2160)(1798:1987:2180))
          (PORT IN3 (1559:1757:1960)(1585:1758:1935))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x140y83
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2018:2255:2501)(2108:2321:2540))
          (PORT IN3 (1101:1230:1362)(1145:1267:1391))
          (PORT IN4 (1904:2140:2380)(1997:2229:2465))
          (PORT IN6 (1917:2179:2445)(1994:2253:2514))
          (PORT IN7 (1263:1439:1617)(1313:1476:1645))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x139y85
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2503:2817:3132)(2617:2904:3197))
          (PORT IN3 (2548:2823:3104)(2612:2875:3145))
          (PORT IN5 (1932:2160:2392)(1958:2159:2363))
          (PORT IN8 (3436:3763:4098)(3536:3834:4142))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x137y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1182:1332:1484)(1248:1391:1534))
          (PORT IN2 (2190:2444:2703)(2303:2541:2784))
          (PORT IN4 (1831:2048:2270)(1945:2150:2359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x128y68
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (565:640:717)(546:610:674))
          (PORT IN4 (698:810:923)(694:791:891))
          (PORT IN5 (793:889:987)(812:903:997))
          (PORT IN7 (1499:1676:1856)(1519:1683:1851))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x125y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1529:1689:1853)(1566:1713:1865))
          (PORT IN3 (1828:1989:2153)(1875:2018:2167))
          (PORT IN4 (619:702:787)(612:688:765))
          (PORT IN6 (935:1056:1179)(962:1078:1197))
          (PORT IN8 (11291:12474:13680)(11741:12827:13946))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x127y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1463_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (963:1093:1226)(1013:1131:1251))
          (PORT IN2 (620:699:780)(614:681:749))
          (PORT IN4 (623:696:771)(615:677:740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x103y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1464_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1069:1217:1368)(1129:1271:1414))
          (PORT IN6 (1796:1980:2166)(1915:2099:2286))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x141y90
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5392:5850:6322)(5576:5991:6415))
          (PORT IN7 (1773:1974:2179)(1808:1981:2158))
          (PORT IN8 (7429:8216:9022)(7712:8428:9168))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x138y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2045:2283:2524)(2131:2347:2567))
          (PORT IN4 (1265:1408:1554)(1336:1479:1625))
          (PORT IN5 (2125:2329:2538)(2228:2412:2604))
          (PORT IN6 (735:841:949)(750:848:947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///AND/    Pos: x85y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1467_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (770:862:956)(785:864:944))
          (PORT IN2 (5274:5871:6484)(5471:6022:6585))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x153y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1436:1625:1817)(1473:1650:1831))
          (PORT IN6 (572:660:750)(556:628:702))
          (PORT IN8 (1647:1855:2068)(1727:1928:2133))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x121y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (11540:12722:13929)(11985:13068:14184))
          (PORT IN5 (614:688:765)(597:657:719))
          (PORT IN7 (1568:1808:2050)(1584:1818:2055))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x140y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1470_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2227:2489:2758)(2293:2531:2777))
          (PORT IN3 (399:457:516)(371:416:462))
          (PORT IN4 (1279:1440:1604)(1307:1461:1621))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x124y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1540:1730:1924)(1589:1767:1949))
          (PORT IN3 (2044:2266:2495)(2137:2344:2556))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x133y84
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1492:1706:1925)(1549:1733:1920))
          (PORT IN3 (1444:1611:1781)(1518:1677:1840))
          (PORT IN5 (1482:1666:1852)(1503:1667:1834))
          (PORT IN8 (9180:10190:11226)(9553:10486:11449))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x105y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1803:1998:2197)(1839:2019:2205))
          (PORT IN4 (1635:1841:2051)(1641:1816:1995))
          (PORT IN7 (431:495:559)(407:461:516))
          (PORT IN8 (2165:2430:2699)(2260:2508:2759))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x100y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (927:1049:1174)(907:1013:1120))
          (PORT IN7 (1269:1427:1589)(1312:1458:1605))
          (PORT IN8 (1123:1274:1428)(1165:1310:1458))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x103y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3822:4306:4802)(4009:4457:4915))
          (PORT IN2 (3255:3598:3947)(3400:3707:4021))
          (PORT IN3 (2204:2408:2616)(2323:2520:2722))
          (PORT IN7 (1382:1578:1778)(1409:1595:1783))
          (PORT IN8 (2409:2633:2865)(2571:2791:3015))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x89y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1477_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1804:2019:2239)(1844:2032:2224))
          (PORT IN2 (560:641:723)(558:628:701))
          (PORT IN3 (1573:1741:1912)(1620:1773:1933))
          (PORT IN4 (1528:1692:1861)(1545:1685:1829))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x96y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1930:2148:2371)(2008:2206:2411))
          (PORT IN6 (1451:1656:1864)(1459:1632:1807))
          (PORT IN7 (1820:2026:2237)(1891:2097:2309))
          (PORT IN8 (941:1058:1175)(960:1075:1194))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1479_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1669:1892:2121)(1712:1909:2109))
          (PORT IN4 (918:1034:1153)(943:1056:1171))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x88y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1375:1552:1731)(1455:1628:1804))
          (PORT IN2 (1472:1648:1828)(1500:1664:1832))
          (PORT IN3 (910:1038:1170)(933:1050:1170))
          (PORT IN4 (1229:1396:1566)(1235:1377:1523))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x143y61
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1240:1390:1545)(1308:1456:1610))
          (PORT IN3 (1309:1474:1642)(1368:1528:1693))
          (PORT IN5 (1357:1512:1671)(1379:1522:1669))
          (PORT IN8 (1124:1270:1417)(1162:1294:1428))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_XOR////D    Pos: x107y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1260:1429:1602)(1270:1433:1598))
          (PORT IN4 (1391:1582:1778)(1423:1600:1782))
          (PORT IN6 (1579:1797:2018)(1589:1791:1999))
          (PORT IN7 (1762:1993:2229)(1835:2061:2292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1482_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2587:2851:3124)(2768:3033:3309))
          (PORT CINY2 (6090:6090:6118)(6626:6654:6725))
          (PORT PINY2 (6060:6103:6174)(6566:6637:6708))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x109y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1483_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1832:2046:2265)(1904:2102:2306))
          (PORT IN5 (1792:2014:2244)(1883:2097:2315))
          (PORT IN6 (1013:1143:1275)(1007:1122:1240))
          (PORT IN7 (1375:1575:1779)(1437:1628:1823))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1483_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3743:4170:4604)(3922:4317:4721))
          (PORT CINY2 (6250:6250:6280)(6779:6809:6881))
          (PORT PINY2 (6226:6268:6340)(6731:6803:6875))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1910:2171:2437)(1981:2235:2493))
          (PORT IN3 (1880:2159:2444)(1973:2245:2524))
          (PORT IN4 (1705:1933:2168)(1752:1980:2210))
          (PORT IN6 (2075:2361:2651)(2116:2386:2662))
          (PORT IN8 (1253:1403:1554)(1266:1398:1534))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1484_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3896:4334:4781)(4124:4543:4973))
          (PORT CINY2 (7274:7274:7312)(7841:7879:7961))
          (PORT PINY2 (7262:7306:7388)(7817:7899:7981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x104y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1975:2181:2393)(2032:2237:2447))
          (PORT IN3 (2590:2887:3190)(2700:2975:3258))
          (PORT IN4 (1910:2158:2411)(1966:2202:2444))
          (PORT IN5 (1233:1397:1565)(1218:1355:1499))
          (PORT IN6 (3749:4146:4553)(3884:4243:4606))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1486_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2077:2274:2477)(2190:2379:2576))
          (PORT CINY2 (5562:5562:5587)(6059:6084:6149))
          (PORT PINY2 (5532:5572:5637)(5999:6064:6129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x106y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1785:2000:2218)(1823:2020:2222))
          (PORT IN4 (3409:3813:4227)(3603:3983:4371))
          (PORT IN6 (700:787:876)(668:737:807))
          (PORT IN7 (4400:4915:5441)(4518:4994:5481))
          (PORT IN8 (2104:2385:2669)(2195:2460:2729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1488_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1802:1984:2171)(1900:2067:2238))
          (PORT CINY2 (5786:5786:5813)(6287:6314:6381))
          (PORT PINY2 (5760:5800:5867)(6235:6302:6369))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x91y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1490_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1535:1777:2023)(1553:1793:2038))
          (PORT IN4 (377:432:488)(353:398:445))
          (PORT IN6 (2567:2789:3019)(2686:2886:3090))
          (PORT IN7 (560:644:730)(544:614:684))
          (PORT IN8 (2056:2356:2661)(2105:2389:2681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1490_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2532:2784:3042)(2670:2898:3131))
          (PORT CINY2 (3978:3978:3990)(4427:4439:4489))
          (PORT PINY2 (3926:3964:4014)(4323:4373:4423))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x90y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1492_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1426:1583:1745)(1446:1586:1730))
          (PORT IN4 (751:862:975)(754:852:952))
          (PORT IN7 (1424:1611:1802)(1477:1649:1825))
          (PORT IN8 (1196:1332:1472)(1224:1351:1483))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1492_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2711:2958:3210)(2845:3062:3283))
          (PORT CINY2 (3034:3034:3045)(3338:3349:3385))
          (PORT PINY2 (3006:3031:3067)(3282:3318:3354))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x85y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1503:1697:1896)(1539:1714:1892))
          (PORT IN3 (1979:2189:2404)(2055:2252:2456))
          (PORT IN4 (1113:1247:1384)(1155:1279:1407))
          (PORT IN8 (1994:2206:2422)(2076:2265:2458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1493_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2511:2701:2895)(2628:2796:2968))
          (PORT CINY2 (2090:2090:2096)(2318:2324:2349))
          (PORT PINY2 (2064:2083:2108)(2266:2291:2316))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x88y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1248:1400:1557)(1298:1446:1600))
          (PORT IN7 (1258:1398:1541)(1304:1431:1562))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1494_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (5171:5678:6198)(5510:5999:6498))
          (PORT CINY2 (2746:2746:2755)(3035:3044:3077))
          (PORT PINY2 (2716:2740:2773)(2975:3008:3041))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x114y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1495_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (736:845:956)(747:848:950))
          (PORT IN3 (770:860:952)(787:862:938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1495_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2706:2956:3209)(2841:3059:3285))
          (PORT CINY2 (5274:5274:5309)(5549:5584:5637))
          (PORT PINY2 (5308:5326:5379)(5617:5670:5723))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x116y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (751:854:960)(766:861:958))
          (PORT IN8 (3815:4255:4706)(4044:4468:4902))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1496_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2992:3288:3591)(3178:3449:3727))
          (PORT CINY2 (6138:6138:6175)(6527:6564:6629))
          (PORT PINY2 (6156:6184:6249)(6563:6628:6693))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x114y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (837:951:1068)(820:912:1008))
          (PORT IN7 (6010:6798:7605)(6286:7033:7799))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1497_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (5315:5803:6303)(5574:6023:6483))
          (PORT CINY2 (4570:4570:4605)(4724:4759:4801))
          (PORT PINY2 (4626:4633:4675)(4836:4878:4920))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x93y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1498_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1235:1394:1557)(1292:1447:1605))
          (PORT IN8 (396:454:513)(382:432:482))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1498_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3522:3823:4129)(3733:4022:4318))
          (PORT CINY2 (2218:2218:2232)(2330:2344:2365))
          (PORT PINY2 (2232:2239:2260)(2358:2379:2400))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x84y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1475:1660:1848)(1553:1726:1902))
          (PORT IN5 (772:867:965)(773:864:958))
          (PORT IN6 (556:636:716)(570:644:721))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1499_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3358:3654:3954)(3530:3800:4075))
          (PORT CINY2 (1466:1466:1471)(1604:1609:1625))
          (PORT PINY2 (1454:1465:1481)(1580:1596:1612))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x86y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1286:1465:1647)(1350:1526:1707))
          (PORT IN7 (1316:1472:1632)(1323:1457:1596))
          (PORT IN8 (1396:1585:1777)(1459:1650:1843))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1500_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3439:3746:4058)(3602:3884:4171))
          (PORT CINY2 (1114:1114:1121)(1157:1164:1173))
          (PORT PINY2 (1124:1126:1135)(1177:1186:1195))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x109y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1501_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2393:2670:2954)(2506:2779:3059))
          (PORT IN2 (1745:1929:2115)(1757:1924:2097))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1501_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3410:3727:4052)(3615:3915:4220))
          (PORT CINY2 (3754:3754:3784)(3854:3884:3917))
          (PORT PINY2 (3808:3811:3844)(3962:3995:4028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x87y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1306:1442:1582)(1326:1448:1574))
          (PORT IN4 (387:443:501)(382:431:481))
          (PORT IN6 (1430:1573:1719)(1454:1581:1713))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1502_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2600:2849:3103)(2714:2941:3171))
          (PORT CINY2 (2826:2826:2834)(3146:3154:3189))
          (PORT PINY2 (2788:2815:2850)(3070:3105:3140))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x104y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (758:851:946)(748:835:924))
          (PORT IN6 (880:994:1111)(867:966:1067))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1503_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1868:2048:2231)(1953:2118:2287))
          (PORT CINY2 (5114:5114:5139)(5534:5559:5617))
          (PORT PINY2 (5098:5131:5189)(5502:5560:5618))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x94y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1829:2064:2305)(1896:2118:2349))
          (PORT IN3 (1818:2014:2216)(1876:2060:2246))
          (PORT IN4 (1282:1461:1642)(1311:1480:1653))
          (PORT IN6 (1697:1947:2199)(1741:1972:2209))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1504_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2183:2384:2590)(2296:2477:2660))
          (PORT CINY2 (4378:4378:4393)(4844:4859:4913))
          (PORT PINY2 (4330:4369:4423)(4748:4802:4856))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x112y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1175:1303:1434)(1185:1295:1409))
          (PORT IN2 (1423:1584:1748)(1444:1578:1714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1505_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3438:3739:4045)(3592:3869:4153))
          (PORT CINY2 (4730:4730:4763)(4946:4979:5025))
          (PORT PINY2 (4770:4783:4829)(5026:5072:5118))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x97y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (556:631:706)(537:598:661))
          (PORT IN4 (1812:2016:2222)(1886:2078:2277))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1506_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2315:2525:2744)(2410:2607:2808))
          (PORT CINY2 (3306:3306:3324)(3536:3554:3589))
          (PORT PINY2 (3308:3325:3360)(3540:3575:3610))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x82y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1427:1630:1835)(1464:1661:1862))
          (PORT IN4 (899:1006:1116)(915:1014:1116))
          (PORT IN6 (1191:1360:1530)(1200:1348:1500))
          (PORT IN7 (1336:1511:1691)(1367:1522:1681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1507_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2701:2914:3130)(2833:3026:3225))
          (PORT CINY2 (1818:1818:1821)(2051:2054:2077))
          (PORT PINY2 (1784:1804:1827)(1983:2006:2029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x82y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (727:837:949)(731:834:939))
          (PORT IN7 (1193:1333:1476)(1227:1356:1487))
          (PORT IN8 (1379:1529:1683)(1420:1563:1709))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1508_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2981:3229:3480)(3113:3330:3551))
          (PORT CINY2 (1114:1114:1117)(1226:1229:1241))
          (PORT PINY2 (1102:1111:1123)(1202:1214:1226))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x83y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (581:672:765)(571:641:714))
          (PORT IN5 (1280:1412:1546)(1294:1407:1525))
          (PORT IN7 (1393:1557:1726)(1447:1594:1744))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1509_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3305:3564:3833)(3441:3669:3902))
          (PORT CINY2 (1034:1034:1038)(1115:1119:1129))
          (PORT PINY2 (1030:1036:1046)(1107:1117:1127))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x138y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1510_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1472:1680:1893)(1488:1679:1876))
          (PORT IN4 (1030:1173:1317)(1029:1150:1275))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1510_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (6907:7622:8352)(7239:7891:8556))
          (PORT CINY2 (9370:9370:9429)(9935:9994:10093))
          (PORT PINY2 (9408:9448:9547)(10011:10110:10209))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x131y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1775:2015:2260)(1868:2105:2346))
          (PORT IN7 (2502:2849:3202)(2595:2929:3267))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1511_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4883:5373:5868)(5100:5553:6014))
          (PORT CINY2 (8842:8842:8894)(9437:9489:9585))
          (PORT PINY2 (8858:8902:8998)(9469:9565:9661))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x133y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2087:2314:2547)(2172:2400:2634))
          (PORT IN3 (1154:1328:1504)(1164:1323:1484))
          (PORT IN6 (1165:1338:1516)(1174:1330:1492))
          (PORT IN7 (1316:1471:1633)(1381:1521:1666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1512_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2421:2668:2919)(2531:2742:2958))
          (PORT CINY2 (9130:9130:9184)(9740:9794:9893))
          (PORT PINY2 (9148:9193:9292)(9776:9875:9974))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x139y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (699:801:907)(686:774:865))
          (PORT IN4 (1301:1447:1596)(1316:1446:1580))
          (PORT IN7 (396:453:511)(389:438:488))
          (PORT IN8 (827:942:1060)(836:943:1053))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1513_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (7092:7831:8586)(7443:8123:8816))
          (PORT CINY2 (9546:9546:9606)(10124:10184:10285))
          (PORT PINY2 (9584:9625:9726)(10200:10301:10402))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x144y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1514_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (4046:4532:5033)(4239:4711:5192))
          (PORT IN7 (1503:1686:1873)(1547:1708:1870))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1514_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4835:5351:5876)(5066:5533:6010))
          (PORT CINY2 (9786:9786:9851)(10319:10384:10485))
          (PORT PINY2 (9844:9880:9981)(10435:10536:10637))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x123y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3614:3956:4309)(3705:4011:4325))
          (PORT IN8 (2831:3186:3547)(2986:3328:3678))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1515_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2631:2880:3131)(2753:2981:3216))
          (PORT CINY2 (7050:7050:7094)(7475:7519:7593))
          (PORT PINY2 (7078:7108:7182)(7531:7605:7679))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1516_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3810:4204:4610)(4009:4365:4731))
          (PORT IN7 (1596:1786:1981)(1658:1841:2029))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1516_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3420:3713:4014)(3566:3818:4078))
          (PORT CINY2 (4906:4906:4944)(5066:5104:5149))
          (PORT PINY2 (4968:4975:5020)(5190:5235:5280))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x136y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1901:2110:2324)(1987:2176:2370))
          (PORT IN3 (3209:3583:3968)(3358:3710:4071))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1517_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3090:3358:3628)(3249:3483:3722))
          (PORT CINY2 (7226:7226:7283)(7457:7514:7581))
          (PORT PINY2 (7320:7330:7397)(7645:7712:7779))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x83y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1518_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3149:3477:3814)(3257:3569:3889))
          (PORT IN3 (1400:1596:1798)(1443:1635:1832))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1518_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2805:3047:3296)(2941:3161:3386))
          (PORT CINY2 (1994:1994:1998)(2240:2244:2269))
          (PORT PINY2 (1960:1981:2006)(2172:2197:2222))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x119y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1264:1414:1566)(1272:1399:1529))
          (PORT IN3 (2760:3043:3334)(2870:3137:3409))
          (PORT IN4 (1444:1634:1826)(1525:1719:1915))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1519_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2591:2848:3110)(2720:2953:3190))
          (PORT CINY2 (6410:6410:6450)(6794:6834:6901))
          (PORT PINY2 (6436:6463:6530)(6846:6913:6980))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x119y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1520_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (578:660:745)(563:632:704))
          (PORT IN7 (1585:1801:2022)(1650:1862:2080))
          (PORT IN8 (2632:2922:3220)(2693:2965:3247))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1520_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2585:2841:3100)(2715:2950:3191))
          (PORT CINY2 (6602:6602:6642)(7019:7059:7129))
          (PORT PINY2 (6622:6652:6722)(7059:7129:7199))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x115y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1521_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1819:2030:2248)(1891:2100:2313))
          (PORT IN2 (704:809:916)(701:794:888))
          (PORT IN3 (3356:3836:4330)(3536:3994:4461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1521_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3095:3357:3622)(3273:3512:3759))
          (PORT CINY2 (4554:4554:4590)(4688:4724:4765))
          (PORT PINY2 (4616:4621:4662)(4812:4853:4894))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x92y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1522_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (397:454:512)(388:438:489))
          (PORT IN3 (929:1068:1208)(933:1059:1187))
          (PORT IN4 (1067:1224:1384)(1105:1261:1421))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1522_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3454:3759:4069)(3642:3924:4212))
          (PORT CINY2 (2170:2170:2183)(2291:2304:2325))
          (PORT PINY2 (2180:2188:2209)(2311:2332:2353))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x83y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1523_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:668:760)(571:648:726))
          (PORT IN4 (406:467:529)(391:445:500))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1523_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2965:3204:3448)(3102:3327:3557))
          (PORT CINY2 (1162:1162:1166)(1265:1269:1281))
          (PORT PINY2 (1154:1162:1174)(1249:1261:1273))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x88y58
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1524_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (783:881:981)(777:864:953))
          (PORT IN8 (375:434:494)(354:401:448))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1524_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2981:3214:3450)(3121:3330:3545))
          (PORT CINY2 (1274:1274:1283)(1310:1319:1329))
          (PORT PINY2 (1290:1291:1301)(1342:1352:1362))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x104y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1525_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2372:2661:2955)(2459:2739:3029))
          (PORT IN2 (2315:2606:2901)(2416:2699:2990))
          (PORT IN4 (1937:2188:2445)(2015:2258:2506))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1525_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3807:4180:4563)(4031:4402:4778))
          (PORT CINY2 (3386:3386:3411)(3509:3534:3565))
          (PORT PINY2 (3424:3430:3461)(3585:3616:3647))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x89y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (378:432:487)(350:392:436))
          (PORT IN8 (1096:1236:1378)(1119:1258:1402))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1526_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2348:2539:2734)(2460:2627:2797))
          (PORT CINY2 (3050:3050:3060)(3374:3384:3421))
          (PORT PINY2 (3016:3043:3080)(3306:3343:3380))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x101y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (765:875:989)(774:881:990))
          (PORT IN6 (1076:1230:1385)(1092:1234:1379))
          (PORT IN8 (2258:2596:2942)(2346:2660:2979))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1527_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2448:2705:2967)(2581:2830:3085))
          (PORT CINY2 (4586:4586:4608)(4967:4989:5041))
          (PORT PINY2 (4570:4600:4652)(4935:4987:5039))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x95y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (401:461:522)(370:418:468))
          (PORT IN8 (610:690:772)(596:671:749))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1528_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2321:2569:2823)(2417:2659:2908))
          (PORT CINY2 (4426:4426:4442)(4883:4899:4953))
          (PORT PINY2 (4382:4420:4474)(4795:4849:4903))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x92y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1708:1900:2095)(1776:1952:2131))
          (PORT IN2 (1884:2098:2318)(1913:2103:2298))
          (PORT IN5 (1202:1364:1530)(1220:1366:1517))
          (PORT IN8 (1822:2066:2316)(1933:2167:2406))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1529_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2667:2910:3157)(2794:3010:3229))
          (PORT CINY2 (3194:3194:3207)(3491:3504:3541))
          (PORT PINY2 (3172:3196:3233)(3447:3484:3521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x87y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1530_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1283:1456:1633)(1301:1468:1638))
          (PORT IN3 (1617:1806:2000)(1695:1874:2056))
          (PORT IN6 (1428:1582:1738)(1461:1601:1744))
          (PORT IN8 (717:826:938)(718:809:903))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1530_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2728:2970:3216)(2869:3093:3321))
          (PORT CINY2 (2698:2698:2706)(2996:3004:3037))
          (PORT PINY2 (2664:2689:2722)(2928:2961:2994))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x81y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1531_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (960:1069:1181)(985:1083:1184))
          (PORT IN4 (552:644:737)(532:604:677))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1531_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2711:2929:3151)(2827:3014:3204))
          (PORT CINY2 (1258:1258:1260)(1412:1414:1429))
          (PORT PINY2 (1236:1249:1264)(1368:1383:1398))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x85y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1532_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1241:1407:1577)(1280:1449:1620))
          (PORT IN4 (947:1068:1191)(973:1092:1214))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1532_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3701:4010:4330)(3883:4167:4456))
          (PORT CINY2 (1386:1386:1392)(1493:1499:1513))
          (PORT PINY2 (1382:1390:1404)(1485:1499:1513))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x90y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1533_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1018:1159:1302)(986:1098:1214))
          (PORT IN3 (922:1057:1194)(938:1063:1192))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1533_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2975:3207:3442)(3123:3331:3545))
          (PORT CINY2 (1626:1626:1637)(1688:1699:1713))
          (PORT PINY2 (1642:1645:1659)(1720:1734:1748))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x139y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2293:2564:2844)(2380:2651:2929))
          (PORT IN2 (2197:2439:2687)(2344:2567:2796))
          (PORT IN4 (1096:1254:1415)(1133:1280:1433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1534_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2868:3166:3469)(3040:3302:3572))
          (PORT CINY2 (9674:9674:9734)(10274:10334:10437))
          (PORT PINY2 (9708:9751:9854)(10342:10445:10548))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x134y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1535_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1422:1589:1758)(1508:1664:1824))
          (PORT IN2 (1056:1206:1360)(1082:1228:1376))
          (PORT IN3 (1408:1603:1801)(1432:1610:1790))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1535_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2646:2922:3201)(2787:3026:3271))
          (PORT CINY2 (9050:9050:9105)(9629:9684:9781))
          (PORT PINY2 (9076:9118:9215)(9681:9778:9875))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x127y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1536_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1631:1837:2046)(1708:1910:2116))
          (PORT IN8 (739:833:930)(747:832:919))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1536_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3274:3633:3998)(3502:3847:4200))
          (PORT CINY2 (8522:8522:8570)(9131:9179:9273))
          (PORT PINY2 (8526:8572:8666)(9139:9233:9327))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x139y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (578:668:760)(581:658:736))
          (PORT IN7 (1268:1447:1629)(1325:1500:1677))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1537_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2936:3204:3475)(3082:3324:3574))
          (PORT CINY2 (9354:9354:9414)(9899:9959:10057))
          (PORT PINY2 (9398:9436:9534)(9987:10085:10183))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x137y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1538_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4850:5410:5986)(5013:5540:6077))
          (PORT IN3 (1935:2148:2366)(1939:2130:2325))
          (PORT IN5 (2369:2654:2946)(2523:2803:3091))
          (PORT IN7 (2090:2376:2670)(2211:2475:2749))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1538_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (5547:6122:6709)(5814:6323:6845))
          (PORT CINY2 (9066:9066:9124)(9596:9654:9749))
          (PORT PINY2 (9108:9145:9240)(9680:9775:9870))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x119y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4048:4453:4868)(4295:4692:5102))
          (PORT IN4 (2396:2683:2975)(2539:2820:3108))
          (PORT IN6 (4687:5170:5663)(4931:5365:5813))
          (PORT IN7 (3508:3906:4313)(3727:4113:4507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1539_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2423:2655:2891)(2553:2767:2987))
          (PORT CINY2 (6730:6730:6770)(7169:7209:7281))
          (PORT PINY2 (6746:6778:6850)(7201:7273:7345))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x111y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1540_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1191:1325:1461)(1222:1354:1490))
          (PORT IN6 (1749:1966:2187)(1831:2037:2248))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1540_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4328:4727:5132)(4537:4910:5288))
          (PORT CINY2 (4170:4170:4202)(4307:4339:4377))
          (PORT PINY2 (4222:4228:4266)(4411:4449:4487))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x131y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2048:2288:2536)(2125:2353:2586))
          (PORT IN3 (2281:2571:2867)(2400:2683:2971))
          (PORT IN5 (2038:2249:2465)(2137:2344:2555))
          (PORT IN7 (2744:3020:3303)(2821:3062:3309))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1541_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3232:3551:3873)(3401:3682:3971))
          (PORT CINY2 (7434:7434:7486)(7787:7839:7913))
          (PORT PINY2 (7494:7516:7590)(7907:7981:8055))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x111y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1472:1643:1818)(1511:1671:1834))
          (PORT IN4 (561:635:709)(558:627:697))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1542_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2214:2443:2676)(2339:2551:2769))
          (PORT CINY2 (6410:6410:6442)(6932:6964:7037))
          (PORT PINY2 (6392:6433:6506)(6896:6969:7042))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x113y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1449:1640:1836)(1522:1709:1900))
          (PORT IN2 (1027:1152:1281)(1022:1129:1239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1543_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2033:2242:2454)(2129:2308:2491))
          (PORT CINY2 (6890:6890:6924)(7460:7494:7573))
          (PORT PINY2 (6868:6913:6992)(7416:7495:7574))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x119y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1763:1963:2166)(1792:1982:2174))
          (PORT IN2 (1058:1205:1354)(1098:1234:1373))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1544_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2304:2538:2775)(2441:2657:2879))
          (PORT CINY2 (7562:7562:7602)(8144:8184:8269))
          (PORT PINY2 (7552:7597:7682)(8124:8209:8294))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x99y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1351:1544:1740)(1358:1519:1684))
          (PORT IN7 (1500:1696:1896)(1539:1724:1914))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1545_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1968:2166:2370)(2057:2244:2437))
          (PORT CINY2 (4938:4938:4958)(5414:5434:5493))
          (PORT PINY2 (4900:4939:4998)(5338:5397:5456))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x93y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (367:422:479)(336:382:428))
          (PORT IN3 (3184:3587:3999)(3306:3687:4076))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1546_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2985:3287:3594)(3151:3434:3724))
          (PORT CINY2 (4074:4074:4088)(4505:4519:4569))
          (PORT PINY2 (4030:4066:4116)(4417:4467:4517))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x94y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1761:1953:2153)(1794:1973:2157))
          (PORT IN8 (2083:2352:2626)(2156:2401:2654))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1547_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3159:3478:3802)(3349:3656:3969))
          (PORT CINY2 (4058:4058:4073)(4469:4484:4533))
          (PORT PINY2 (4020:4054:4103)(4393:4442:4491))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x88y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1291:1446:1606)(1330:1481:1636))
          (PORT IN8 (1250:1412:1577)(1279:1431:1587))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1548_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2613:2829:3048)(2732:2927:3127))
          (PORT CINY2 (2298:2298:2307)(2510:2519:2545))
          (PORT PINY2 (2282:2299:2325)(2478:2504:2530))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x87y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1042:1200:1360)(1070:1212:1357))
          (PORT IN6 (2771:3078:3391)(2919:3200:3489))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1549_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2968:3207:3451)(3120:3343:3571))
          (PORT CINY2 (1930:1930:1938)(2096:2104:2125))
          (PORT PINY2 (1920:1933:1954)(2076:2097:2118))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x91y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1989:2261:2539)(2060:2315:2576))
          (PORT IN7 (1031:1160:1295)(1025:1140:1256))
          (PORT IN8 (573:661:750)(588:673:760))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1550_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2427:2649:2875)(2537:2746:2957))
          (PORT CINY2 (3338:3338:3350)(3677:3689:3729))
          (PORT PINY2 (3306:3334:3374)(3613:3653:3693))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x114y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1429:1618:1808)(1450:1635:1824))
          (PORT IN6 (1250:1419:1591)(1304:1462:1623))
          (PORT IN7 (749:846:945)(773:863:956))
          (PORT IN8 (1227:1388:1553)(1247:1399:1556))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1551_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2643:2891:3145)(2790:3009:3232))
          (PORT CINY2 (5530:5530:5565)(5849:5884:5941))
          (PORT PINY2 (5556:5578:5635)(5901:5958:6015))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x117y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1552_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (363:417:473)(333:376:420))
          (PORT IN2 (1308:1449:1593)(1317:1440:1565))
          (PORT IN3 (567:649:733)(560:632:706))
          (PORT IN4 (1428:1585:1743)(1459:1607:1760))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1552_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2051:2236:2424)(2141:2301:2465))
          (PORT CINY2 (6442:6442:6480)(6866:6904:6973))
          (PORT PINY2 (6456:6487:6556)(6894:6963:7032))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x112y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (561:641:724)(555:628:702))
          (PORT IN6 (1538:1740:1945)(1537:1717:1902))
          (PORT IN7 (6325:7040:7776)(6521:7163:7821))
          (PORT IN8 (2242:2516:2796)(2288:2530:2782))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1553_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2871:3115:3367)(3034:3252:3475))
          (PORT CINY2 (4282:4282:4315)(4421:4454:4493))
          (PORT PINY2 (4336:4342:4381)(4529:4568:4607))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x99y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1554_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1384:1585:1789)(1476:1665:1858))
          (PORT IN6 (2432:2690:2951)(2559:2808:3060))
          (PORT IN7 (750:857:966)(781:887:996))
          (PORT IN8 (1321:1481:1642)(1348:1503:1661))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1554_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2705:2947:3199)(2833:3068:3311))
          (PORT CINY2 (3082:3082:3102)(3239:3259:3289))
          (PORT PINY2 (3102:3112:3142)(3279:3309:3339))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x85y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1555_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1119:1255:1395)(1141:1273:1409))
          (PORT IN3 (748:845:943)(752:840:930))
          (PORT IN4 (922:1054:1187)(946:1071:1198))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1555_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2753:2969:3189)(2867:3054:3244))
          (PORT CINY2 (1450:1450:1456)(1568:1574:1589))
          (PORT PINY2 (1444:1453:1468)(1556:1571:1586))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x90y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1556_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1008:1152:1299)(1039:1180:1323))
          (PORT IN7 (533:616:701)(508:572:638))
          (PORT IN8 (889:1007:1126)(926:1036:1149))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1556_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3127:3386:3648)(3271:3497:3731))
          (PORT CINY2 (1562:1562:1573)(1613:1624:1637))
          (PORT PINY2 (1580:1582:1595)(1649:1662:1675))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x101y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2384:2626:2876)(2478:2715:2958))
          (PORT IN6 (1081:1224:1370)(1109:1251:1395))
          (PORT IN7 (727:834:942)(733:835:939))
          (PORT IN8 (1076:1219:1365)(1103:1248:1395))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1557_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2913:3150:3392)(3037:3250:3472))
          (PORT CINY2 (2794:2794:2816)(2867:2889:2913))
          (PORT PINY2 (2834:2836:2860)(2947:2971:2995))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x87y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (776:871:969)(785:875:968))
          (PORT IN3 (1635:1850:2067)(1692:1900:2114))
          (PORT IN4 (1280:1455:1634)(1335:1503:1674))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1558_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2850:3094:3343)(3011:3233:3458))
          (PORT CINY2 (2634:2634:2642)(2921:2929:2961))
          (PORT PINY2 (2602:2626:2658)(2857:2889:2921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x105y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1069:1205:1343)(1112:1247:1386))
          (PORT IN6 (1611:1806:2006)(1652:1838:2031))
          (PORT IN7 (691:798:906)(687:778:871))
          (PORT IN8 (1611:1792:1976)(1635:1805:1979))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1559_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1681:1836:1993)(1750:1887:2028))
          (PORT CINY2 (5354:5354:5380)(5798:5824:5885))
          (PORT PINY2 (5336:5371:5432)(5762:5823:5884))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1560_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (374:429:486)(353:398:444))
          (PORT IN7 (825:933:1043)(803:893:985))
          (PORT IN8 (557:639:722)(537:608:679))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1560_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1869:2046:2227)(1957:2113:2273))
          (PORT CINY2 (4714:4714:4732)(5186:5204:5261))
          (PORT PINY2 (4672:4711:4768)(5102:5159:5216))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x87y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1561_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1621:1801:1985)(1658:1822:1990))
          (PORT IN4 (1562:1723:1888)(1606:1753:1907))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1561_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3060:3319:3585)(3208:3446:3689))
          (PORT CINY2 (2058:2058:2066)(2246:2254:2277))
          (PORT PINY2 (2044:2059:2082)(2218:2241:2264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x87y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1562_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2248:2508:2773)(2346:2586:2829))
          (PORT IN3 (811:916:1024)(823:915:1009))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1562_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2947:3189:3436)(3107:3329:3554))
          (PORT CINY2 (2122:2122:2130)(2321:2329:2353))
          (PORT PINY2 (2106:2122:2146)(2289:2313:2337))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x81y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1563_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1217:1382:1552)(1239:1393:1550))
          (PORT IN3 (978:1093:1210)(1004:1106:1210))
          (PORT IN4 (569:664:761)(545:619:695))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1563_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2715:2937:3163)(2833:3022:3214))
          (PORT CINY2 (1194:1194:1196)(1337:1339:1353))
          (PORT PINY2 (1174:1186:1200)(1297:1311:1325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x85y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1050:1192:1337)(1069:1209:1351))
          (PORT IN6 (587:668:750)(597:672:750))
          (PORT IN8 (753:850:949)(757:847:939))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1564_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3701:4010:4330)(3883:4167:4456))
          (PORT CINY2 (1386:1386:1392)(1493:1499:1513))
          (PORT PINY2 (1382:1390:1404)(1485:1499:1513))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x93y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1565_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1422:1597:1776)(1477:1644:1817))
          (PORT IN2 (923:1064:1207)(961:1093:1227))
          (PORT IN3 (750:859:969)(740:834:931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1565_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2875:3109:3348)(3000:3200:3404))
          (PORT CINY2 (2026:2026:2040)(2105:2119:2137))
          (PORT PINY2 (2046:2050:2068)(2145:2163:2181))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x136y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1239:1395:1554)(1250:1392:1539))
          (PORT IN2 (1850:2044:2243)(1868:2043:2223))
          (PORT IN3 (2334:2605:2881)(2378:2627:2883))
          (PORT IN4 (932:1070:1210)(942:1064:1190))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1566_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2703:2980:3260)(2849:3086:3330))
          (PORT CINY2 (9146:9146:9203)(9707:9764:9861))
          (PORT PINY2 (9180:9220:9317)(9775:9872:9969))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x131y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1120:1256:1394)(1139:1264:1393))
          (PORT IN6 (2220:2474:2734)(2312:2554:2802))
          (PORT IN7 (1270:1406:1544)(1292:1409:1528))
          (PORT IN8 (1779:1999:2223)(1816:2018:2225))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1567_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2572:2855:3141)(2695:2948:3209))
          (PORT CINY2 (8970:8970:9022)(9587:9639:9737))
          (PORT PINY2 (8982:9028:9126)(9611:9709:9807))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x132y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1568_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2185:2457:2733)(2279:2524:2775))
          (PORT IN7 (2087:2301:2519)(2210:2411:2617))
          (PORT IN8 (2125:2426:2730)(2212:2496:2787))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1568_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2601:2873:3149)(2725:2963:3207))
          (PORT CINY2 (8954:8954:9007)(9551:9604:9701))
          (PORT PINY2 (8972:9016:9113)(9587:9684:9781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x135y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1569_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1585:1805:2028)(1668:1871:2080))
          (PORT IN3 (1051:1179:1309)(1067:1188:1312))
          (PORT IN4 (2105:2350:2600)(2202:2439:2681))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1569_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2887:3189:3494)(3047:3311:3582))
          (PORT CINY2 (8970:8970:9026)(9518:9574:9669))
          (PORT PINY2 (9004:9043:9138)(9586:9681:9776))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x131y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1570_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2057:2346:2640)(2126:2386:2653))
          (PORT IN3 (2514:2833:3158)(2617:2911:3214))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1570_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2947:3246:3548)(3093:3360:3635))
          (PORT CINY2 (7946:7946:7998)(8387:8439:8521))
          (PORT PINY2 (7990:8020:8102)(8475:8557:8639))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2252:2554:2862)(2315:2602:2893))
          (PORT IN7 (1774:1983:2196)(1872:2071:2277))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1571_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2801:3108:3418)(2953:3241:3535))
          (PORT CINY2 (6378:6378:6412)(6860:6894:6965))
          (PORT PINY2 (6372:6409:6480)(6848:6919:6990))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x115y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1761:1975:2193)(1830:2036:2249))
          (PORT IN2 (2126:2370:2618)(2161:2384:2616))
          (PORT IN3 (1528:1715:1909)(1552:1723:1899))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1572_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3719:4073:4433)(3917:4238:4570))
          (PORT CINY2 (4682:4682:4718)(4838:4874:4917))
          (PORT PINY2 (4740:4747:4790)(4954:4997:5040))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x125y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2202:2422:2651)(2277:2480:2687))
          (PORT IN7 (1025:1152:1282)(1017:1124:1233))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1573_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3234:3530:3829)(3436:3720:4008))
          (PORT CINY2 (6250:6250:6296)(6503:6549:6609))
          (PORT PINY2 (6314:6328:6388)(6631:6691:6751))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1220:1373:1532)(1226:1367:1511))
          (PORT IN7 (920:1054:1190)(961:1091:1223))
          (PORT IN8 (771:879:990)(780:879:980))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1574_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2719:3017:3318)(2895:3180:3471))
          (PORT CINY2 (6570:6570:6604)(7085:7119:7193))
          (PORT PINY2 (6558:6598:6672)(7061:7135:7209))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x116y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1575_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1721:1956:2194)(1765:1972:2183))
          (PORT IN2 (374:431:489)(346:389:432))
          (PORT IN4 (1117:1255:1397)(1138:1273:1410))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1575_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2111:2322:2535)(2221:2409:2602))
          (PORT CINY2 (7034:7034:7071)(7577:7614:7693))
          (PORT PINY2 (7024:7066:7145)(7557:7636:7715))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x121y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (899:1034:1171)(921:1043:1167))
          (PORT IN6 (1534:1737:1944)(1609:1795:1986))
          (PORT IN8 (1786:2032:2284)(1873:2118:2367))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1576_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2837:3138:3445)(3018:3303:3595))
          (PORT CINY2 (7722:7722:7764)(8297:8339:8425))
          (PORT PINY2 (7718:7762:7848)(8289:8375:8461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x97y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1577_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1197:1368:1543)(1247:1403:1563))
          (PORT IN3 (2455:2745:3041)(2630:2910:3196))
          (PORT IN4 (1754:1954:2162)(1852:2049:2251))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1577_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1991:2191:2397)(2060:2249:2444))
          (PORT CINY2 (4522:4522:4540)(4961:4979:5033))
          (PORT PINY2 (4486:4522:4576)(4889:4943:4997))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (549:632:717)(574:652:732))
          (PORT IN7 (1469:1663:1861)(1504:1686:1875))
          (PORT IN8 (1024:1168:1314)(1026:1157:1292))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1578_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1991:2191:2397)(2060:2249:2444))
          (PORT CINY2 (4522:4522:4540)(4961:4979:5033))
          (PORT PINY2 (4486:4522:4576)(4889:4943:4997))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x87y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1579_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1384:1544:1707)(1421:1566:1716))
          (PORT IN2 (400:457:516)(381:430:480))
          (PORT IN4 (1356:1502:1651)(1380:1512:1649))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1579_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2454:2681:2911)(2568:2779:2994))
          (PORT CINY2 (2890:2890:2898)(3221:3229:3265))
          (PORT PINY2 (2850:2878:2914)(3141:3177:3213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x87y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1075:1204:1339)(1100:1223:1347))
          (PORT IN6 (1144:1303:1463)(1180:1317:1457))
          (PORT IN8 (1402:1571:1743)(1462:1615:1773))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1580_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3060:3319:3585)(3208:3446:3689))
          (PORT CINY2 (2058:2058:2066)(2246:2254:2277))
          (PORT PINY2 (2044:2059:2082)(2218:2241:2264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x87y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1581_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:667:750)(584:662:741))
          (PORT IN2 (1366:1556:1750)(1372:1542:1717))
          (PORT IN4 (935:1077:1222)(957:1089:1225))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1581_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2976:3247:3522)(3117:3359:3606))
          (PORT CINY2 (1738:1738:1746)(1871:1879:1897))
          (PORT PINY2 (1734:1744:1762)(1863:1881:1899))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x89y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1582_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1374:1581:1791)(1391:1577:1765))
          (PORT IN2 (1368:1525:1687)(1428:1567:1709))
          (PORT IN3 (899:1024:1152)(948:1070:1195))
          (PORT IN4 (720:829:938)(742:850:961))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1582_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2348:2539:2734)(2460:2627:2797))
          (PORT CINY2 (3050:3050:3060)(3374:3384:3421))
          (PORT PINY2 (3016:3043:3080)(3306:3343:3380))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x115y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1387:1560:1737)(1400:1564:1730))
          (PORT IN2 (946:1071:1200)(969:1079:1191))
          (PORT IN3 (594:682:770)(595:672:749))
          (PORT IN5 (584:659:734)(568:632:697))
          (PORT IN8 (1082:1217:1356)(1086:1211:1338))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1583_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2670:2922:3177)(2813:3045:3283))
          (PORT CINY2 (5770:5770:5806)(6113:6149:6209))
          (PORT PINY2 (5794:5818:5878)(6161:6221:6281))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x114y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:442:500)(356:402:449))
          (PORT IN2 (1158:1301:1448)(1178:1311:1447))
          (PORT IN3 (851:963:1078)(830:924:1021))
          (PORT IN6 (1238:1413:1591)(1263:1425:1591))
          (PORT IN8 (1653:1854:2058)(1695:1872:2055))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1584_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2577:2834:3095)(2712:2958:3211))
          (PORT CINY2 (6106:6106:6141)(6524:6559:6625))
          (PORT PINY2 (6114:6145:6211)(6540:6606:6672))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x107y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1242:1403:1570)(1244:1384:1528))
          (PORT IN2 (1272:1453:1636)(1296:1469:1645))
          (PORT IN4 (938:1063:1188)(973:1087:1204))
          (PORT IN5 (406:466:526)(392:444:497))
          (PORT IN7 (2283:2603:2931)(2418:2733:3053))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1585_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3635:3963:4299)(3855:4172:4501))
          (PORT CINY2 (3850:3850:3878)(4001:4029:4065))
          (PORT PINY2 (3890:3898:3934)(4081:4117:4153))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x95y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1023:1156:1292)(1036:1158:1284))
          (PORT IN2 (2162:2376:2593)(2227:2418:2611))
          (PORT IN3 (1257:1420:1588)(1281:1437:1596))
          (PORT IN4 (908:1043:1179)(932:1061:1195))
          (PORT IN5 (1594:1793:1996)(1601:1787:1976))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1586_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2878:3167:3464)(2992:3266:3545))
          (PORT CINY2 (2762:2762:2778)(2933:2949:2977))
          (PORT PINY2 (2770:2782:2810)(2949:2977:3005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x83y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1587_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:638:718)(554:625:698))
          (PORT IN2 (1355:1520:1691)(1379:1529:1680))
          (PORT IN3 (562:644:727)(552:623:696))
          (PORT IN4 (772:873:978)(793:896:1002))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1587_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2982:3222:3465)(3136:3357:3581))
          (PORT CINY2 (1418:1418:1422)(1565:1569:1585))
          (PORT PINY2 (1402:1414:1430)(1533:1549:1565))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x97y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1588:1761:1938)(1619:1777:1939))
          (PORT IN2 (527:604:684)(501:566:632))
          (PORT IN3 (1283:1471:1661)(1323:1493:1665))
          (PORT IN4 (1569:1768:1970)(1646:1832:2023))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1588_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3699:4019:4347)(3916:4222:4534))
          (PORT CINY2 (2474:2474:2492)(2561:2579:2601))
          (PORT PINY2 (2502:2506:2528)(2617:2639:2661))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x102y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1200:1350:1503)(1205:1342:1481))
          (PORT IN3 (721:825:931)(735:835:938))
          (PORT IN4 (723:829:937)(733:833:934))
          (PORT IN5 (2248:2537:2832)(2373:2656:2946))
          (PORT IN7 (528:610:694)(502:568:635))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1589_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2542:2724:2911)(2660:2822:2993))
          (PORT CINY2 (3162:3162:3185)(3281:3304:3333))
          (PORT PINY2 (3196:3202:3231)(3349:3378:3407))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x83y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1923:2117:2317)(1975:2149:2328))
          (PORT IN2 (1082:1229:1380)(1097:1239:1384))
          (PORT IN3 (1616:1788:1964)(1657:1809:1966))
          (PORT IN4 (1783:1991:2201)(1817:1996:2179))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1590_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2773:3015:3262)(2917:3140:3367))
          (PORT CINY2 (2250:2250:2254)(2540:2544:2573))
          (PORT PINY2 (2208:2233:2262)(2456:2485:2514))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x105y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (915:1029:1145)(931:1040:1153))
          (PORT IN3 (803:908:1015)(798:893:989))
          (PORT IN5 (938:1072:1207)(970:1095:1222))
          (PORT IN6 (1034:1169:1307)(1046:1169:1295))
          (PORT IN8 (898:1014:1131)(900:1010:1123))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1591_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1686:1842:2000)(1756:1894:2035))
          (PORT CINY2 (5290:5290:5316)(5723:5749:5809))
          (PORT PINY2 (5274:5308:5368)(5691:5751:5811))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (384:442:501)(360:404:449))
          (PORT IN6 (1211:1390:1574)(1238:1392:1549))
          (PORT IN7 (814:921:1030)(792:882:972))
          (PORT IN8 (974:1100:1230)(1000:1123:1250))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1592_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1949:2147:2350)(2024:2210:2402))
          (PORT CINY2 (4586:4586:4604)(5036:5054:5109))
          (PORT PINY2 (4548:4585:4640)(4960:5015:5070))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1632:1836:2044)(1666:1855:2051))
          (PORT IN7 (1082:1223:1366)(1124:1253:1385))
          (PORT IN8 (539:613:689)(532:599:668))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1593_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2249:2441:2638)(2359:2530:2705))
          (PORT CINY2 (3626:3626:3644)(3911:3929:3969))
          (PORT PINY2 (3618:3640:3680)(3895:3935:3975))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x88y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (798:915:1034)(803:910:1020))
          (PORT IN6 (405:464:523)(391:443:496))
          (PORT IN7 (564:653:743)(569:649:730))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1594_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2720:2969:3222)(2850:3069:3291))
          (PORT CINY2 (2682:2682:2691)(2960:2969:3001))
          (PORT PINY2 (2654:2677:2709)(2904:2936:2968))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x83y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1595_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (599:693:789)(593:676:760))
          (PORT IN2 (865:982:1103)(860:960:1062))
          (PORT IN3 (995:1112:1231)(1031:1135:1241))
          (PORT IN4 (923:1062:1205)(938:1064:1194))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1595_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3067:3330:3597)(3211:3453:3701))
          (PORT CINY2 (1546:1546:1550)(1715:1719:1737))
          (PORT PINY2 (1526:1540:1558)(1675:1693:1711))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x86y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1149:1296:1448)(1171:1314:1457))
          (PORT IN6 (573:653:734)(588:662:739))
          (PORT IN7 (567:650:735)(577:654:733))
          (PORT IN8 (716:817:920)(708:797:889))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1596_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3008:3245:3487)(3160:3368:3580))
          (PORT CINY2 (1498:1498:1505)(1607:1614:1629))
          (PORT PINY2 (1496:1504:1519)(1603:1618:1633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x93y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1597_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1331:1493:1660)(1363:1517:1673))
          (PORT IN2 (546:630:715)(561:640:721))
          (PORT IN3 (930:1064:1198)(954:1079:1208))
          (PORT IN4 (769:868:969)(763:851:940))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1597_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3522:3823:4129)(3733:4022:4318))
          (PORT CINY2 (2218:2218:2232)(2330:2344:2365))
          (PORT PINY2 (2232:2239:2260)(2358:2379:2400))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x131y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1293:1485:1680)(1352:1527:1707))
          (PORT IN2 (3104:3467:3841)(3289:3636:3992))
          (PORT IN3 (3061:3404:3755)(3129:3441:3762))
          (PORT IN5 (2536:2888:3246)(2666:3004:3350))
          (PORT IN8 (899:994:1092)(914:990:1070))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1598_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3153:3468:3788)(3375:3692:4017))
          (PORT CINY2 (8650:8650:8702)(9212:9264:9357))
          (PORT PINY2 (8672:8713:8806)(9256:9349:9442))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x127y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (917:1028:1141)(921:1017:1117))
          (PORT IN2 (2214:2506:2806)(2289:2571:2860))
          (PORT IN4 (1047:1178:1310)(1078:1197:1320))
          (PORT IN5 (2316:2602:2892)(2382:2657:2938))
          (PORT IN7 (1815:2072:2332)(1841:2068:2298))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1599_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2509:2758:3010)(2647:2874:3106))
          (PORT CINY2 (8330:8330:8378)(8906:8954:9045))
          (PORT PINY2 (8340:8383:8474)(8926:9017:9108))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x125y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1118:1259:1404)(1141:1271:1404))
          (PORT IN6 (1645:1854:2065)(1717:1921:2128))
          (PORT IN7 (1551:1722:1896)(1586:1741:1899))
          (PORT IN8 (737:832:930)(742:827:915))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1600_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2895:3205:3521)(3083:3372:3668))
          (PORT CINY2 (8170:8170:8216)(8753:8799:8889))
          (PORT PINY2 (8174:8218:8308)(8761:8851:8941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x136y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1601_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3127:3531:3942)(3229:3608:3995))
          (PORT IN2 (1045:1193:1344)(1068:1199:1334))
          (PORT IN3 (769:874:980)(794:894:996))
          (PORT IN4 (2807:3155:3513)(2931:3265:3607))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1601_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (6574:7245:7930)(6860:7460:8072))
          (PORT CINY2 (9018:9018:9075)(9557:9614:9709))
          (PORT PINY2 (9056:9094:9189)(9633:9728:9823))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x123y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1602_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1011:1158:1308)(1013:1150:1290))
          (PORT IN2 (2253:2585:2925)(2340:2674:3017))
          (PORT IN3 (3243:3614:3995)(3410:3761:4123))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1602_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2444:2667:2893)(2564:2775:2992))
          (PORT CINY2 (7178:7178:7222)(7625:7669:7745))
          (PORT PINY2 (7202:7234:7310)(7673:7749:7825))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x113y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1603_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1771:2026:2284)(1850:2096:2347))
          (PORT IN2 (4744:5234:5735)(4953:5409:5879))
          (PORT IN3 (2420:2708:3004)(2485:2752:3028))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1603_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4947:5481:6029)(5121:5621:6134))
          (PORT CINY2 (6122:6122:6156)(6560:6594:6661))
          (PORT PINY2 (6124:6157:6224)(6564:6631:6698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x112y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1680:1911:2147)(1717:1931:2148))
          (PORT IN2 (2712:3043:3382)(2880:3179:3488))
          (PORT IN3 (2047:2305:2569)(2105:2342:2589))
          (PORT IN4 (1746:1998:2255)(1802:2033:2268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1604_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2871:3115:3367)(3034:3252:3475))
          (PORT CINY2 (4282:4282:4315)(4421:4454:4493))
          (PORT PINY2 (4336:4342:4381)(4529:4568:4607))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x125y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2947:3306:3674)(3069:3414:3766))
          (PORT IN7 (992:1129:1269)(970:1083:1199))
          (PORT IN8 (349:402:456)(327:369:412))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1605_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3614:3952:4294)(3777:4095:4420))
          (PORT CINY2 (6314:6314:6360)(6578:6624:6685))
          (PORT PINY2 (6376:6391:6452)(6702:6763:6824))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x103y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1606_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1502:1692:1886)(1539:1721:1905))
          (PORT IN2 (1237:1408:1582)(1255:1416:1583))
          (PORT IN3 (769:878:990)(759:858:959))
          (PORT IN4 (956:1104:1254)(963:1100:1239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1606_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1910:2088:2271)(1994:2161:2334))
          (PORT CINY2 (5322:5322:5346)(5795:5819:5881))
          (PORT PINY2 (5294:5332:5394)(5739:5801:5863))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x116y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1908:2167:2429)(1973:2208:2447))
          (PORT IN6 (549:628:709)(542:612:682))
          (PORT IN7 (1765:1970:2179)(1806:1998:2197))
          (PORT IN8 (1303:1464:1630)(1344:1507:1673))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1607_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2111:2322:2535)(2221:2409:2602))
          (PORT CINY2 (7034:7034:7071)(7577:7614:7693))
          (PORT PINY2 (7024:7066:7145)(7557:7636:7715))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x118y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1395:1577:1764)(1442:1625:1812))
          (PORT IN2 (744:841:940)(763:850:939))
          (PORT IN3 (740:844:951)(759:859:962))
          (PORT IN4 (558:636:716)(547:620:694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1608_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2147:2358:2570)(2261:2451:2647))
          (PORT CINY2 (7322:7322:7361)(7880:7919:8001))
          (PORT PINY2 (7314:7357:7439)(7864:7946:8028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x101y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1566:1765:1969)(1594:1781:1973))
          (PORT IN6 (729:836:946)(716:808:903))
          (PORT IN7 (955:1086:1220)(977:1104:1235))
          (PORT IN8 (1075:1223:1375)(1088:1230:1374))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1609_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2075:2280:2490)(2149:2336:2530))
          (PORT CINY2 (4842:4842:4864)(5267:5289:5345))
          (PORT PINY2 (4818:4852:4908)(5219:5275:5331))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x97y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1610_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1363:1521:1681)(1436:1591:1750))
          (PORT IN2 (768:869:970)(776:870:965))
          (PORT IN3 (2386:2684:2989)(2467:2739:3021))
          (PORT IN4 (747:850:955)(768:863:960))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1610_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1927:2100:2274)(2008:2161:2319))
          (PORT CINY2 (4458:4458:4476)(4886:4904:4957))
          (PORT PINY2 (4424:4459:4512)(4818:4871:4924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x91y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1611_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (949:1100:1254)(965:1096:1230))
          (PORT IN2 (846:961:1079)(845:941:1038))
          (PORT IN3 (622:711:800)(617:699:783))
          (PORT IN4 (861:967:1076)(851:946:1044))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1611_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3098:3449:3806)(3260:3614:3978))
          (PORT CINY2 (3466:3466:3478)(3827:3839:3881))
          (PORT PINY2 (3430:3460:3502)(3755:3797:3839))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x91y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1837:2045:2261)(1890:2100:2314))
          (PORT IN6 (789:888:988)(812:905:999))
          (PORT IN7 (1386:1583:1784)(1419:1612:1807))
          (PORT IN8 (1529:1717:1907)(1582:1762:1947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1612_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2771:3009:3252)(2908:3131:3358))
          (PORT CINY2 (2634:2634:2646)(2852:2864:2893))
          (PORT PINY2 (2624:2641:2670)(2832:2861:2890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x89y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1613_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (566:645:725)(577:652:727))
          (PORT IN2 (1011:1153:1299)(989:1106:1227))
          (PORT IN3 (609:692:778)(599:674:750))
          (PORT IN4 (577:671:767)(574:653:734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1613_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2614:2836:3062)(2724:2913:3105))
          (PORT CINY2 (2090:2090:2100)(2249:2259:2281))
          (PORT PINY2 (2086:2098:2120)(2241:2263:2285))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x92y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2022:2235:2450)(2151:2344:2542))
          (PORT IN7 (1958:2186:2424)(2091:2309:2534))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1614_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2409:2629:2854)(2504:2703:2906))
          (PORT CINY2 (3450:3450:3463)(3791:3804:3845))
          (PORT PINY2 (3420:3448:3489)(3731:3772:3813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (900:1024:1151)(920:1033:1148))
          (PORT IN6 (2410:2730:3060)(2493:2796:3104))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1615_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2323:2528:2735)(2437:2611:2788))
          (PORT CINY2 (5866:5866:5904)(6191:6229:6289))
          (PORT PINY2 (5898:5920:5980)(6255:6315:6375))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x113y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1616_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1470:1666:1867)(1471:1648:1830))
          (PORT IN4 (2725:3047:3378)(2831:3129:3435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1616_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2801:3108:3418)(2953:3241:3535))
          (PORT CINY2 (6378:6378:6412)(6860:6894:6965))
          (PORT PINY2 (6372:6409:6480)(6848:6919:6990))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x116y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (5997:6687:7396)(6194:6817:7451))
          (PORT IN8 (890:1016:1144)(909:1026:1146))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1617_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3357:3658:3963)(3505:3766:4033))
          (PORT CINY2 (4794:4794:4831)(4952:4989:5033))
          (PORT PINY2 (4854:4861:4905)(5072:5116:5160))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x93y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1618_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (851:959:1070)(874:971:1069))
          (PORT IN4 (1396:1585:1778)(1461:1644:1832))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1618_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2683:2897:3115)(2785:2972:3163))
          (PORT CINY2 (2282:2282:2296)(2405:2419:2441))
          (PORT PINY2 (2294:2302:2324)(2429:2451:2473))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x82y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (749:851:954)(764:863:964))
          (PORT IN6 (353:404:456)(326:366:408))
          (PORT IN7 (1725:1946:2169)(1812:2014:2223))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1619_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2951:3194:3440)(3081:3293:3510))
          (PORT CINY2 (1178:1178:1181)(1301:1304:1317))
          (PORT PINY2 (1164:1174:1187)(1273:1286:1299))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x86y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (576:660:744)(574:655:737))
          (PORT IN7 (865:978:1094)(846:939:1033))
          (PORT IN8 (1252:1427:1606)(1291:1461:1632))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1620_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3101:3331:3564)(3258:3469:3685))
          (PORT CINY2 (1178:1178:1185)(1232:1239:1249))
          (PORT PINY2 (1186:1189:1199)(1248:1258:1268))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x117y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1621_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3750:4203:4665)(3906:4334:4771))
          (PORT IN4 (2282:2539:2802)(2373:2622:2877))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1621_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (5730:6248:6778)(5957:6430:6913))
          (PORT CINY2 (4714:4714:4752)(4841:4879:4921))
          (PORT PINY2 (4782:4786:4828)(4977:5019:5061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x85y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1397:1580:1767)(1453:1624:1799))
          (PORT IN2 (570:643:717)(586:649:713))
          (PORT IN6 (1425:1576:1730)(1463:1601:1744))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1622_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2171:2345:2523)(2262:2415:2570))
          (PORT CINY2 (2794:2794:2800)(3143:3149:3185))
          (PORT PINY2 (2746:2776:2812)(3047:3083:3119))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x105y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1623_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (755:864:975)(761:864:969))
          (PORT IN2 (1799:2017:2241)(1861:2074:2295))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1623_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1681:1836:1993)(1750:1887:2028))
          (PORT CINY2 (5354:5354:5380)(5798:5824:5885))
          (PORT PINY2 (5336:5371:5432)(5762:5823:5884))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x96y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (731:840:952)(733:824:917))
          (PORT IN3 (1224:1368:1516)(1277:1412:1547))
          (PORT IN5 (1645:1845:2050)(1664:1840:2021))
          (PORT IN6 (1687:1894:2105)(1756:1955:2161))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1624_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2134:2357:2586)(2218:2432:2652))
          (PORT CINY2 (4602:4602:4619)(5072:5089:5145))
          (PORT PINY2 (4558:4597:4653)(4984:5040:5096))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (910:1016:1122)(923:1016:1111))
          (PORT IN8 (1438:1611:1788)(1466:1622:1782))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1625_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2549:2780:3013)(2662:2858:3060))
          (PORT CINY2 (5034:5034:5068)(5285:5319:5369))
          (PORT PINY2 (5070:5086:5136)(5357:5407:5457))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (525:607:691)(525:595:667))
          (PORT IN8 (1842:2073:2307)(1885:2105:2327))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1626_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2349:2562:2781)(2449:2648:2854))
          (PORT CINY2 (3562:3562:3580)(3836:3854:3893))
          (PORT PINY2 (3556:3577:3616)(3824:3863:3902))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x81y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1328:1489:1652)(1351:1506:1665))
          (PORT IN2 (704:807:914)(702:788:876))
          (PORT IN6 (943:1070:1198)(953:1070:1192))
          (PORT IN7 (377:435:494)(354:399:446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1627_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2472:2667:2868)(2592:2762:2935))
          (PORT CINY2 (1898:1898:1900)(2162:2164:2189))
          (PORT PINY2 (1856:1879:1904)(2078:2103:2128))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x84y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1119:1275:1435)(1153:1300:1451))
          (PORT IN7 (1396:1557:1722)(1468:1621:1777))
          (PORT IN8 (1524:1714:1908)(1594:1772:1953))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1628_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2775:2991:3211)(2900:3095:3294))
          (PORT CINY2 (1402:1402:1407)(1529:1534:1549))
          (PORT PINY2 (1392:1402:1417)(1509:1524:1539))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x87y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (746:851:958)(765:869:975))
          (PORT IN5 (1098:1225:1354)(1137:1250:1367))
          (PORT IN7 (1485:1648:1814)(1555:1706:1861))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1629_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3295:3549:3807)(3470:3708:3952))
          (PORT CINY2 (1354:1354:1362)(1421:1429:1441))
          (PORT PINY2 (1362:1366:1378)(1437:1449:1461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x134y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2883:3229:3579)(2938:3250:3570))
          (PORT IN8 (1000:1142:1286)(979:1094:1213))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1630_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (5381:5986:6606)(5621:6197:6785))
          (PORT CINY2 (9114:9114:9169)(9704:9759:9857))
          (PORT PINY2 (9138:9181:9279)(9752:9850:9948))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x132y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1631_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2391:2728:3073)(2493:2820:3152))
          (PORT IN3 (2739:3073:3416)(2840:3148:3463))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1631_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2601:2873:3149)(2725:2963:3207))
          (PORT CINY2 (8954:8954:9007)(9551:9604:9701))
          (PORT PINY2 (8972:9016:9113)(9587:9684:9781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x135y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (720:826:934)(713:804:898))
          (PORT IN4 (2113:2350:2591)(2192:2411:2634))
          (PORT IN6 (713:819:927)(704:795:889))
          (PORT IN7 (1458:1645:1838)(1532:1711:1893))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1632_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (5575:6204:6849)(5833:6436:7052))
          (PORT CINY2 (9290:9290:9346)(9893:9949:10049))
          (PORT PINY2 (9314:9358:9458)(9941:10041:10141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x137y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (760:856:954)(752:834:919))
          (PORT IN2 (1421:1591:1766)(1426:1570:1716))
          (PORT IN7 (438:497:558)(415:466:517))
          (PORT IN8 (552:637:723)(532:608:684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1633_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2361:2586:2814)(2492:2684:2880))
          (PORT CINY2 (9386:9386:9444)(9971:10029:10129))
          (PORT PINY2 (9418:9460:9560)(10035:10135:10235))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x137y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1634_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1718:1947:2182)(1786:2003:2226))
          (PORT IN3 (1302:1455:1611)(1314:1454:1596))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1634_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2537:2791:3050)(2670:2883:3101))
          (PORT CINY2 (9002:9002:9060)(9521:9579:9673))
          (PORT PINY2 (9046:9082:9176)(9609:9703:9797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x131y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2324:2657:2997)(2407:2714:3025))
          (PORT IN4 (1029:1177:1325)(1032:1163:1297))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1635_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3204:3520:3841)(3363:3657:3959))
          (PORT CINY2 (8074:8074:8126)(8537:8589:8673))
          (PORT PINY2 (8114:8146:8230)(8617:8701:8785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x102y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2726:2969:3218)(2865:3080:3301))
          (PORT IN8 (1105:1237:1373)(1126:1254:1384))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1636_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4480:4903:5336)(4798:5221:5652))
          (PORT CINY2 (3290:3290:3313)(3431:3454:3485))
          (PORT PINY2 (3320:3328:3359)(3491:3522:3553))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x142y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2283:2530:2781)(2323:2541:2764))
          (PORT IN8 (3022:3382:3748)(3167:3523:3885))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1637_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3069:3305:3545)(3232:3441:3654))
          (PORT CINY2 (8218:8218:8281)(8516:8579:8657))
          (PORT PINY2 (8314:8329:8407)(8708:8786:8864))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x114y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1638_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1388:1547:1708)(1417:1551:1688))
          (PORT IN5 (604:686:770)(602:675:748))
          (PORT IN6 (1253:1429:1608)(1326:1499:1675))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1638_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2105:2311:2521)(2230:2416:2606))
          (PORT CINY2 (6874:6874:6909)(7424:7459:7537))
          (PORT PINY2 (6858:6901:6979)(7392:7470:7548))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x115y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1586:1787:1990)(1660:1853:2051))
          (PORT IN5 (1458:1647:1840)(1531:1722:1918))
          (PORT IN8 (1816:2001:2190)(1871:2041:2216))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1639_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4252:4738:5235)(4508:4980:5465))
          (PORT CINY2 (6922:6922:6958)(7463:7499:7577))
          (PORT PINY2 (6910:6952:7030)(7439:7517:7595))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1640_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3170:3585:4012)(3240:3630:4027))
          (PORT IN3 (1629:1838:2050)(1703:1908:2119))
          (PORT IN6 (398:454:511)(383:431:481))
          (PORT IN8 (563:633:706)(547:607:667))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1640_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2046:2252:2461)(2132:2311:2494))
          (PORT CINY2 (7338:7338:7376)(7916:7954:8037))
          (PORT PINY2 (7324:7369:7452)(7888:7971:8054))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x113y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1857:2062:2271)(1921:2111:2308))
          (PORT IN4 (574:652:732)(554:621:690))
          (PORT IN6 (1077:1230:1386)(1130:1278:1429))
          (PORT IN7 (967:1093:1222)(1004:1120:1237))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1641_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1929:2112:2298)(2031:2191:2354))
          (PORT CINY2 (6698:6698:6732)(7235:7269:7345))
          (PORT PINY2 (6682:6724:6800)(7203:7279:7355))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x114y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2132:2412:2697)(2171:2421:2677))
          (PORT IN6 (3049:3396:3751)(3157:3448:3745))
          (PORT IN7 (5253:5845:6452)(5438:5983:6542))
          (PORT IN8 (1646:1843:2043)(1716:1899:2089))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1642_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2460:2719:2982)(2600:2843:3091))
          (PORT CINY2 (6682:6682:6717)(7199:7234:7309))
          (PORT PINY2 (6672:6712:6787)(7179:7254:7329))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x93y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1832:2095:2364)(1860:2119:2386))
          (PORT IN2 (1060:1207:1358)(1105:1240:1378))
          (PORT IN6 (2342:2558:2779)(2496:2704:2917))
          (PORT IN7 (757:865:976)(762:859:958))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1643_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1982:2158:2339)(2065:2218:2374))
          (PORT CINY2 (4266:4266:4280)(4730:4744:4797))
          (PORT PINY2 (4216:4255:4308)(4630:4683:4736))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x108y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1081:1219:1362)(1124:1251:1383))
          (PORT IN4 (1949:2170:2397)(2029:2239:2454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1644_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (5559:6121:6697)(6008:6590:7183))
          (PORT CINY2 (4346:4346:4375)(4565:4594:4637))
          (PORT PINY2 (4376:4390:4433)(4625:4668:4711))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1166:1330:1498)(1160:1300:1446))
          (PORT IN7 (2323:2574:2829)(2381:2601:2826))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1645_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3587:3908:4234)(3764:4064:4372))
          (PORT CINY2 (4906:4906:4940)(5135:5169:5217))
          (PORT PINY2 (4946:4960:5008)(5215:5263:5311))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x91y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1257:1409:1563)(1263:1405:1548))
          (PORT IN7 (381:439:499)(360:404:450))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1646_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3098:3449:3806)(3260:3614:3978))
          (PORT CINY2 (3466:3466:3478)(3827:3839:3881))
          (PORT PINY2 (3430:3460:3502)(3755:3797:3839))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x117y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1647_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1081:1230:1382)(1119:1260:1404))
          (PORT IN2 (2243:2541:2848)(2304:2581:2862))
          (PORT IN3 (2642:2964:3293)(2704:2998:3299))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1647_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2323:2528:2735)(2437:2611:2788))
          (PORT CINY2 (5866:5866:5904)(6191:6229:6289))
          (PORT PINY2 (5898:5920:5980)(6255:6315:6375))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (933:1060:1191)(956:1077:1200))
          (PORT IN6 (714:813:914)(723:818:916))
          (PORT IN8 (2159:2405:2656)(2270:2514:2764))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1648_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2853:3157:3468)(3016:3303:3594))
          (PORT CINY2 (6570:6570:6608)(7016:7054:7125))
          (PORT PINY2 (6580:6613:6684)(7036:7107:7178))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x119y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1649_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1038:1174:1311)(1029:1143:1262))
          (PORT IN3 (5333:6055:6797)(5584:6271:6976))
          (PORT IN4 (1275:1434:1594)(1287:1428:1574))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1649_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3102:3370:3645)(3282:3527:3777))
          (PORT CINY2 (4938:4938:4978)(5069:5109:5153))
          (PORT PINY2 (5010:5014:5058)(5213:5257:5301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x95y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (864:984:1107)(874:985:1098))
          (PORT IN7 (873:981:1092)(896:995:1096))
          (PORT IN8 (727:814:904)(722:805:890))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1650_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3908:4258:4614)(4158:4502:4855))
          (PORT CINY2 (2570:2570:2586)(2708:2724:2749))
          (PORT PINY2 (2584:2593:2618)(2736:2761:2786))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x81y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (389:444:499)(363:406:451))
          (PORT IN8 (1446:1634:1828)(1508:1693:1883))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1651_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2715:2937:3163)(2833:3022:3214))
          (PORT CINY2 (1194:1194:1196)(1337:1339:1353))
          (PORT PINY2 (1174:1186:1200)(1297:1311:1325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x89y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1652_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (947:1067:1190)(970:1090:1214))
          (PORT IN4 (1118:1250:1385)(1137:1262:1391))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1652_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2910:3149:3391)(3033:3236:3444))
          (PORT CINY2 (1578:1578:1588)(1649:1659:1673))
          (PORT PINY2 (1590:1594:1608)(1673:1687:1701))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x107y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1996:2251:2511)(2077:2330:2589))
          (PORT IN3 (758:868:980)(756:856:958))
          (PORT IN4 (925:1048:1175)(947:1070:1196))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1653_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3826:4168:4518)(4004:4320:4643))
          (PORT CINY2 (3594:3594:3622)(3701:3729:3761))
          (PORT PINY2 (3642:3646:3678)(3797:3829:3861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x81y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1285:1444:1607)(1306:1456:1611))
          (PORT IN3 (2558:2892:3235)(2579:2882:3196))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1654_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2344:2549:2757)(2439:2614:2792))
          (PORT CINY2 (2218:2218:2220)(2537:2539:2569))
          (PORT PINY2 (2166:2194:2224)(2433:2463:2493))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x109y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (911:1035:1161)(936:1049:1164))
          (PORT IN6 (1954:2198:2445)(2044:2272:2507))
          (PORT IN7 (979:1103:1231)(1004:1120:1238))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1655_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1909:2086:2264)(1994:2154:2319))
          (PORT CINY2 (5738:5738:5768)(6179:6209:6273))
          (PORT PINY2 (5730:5764:5828)(6163:6227:6291))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x99y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (399:463:528)(366:416:468))
          (PORT IN4 (983:1109:1239)(993:1111:1234))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1656_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1968:2166:2370)(2057:2244:2437))
          (PORT CINY2 (4938:4938:4958)(5414:5434:5493))
          (PORT PINY2 (4900:4939:4998)(5338:5397:5456))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x95y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (976:1110:1248)(996:1119:1244))
          (PORT IN4 (1520:1683:1851)(1598:1746:1895))
          (PORT IN5 (1409:1597:1790)(1453:1629:1810))
          (PORT IN8 (1191:1338:1488)(1230:1357:1487))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1657_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2339:2588:2843)(2440:2682:2928))
          (PORT CINY2 (3722:3722:3738)(4058:4074:4117))
          (PORT PINY2 (3700:3727:3770)(4014:4057:4100))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x91y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1479:1665:1856)(1511:1679:1850))
          (PORT IN3 (2142:2385:2632)(2289:2522:2763))
          (PORT IN6 (1830:2090:2355)(1863:2100:2342))
          (PORT IN8 (1863:2142:2431)(1959:2232:2509))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1658_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2902:3173:3450)(3057:3301:3549))
          (PORT CINY2 (3210:3210:3222)(3527:3539:3577))
          (PORT PINY2 (3182:3208:3246)(3471:3509:3547))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x83y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1425:1611:1800)(1489:1672:1858))
          (PORT IN7 (2006:2224:2447)(2122:2323:2528))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1659_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2805:3047:3296)(2941:3161:3386))
          (PORT CINY2 (1994:1994:1998)(2240:2244:2269))
          (PORT PINY2 (1960:1981:2006)(2172:2197:2222))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x83y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1088:1245:1405)(1100:1248:1398))
          (PORT IN7 (771:882:994)(791:896:1004))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1660_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2965:3204:3448)(3102:3327:3557))
          (PORT CINY2 (1162:1162:1166)(1265:1269:1281))
          (PORT PINY2 (1154:1162:1174)(1249:1261:1273))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x87y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (365:425:486)(342:390:440))
          (PORT IN8 (1113:1262:1415)(1131:1271:1415))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1661_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3224:3484:3750)(3339:3568:3802))
          (PORT CINY2 (1482:1482:1490)(1571:1579:1593))
          (PORT PINY2 (1486:1492:1506)(1579:1593:1607))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x128y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (883:987:1093)(863:955:1049))
          (PORT IN7 (1580:1797:2018)(1624:1828:2035))
          (PORT IN8 (2136:2371:2612)(2187:2403:2624))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1662_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2558:2804:3053)(2652:2870:3093))
          (PORT CINY2 (8378:8378:8427)(8945:8994:9085))
          (PORT PINY2 (8392:8434:8525)(8973:9064:9155))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x131y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1663_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (837:937:1039)(833:926:1020))
          (PORT IN3 (1454:1612:1772)(1495:1640:1786))
          (PORT IN4 (2069:2354:2646)(2138:2413:2692))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1663_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3066:3379:3696)(3227:3521:3821))
          (PORT CINY2 (8906:8906:8958)(9512:9564:9661))
          (PORT PINY2 (8920:8965:9062)(9540:9637:9734))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x135y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1664_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1125:1279:1437)(1152:1301:1452))
          (PORT IN2 (1463:1640:1820)(1480:1636:1795))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1664_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2730:3004:3283)(2893:3139:3391))
          (PORT CINY2 (9034:9034:9090)(9593:9649:9745))
          (PORT PINY2 (9066:9106:9202)(9657:9753:9849))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x134y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2445:2749:3061)(2559:2858:3164))
          (PORT IN8 (2678:3023:3377)(2782:3108:3440))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1665_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3063:3389:3718)(3237:3527:3825))
          (PORT CINY2 (8794:8794:8849)(9329:9384:9477))
          (PORT PINY2 (8828:8866:8959)(9397:9490:9583))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x135y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1599:1822:2050)(1650:1863:2081))
          (PORT IN4 (1642:1854:2071)(1691:1879:2072))
          (PORT IN5 (2021:2259:2503)(2128:2354:2588))
          (PORT IN7 (2128:2419:2718)(2239:2507:2785))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1666_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (5908:6531:7168)(6204:6767:7343))
          (PORT CINY2 (8714:8714:8770)(9218:9274:9365))
          (PORT PINY2 (8756:8791:8882)(9302:9393:9484))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x124y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3099:3481:3868)(3267:3625:3988))
          (PORT IN2 (2230:2504:2786)(2274:2524:2777))
          (PORT IN3 (1473:1633:1796)(1549:1703:1859))
          (PORT IN5 (3353:3660:3973)(3521:3818:4125))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1667_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2746:3025:3309)(2905:3162:3427))
          (PORT CINY2 (7546:7546:7591)(8039:8084:8165))
          (PORT PINY2 (7564:7600:7681)(8075:8156:8237))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x101y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1041:1186:1333)(1043:1174:1309))
          (PORT IN7 (578:667:758)(566:638:712))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1668_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2744:2955:3172)(2873:3066:3268))
          (PORT CINY2 (2922:2922:2944)(3017:3039:3065))
          (PORT PINY2 (2958:2962:2988)(3089:3115:3141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x131y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1642:1843:2046)(1661:1844:2031))
          (PORT IN4 (2104:2358:2617)(2208:2445:2689))
          (PORT IN5 (1827:2029:2234)(1902:2071:2245))
          (PORT IN7 (2015:2217:2425)(2081:2261:2448))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1669_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3200:3519:3842)(3375:3657:3945))
          (PORT CINY2 (7498:7498:7550)(7862:7914:7989))
          (PORT PINY2 (7556:7579:7654)(7978:8053:8128))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x115y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1560:1775:1996)(1574:1766:1963))
          (PORT IN4 (910:1023:1137)(944:1059:1176))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1670_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2258:2491:2729)(2370:2583:2802))
          (PORT CINY2 (7114:7114:7150)(7688:7724:7805))
          (PORT PINY2 (7096:7141:7222)(7652:7733:7814))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x113y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1671_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1130:1269:1411)(1154:1285:1417))
          (PORT IN3 (752:848:948)(776:865:956))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1671_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2037:2250:2466)(2135:2316:2501))
          (PORT CINY2 (6826:6826:6860)(7385:7419:7497))
          (PORT PINY2 (6806:6850:6928)(7345:7423:7501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x121y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1672_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (748:850:954)(755:847:942))
          (PORT IN3 (717:823:932)(737:836:937))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1672_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2077:2286:2498)(2176:2355:2538))
          (PORT CINY2 (7786:7786:7828)(8372:8414:8501))
          (PORT PINY2 (7780:7825:7912)(8360:8447:8534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x101y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2332:2612:2896)(2434:2692:2956))
          (PORT IN8 (1041:1173:1310)(1047:1170:1297))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1673_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1906:2085:2270)(1985:2152:2326))
          (PORT CINY2 (4970:4970:4992)(5417:5439:5497))
          (PORT PINY2 (4942:4978:5036)(5361:5419:5477))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x97y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1674_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (785:882:981)(785:877:973))
          (PORT IN3 (2314:2570:2833)(2431:2668:2911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1674_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1949:2147:2350)(2024:2210:2402))
          (PORT CINY2 (4586:4586:4604)(5036:5054:5109))
          (PORT PINY2 (4548:4585:4640)(4960:5015:5070))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x91y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1562:1755:1951)(1648:1832:2019))
          (PORT IN6 (1263:1432:1605)(1279:1441:1605))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1675_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2364:2589:2820)(2494:2705:2920))
          (PORT CINY2 (4170:4170:4182)(4652:4664:4717))
          (PORT PINY2 (4112:4153:4206)(4536:4589:4642))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x89y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1676_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1608:1787:1971)(1703:1875:2051))
          (PORT IN2 (1269:1443:1621)(1300:1465:1633))
          (PORT IN3 (1769:1997:2229)(1794:1985:2182))
          (PORT IN7 (1530:1674:1822)(1545:1669:1796))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1676_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2529:2750:2977)(2644:2833:3025))
          (PORT CINY2 (2602:2602:2612)(2849:2859:2889))
          (PORT PINY2 (2582:2602:2632)(2809:2839:2869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x91y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2236:2554:2876)(2352:2661:2975))
          (PORT IN6 (1874:2136:2407)(1930:2180:2437))
          (PORT IN7 (5618:6207:6811)(5809:6369:6945))
          (PORT IN8 (2323:2577:2839)(2437:2676:2920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1677_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2790:3029:3271)(2937:3158:3384))
          (PORT CINY2 (2826:2826:2838)(3077:3089:3121))
          (PORT PINY2 (2810:2830:2862)(3045:3077:3109))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x91y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1678_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1649:1847:2049)(1715:1913:2113))
          (PORT IN7 (543:626:712)(523:586:651))
          (PORT IN8 (629:700:772)(631:691:753))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1678_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3157:3480:3807)(3281:3575:3876))
          (PORT CINY2 (3658:3658:3670)(4052:4064:4109))
          (PORT PINY2 (3616:3649:3694)(3968:4013:4058))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (768:874:983)(783:884:986))
          (PORT IN6 (2625:2934:3254)(2692:2994:3303))
          (PORT IN7 (3583:3979:4386)(3712:4096:4489))
          (PORT IN8 (1067:1218:1371)(1112:1255:1400))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1679_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4074:4507:4945)(4217:4598:4988))
          (PORT CINY2 (5994:5994:6032)(6341:6379:6441))
          (PORT PINY2 (6022:6046:6108)(6397:6459:6521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x116y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1680_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (744:854:966)(751:854:960))
          (PORT IN2 (1459:1662:1869)(1511:1714:1920))
          (PORT IN3 (1601:1782:1967)(1644:1810:1980))
          (PORT IN4 (1842:2065:2293)(1902:2105:2315))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1680_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2208:2416:2626)(2308:2498:2694))
          (PORT CINY2 (6458:6458:6495)(6902:6939:7009))
          (PORT PINY2 (6466:6499:6569)(6918:6988:7058))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x115y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1777:2010:2250)(1867:2094:2323))
          (PORT IN6 (1221:1379:1543)(1228:1369:1512))
          (PORT IN7 (4370:4973:5593)(4588:5161:5747))
          (PORT IN8 (2066:2321:2583)(2119:2370:2626))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1681_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4127:4479:4839)(4300:4618:4942))
          (PORT CINY2 (4490:4490:4526)(4613:4649:4689))
          (PORT PINY2 (4554:4558:4598)(4741:4781:4821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x93y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1682_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (393:455:517)(382:436:491))
          (PORT IN2 (400:459:518)(391:442:493))
          (PORT IN3 (1068:1202:1340)(1066:1187:1309))
          (PORT IN4 (396:456:516)(395:449:505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1682_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2523:2714:2908)(2623:2793:2967))
          (PORT CINY2 (2410:2410:2424)(2555:2569:2593))
          (PORT PINY2 (2418:2428:2452)(2571:2595:2619))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x81y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1683_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1362:1539:1720)(1426:1600:1776))
          (PORT IN3 (793:894:997)(806:899:993))
          (PORT IN4 (951:1062:1176)(950:1051:1157))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1683_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2557:2753:2953)(2672:2842:3015))
          (PORT CINY2 (1386:1386:1388)(1562:1564:1581))
          (PORT PINY2 (1360:1375:1392)(1510:1527:1544))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x90y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1684_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1062:1210:1361)(1107:1245:1386))
          (PORT IN6 (388:446:504)(367:413:460))
          (PORT IN8 (892:1010:1130)(896:1006:1119))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1684_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2975:3207:3442)(3123:3331:3545))
          (PORT CINY2 (1626:1626:1637)(1688:1699:1713))
          (PORT PINY2 (1642:1645:1659)(1720:1734:1748))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x111y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1685_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1779:2012:2250)(1870:2095:2323))
          (PORT IN2 (1628:1846:2067)(1612:1791:1975))
          (PORT IN3 (1751:1979:2213)(1792:2003:2220))
          (PORT IN4 (1533:1719:1908)(1554:1724:1898))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1685_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4328:4727:5132)(4537:4910:5288))
          (PORT CINY2 (4170:4170:4202)(4307:4339:4377))
          (PORT PINY2 (4222:4228:4266)(4411:4449:4487))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x91y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1686_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1298:1455:1617)(1323:1471:1625))
          (PORT IN3 (1852:2100:2354)(1898:2130:2370))
          (PORT IN4 (1855:2115:2380)(1933:2183:2441))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1686_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3157:3480:3807)(3281:3575:3876))
          (PORT CINY2 (3658:3658:3670)(4052:4064:4109))
          (PORT PINY2 (3616:3649:3694)(3968:4013:4058))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x107y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (382:446:512)(361:408:456))
          (PORT IN6 (1126:1256:1388)(1138:1258:1380))
          (PORT IN7 (395:458:522)(373:420:469))
          (PORT IN8 (549:627:707)(542:613:685))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1687_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2339:2589:2844)(2453:2682:2918))
          (PORT CINY2 (5514:5514:5542)(5951:5979:6041))
          (PORT PINY2 (5502:5536:5598)(5927:5989:6051))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x98y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1448:1622:1801)(1466:1619:1776))
          (PORT IN7 (749:855:964)(765:867:970))
          (PORT IN8 (854:984:1116)(881:1000:1121))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1688_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2101:2296:2493)(2203:2382:2567))
          (PORT CINY2 (4634:4634:4653)(5075:5094:5149))
          (PORT PINY2 (4600:4636:4691)(5007:5062:5117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x97y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1689_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2408:2698:2997)(2507:2767:3036))
          (PORT IN4 (910:1023:1141)(904:1016:1130))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1689_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2249:2441:2638)(2359:2530:2705))
          (PORT CINY2 (3626:3626:3644)(3911:3929:3969))
          (PORT PINY2 (3618:3640:3680)(3895:3935:3975))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x93y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1690_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (742:831:924)(729:812:896))
          (PORT IN7 (1043:1176:1312)(1025:1139:1256))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1690_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2329:2523:2721)(2439:2607:2779))
          (PORT CINY2 (3498:3498:3512)(3830:3844:3885))
          (PORT PINY2 (3472:3499:3540)(3778:3819:3860))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x84y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1691_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1170:1346:1525)(1186:1345:1506))
          (PORT IN3 (537:622:708)(516:583:652))
          (PORT IN4 (867:977:1089)(840:926:1015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1691_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2690:2904:3122)(2820:3015:3214))
          (PORT CINY2 (1914:1914:1919)(2129:2134:2157))
          (PORT PINY2 (1888:1906:1929)(2077:2100:2123))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x85y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1692_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1238:1414:1594)(1272:1442:1616))
          (PORT IN7 (738:848:960)(736:833:931))
          (PORT IN8 (1268:1433:1600)(1312:1473:1637))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1692_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2753:2969:3189)(2867:3054:3244))
          (PORT CINY2 (1450:1450:1456)(1568:1574:1589))
          (PORT PINY2 (1444:1453:1468)(1556:1571:1586))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x91y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1693_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (925:1035:1146)(920:1016:1115))
          (PORT IN3 (1599:1828:2061)(1647:1865:2089))
          (PORT IN4 (1098:1234:1372)(1121:1252:1387))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1693_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3060:3325:3594)(3192:3434:3682))
          (PORT CINY2 (1930:1930:1942)(2027:2039:2057))
          (PORT PINY2 (1942:1948:1966)(2051:2069:2087))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x130y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1694_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1911:2133:2362)(1952:2158:2368))
          (PORT IN6 (1779:1972:2172)(1849:2032:2222))
          (PORT IN7 (2390:2680:2972)(2446:2710:2980))
          (PORT IN8 (1067:1185:1307)(1099:1202:1309))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1694_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2968:3259:3554)(3171:3460:3757))
          (PORT CINY2 (8474:8474:8525)(9023:9074:9165))
          (PORT PINY2 (8496:8536:8627)(9067:9158:9249))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x131y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1695_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1267:1409:1552)(1307:1444:1583))
          (PORT IN2 (889:1015:1145)(901:1024:1147))
          (PORT IN3 (1290:1461:1636)(1354:1515:1681))
          (PORT IN4 (1339:1521:1707)(1391:1559:1730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1695_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2782:3078:3380)(2921:3185:3457))
          (PORT CINY2 (8714:8714:8766)(9287:9339:9433))
          (PORT PINY2 (8734:8776:8870)(9327:9421:9515))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x133y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (860:983:1110)(860:972:1088))
          (PORT IN6 (857:991:1130)(876:999:1124))
          (PORT IN7 (716:822:930)(722:821:923))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1696_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2307:2535:2766)(2428:2621:2820))
          (PORT CINY2 (9002:9002:9056)(9590:9644:9741))
          (PORT PINY2 (9024:9067:9164)(9634:9731:9828))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x134y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2146:2400:2660)(2201:2434:2677))
          (PORT IN7 (1676:1895:2121)(1747:1961:2180))
          (PORT IN8 (2460:2728:3002)(2520:2769:3023))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1697_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2930:3230:3535)(3112:3387:3668))
          (PORT CINY2 (8858:8858:8913)(9404:9459:9553))
          (PORT PINY2 (8890:8929:9023)(9468:9562:9656))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x127y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1698_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2193:2462:2737)(2267:2518:2774))
          (PORT IN3 (1912:2183:2461)(1964:2212:2463))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1698_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2496:2721:2950)(2625:2833:3047))
          (PORT CINY2 (7690:7690:7738)(8156:8204:8285))
          (PORT PINY2 (7720:7753:7834)(8216:8297:8378))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1509:1707:1908)(1538:1719:1904))
          (PORT IN8 (2089:2360:2636)(2202:2458:2721))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1699_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2879:3191:3508)(3049:3340:3637))
          (PORT CINY2 (6506:6506:6544)(6941:6979:7049))
          (PORT PINY2 (6518:6550:6620)(6965:7035:7105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x103y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2004:2280:2562)(2038:2286:2540))
          (PORT IN7 (798:905:1015)(819:923:1030))
          (PORT IN8 (852:956:1062)(828:916:1005))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1700_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4670:5117:5575)(5007:5458:5918))
          (PORT CINY2 (3466:3466:3490)(3620:3644:3677))
          (PORT PINY2 (3496:3505:3538)(3680:3713:3746))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x135y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1701_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2491:2759:3033)(2612:2873:3138))
          (PORT IN3 (2601:2899:3207)(2761:3048:3339))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1701_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3350:3666:3988)(3528:3807:4091))
          (PORT CINY2 (7178:7178:7234)(7418:7474:7541))
          (PORT PINY2 (7268:7279:7346)(7598:7665:7732))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x115y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1136:1264:1395)(1145:1258:1375))
          (PORT IN7 (2302:2546:2795)(2409:2632:2859))
          (PORT IN8 (744:865:989)(757:867:978))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1702_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2336:2569:2808)(2484:2702:2925))
          (PORT CINY2 (6794:6794:6830)(7313:7349:7425))
          (PORT PINY2 (6786:6826:6902)(7297:7373:7449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x118y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (599:679:760)(609:686:765))
          (PORT IN6 (726:833:944)(745:849:955))
          (PORT IN7 (1085:1234:1388)(1130:1271:1416))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1703_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2147:2358:2570)(2261:2451:2647))
          (PORT CINY2 (7322:7322:7361)(7880:7919:8001))
          (PORT PINY2 (7314:7357:7439)(7864:7946:8028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x120y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (395:452:509)(366:411:457))
          (PORT IN7 (1180:1349:1522)(1180:1332:1486))
          (PORT IN8 (386:440:495)(355:398:443))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1704_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2112:2322:2535)(2225:2415:2610))
          (PORT CINY2 (7674:7674:7715)(8258:8299:8385))
          (PORT PINY2 (7666:7711:7797)(8242:8328:8414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x98y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1705_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1462:1654:1850)(1516:1683:1852))
          (PORT IN3 (1603:1780:1963)(1640:1805:1976))
          (PORT IN4 (1107:1239:1374)(1125:1251:1382))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1705_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2101:2296:2493)(2203:2382:2567))
          (PORT CINY2 (4634:4634:4653)(5075:5094:5149))
          (PORT PINY2 (4600:4636:4691)(5007:5062:5117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (775:879:986)(777:874:974))
          (PORT IN6 (1683:1898:2118)(1734:1941:2155))
          (PORT IN7 (2175:2446:2722)(2248:2494:2747))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1706_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1927:2100:2274)(2008:2161:2319))
          (PORT CINY2 (4458:4458:4476)(4886:4904:4957))
          (PORT PINY2 (4424:4459:4512)(4818:4871:4924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x89y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1073:1221:1371)(1114:1255:1400))
          (PORT IN2 (1034:1174:1317)(1011:1128:1248))
          (PORT IN3 (948:1056:1168)(948:1046:1147))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1707_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2234:2440:2648)(2314:2490:2670))
          (PORT CINY2 (3370:3370:3380)(3749:3759:3801))
          (PORT PINY2 (3326:3358:3400)(3661:3703:3745))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x89y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1708_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1316:1468:1626)(1355:1502:1652))
          (PORT IN8 (922:1043:1166)(948:1067:1189))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1708_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2614:2836:3062)(2724:2913:3105))
          (PORT CINY2 (2090:2090:2100)(2249:2259:2281))
          (PORT PINY2 (2086:2098:2120)(2241:2263:2285))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x87y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1709_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2270:2524:2783)(2391:2632:2877))
          (PORT IN2 (1219:1383:1550)(1232:1377:1526))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1709_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2968:3207:3451)(3120:3343:3571))
          (PORT CINY2 (1930:1930:1938)(2096:2104:2125))
          (PORT PINY2 (1920:1933:1954)(2076:2097:2118))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x91y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1710_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2131:2374:2620)(2237:2473:2715))
          (PORT IN2 (1631:1812:2000)(1661:1833:2008))
          (PORT IN3 (772:873:975)(789:877:967))
          (PORT IN4 (1470:1630:1795)(1551:1701:1856))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1710_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2681:2923:3170)(2818:3041:3268))
          (PORT CINY2 (3146:3146:3158)(3452:3464:3501))
          (PORT PINY2 (3120:3145:3182)(3400:3437:3474))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x115y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1729:1948:2173)(1753:1959:2169))
          (PORT IN3 (2005:2259:2519)(2059:2294:2534))
          (PORT IN4 (1102:1241:1381)(1121:1253:1389))
          (PORT IN5 (540:629:720)(517:587:657))
          (PORT IN6 (1293:1463:1637)(1333:1502:1675))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1711_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2849:3128:3413)(3016:3266:3521))
          (PORT CINY2 (5898:5898:5934)(6263:6299:6361))
          (PORT PINY2 (5918:5944:6006)(6303:6365:6427))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x115y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1712_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (929:1064:1202)(953:1083:1217))
          (PORT IN2 (1282:1462:1646)(1317:1494:1673))
          (PORT IN3 (1813:2022:2236)(1878:2073:2272))
          (PORT IN4 (1652:1852:2056)(1695:1872:2055))
          (PORT IN5 (971:1094:1220)(1004:1125:1248))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1712_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2385:2617:2852)(2505:2723:2947))
          (PORT CINY2 (6282:6282:6318)(6713:6749:6817))
          (PORT PINY2 (6290:6322:6390)(6729:6797:6865))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x110y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (903:1025:1149)(910:1015:1124))
          (PORT IN2 (1068:1199:1333)(1051:1158:1268))
          (PORT IN3 (4110:4549:5001)(4252:4651:5062))
          (PORT IN4 (1416:1590:1769)(1441:1604:1773))
          (PORT IN6 (754:850:948)(740:824:911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1713_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3026:3302:3581)(3185:3443:3706))
          (PORT CINY2 (4186:4186:4217)(4343:4374:4413))
          (PORT PINY2 (4232:4240:4279)(4435:4474:4513))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x96y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (725:835:948)(738:838:940))
          (PORT IN3 (806:911:1018)(818:911:1005))
          (PORT IN4 (1252:1407:1566)(1307:1465:1626))
          (PORT IN6 (2048:2294:2544)(2120:2336:2555))
          (PORT IN7 (1507:1697:1890)(1549:1733:1920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1714_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2678:2940:3210)(2782:3029:3281))
          (PORT CINY2 (3002:3002:3019)(3197:3214:3245))
          (PORT PINY2 (3008:3022:3053)(3209:3240:3271))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x85y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1830:2028:2231)(1884:2064:2248))
          (PORT IN6 (569:651:735)(573:653:736))
          (PORT IN7 (1230:1383:1541)(1247:1391:1537))
          (PORT IN8 (1503:1665:1833)(1510:1660:1816))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1715_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2690:2902:3118)(2804:2991:3182))
          (PORT CINY2 (1898:1898:1904)(2093:2099:2121))
          (PORT PINY2 (1878:1894:1916)(2053:2075:2097))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x91y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (947:1067:1190)(981:1101:1224))
          (PORT IN6 (1063:1201:1341)(1072:1195:1319))
          (PORT IN7 (857:964:1075)(838:928:1019))
          (PORT IN8 (1273:1427:1585)(1315:1466:1620))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1716_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3060:3325:3594)(3192:3434:3682))
          (PORT CINY2 (1930:1930:1942)(2027:2039:2057))
          (PORT PINY2 (1942:1948:1966)(2051:2069:2087))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x99y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:849:958)(748:847:947))
          (PORT IN4 (1093:1242:1392)(1134:1273:1415))
          (PORT IN5 (2417:2708:3004)(2514:2786:3066))
          (PORT IN6 (1455:1630:1809)(1454:1609:1768))
          (PORT IN7 (1065:1190:1318)(1052:1160:1269))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1717_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3920:4266:4618)(4180:4523:4874))
          (PORT CINY2 (2954:2954:2974)(3089:3109:3137))
          (PORT PINY2 (2978:2986:3014)(3137:3165:3193))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x91y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1718_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1584:1769:1961)(1599:1766:1936))
          (PORT IN2 (1357:1547:1738)(1438:1616:1800))
          (PORT IN3 (1598:1816:2039)(1710:1927:2146))
          (PORT IN4 (1761:1966:2178)(1770:1954:2144))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1718_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2570:2818:3070)(2694:2918:3149))
          (PORT CINY2 (3786:3786:3798)(4202:4214:4261))
          (PORT PINY2 (3740:3775:3822)(4110:4157:4204))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x105y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (948:1068:1192)(975:1090:1207))
          (PORT IN2 (2117:2385:2661)(2163:2407:2656))
          (PORT IN3 (926:1058:1192)(956:1079:1204))
          (PORT IN4 (580:655:730)(577:638:700))
          (PORT IN6 (1349:1506:1665)(1393:1541:1692))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1719_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2177:2395:2619)(2306:2521:2743))
          (PORT CINY2 (5482:5482:5508)(5948:5974:6037))
          (PORT PINY2 (5460:5497:5560)(5904:5967:6030))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x105y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2344:2625:2914)(2405:2656:2916))
          (PORT IN6 (738:852:967)(744:845:946))
          (PORT IN7 (2726:3008:3296)(2786:3042:3306))
          (PORT IN8 (1216:1359:1503)(1255:1381:1510))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1720_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2236:2454:2679)(2374:2587:2809))
          (PORT CINY2 (5738:5738:5764)(6248:6274:6341))
          (PORT PINY2 (5708:5749:5816)(6188:6255:6322))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x103y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1371:1549:1732)(1436:1601:1771))
          (PORT IN7 (1037:1171:1307)(1021:1136:1255))
          (PORT IN8 (1040:1188:1340)(1094:1237:1381))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1721_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2329:2523:2722)(2438:2618:2805))
          (PORT CINY2 (4298:4298:4322)(4595:4619:4665))
          (PORT PINY2 (4302:4324:4370)(4603:4649:4695))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x91y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1267:1432:1602)(1293:1447:1607))
          (PORT IN2 (902:1016:1133)(877:972:1069))
          (PORT IN3 (1467:1637:1809)(1503:1665:1833))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1722_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2862:3126:3397)(2994:3233:3478))
          (PORT CINY2 (2698:2698:2710)(2927:2939:2969))
          (PORT PINY2 (2686:2704:2734)(2903:2933:2963))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x85y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1723_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1829:2033:2241)(1916:2115:2318))
          (PORT IN2 (1005:1143:1284)(987:1101:1217))
          (PORT IN3 (976:1093:1211)(999:1102:1208))
          (PORT IN4 (581:674:769)(562:632:702))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1723_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2690:2902:3118)(2804:2991:3182))
          (PORT CINY2 (1898:1898:1904)(2093:2099:2121))
          (PORT PINY2 (1878:1894:1916)(2053:2075:2097))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x86y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1227:1416:1607)(1257:1419:1584))
          (PORT IN2 (569:648:729)(569:640:713))
          (PORT IN3 (918:1053:1189)(943:1064:1189))
          (PORT IN4 (763:861:959)(764:860:959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1724_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3008:3245:3487)(3160:3368:3580))
          (PORT CINY2 (1498:1498:1505)(1607:1614:1629))
          (PORT PINY2 (1496:1504:1519)(1603:1618:1633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x92y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1725_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1318:1479:1641)(1359:1512:1668))
          (PORT IN6 (1287:1451:1618)(1310:1461:1616))
          (PORT IN7 (2005:2284:2569)(2098:2373:2655))
          (PORT IN8 (1081:1228:1379)(1110:1247:1386))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1725_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2876:3116:3360)(2995:3210:3430))
          (PORT CINY2 (2106:2106:2119)(2216:2229:2249))
          (PORT PINY2 (2118:2125:2145)(2240:2260:2280))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x127y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (896:1034:1172)(952:1086:1223))
          (PORT IN2 (1698:1896:2097)(1755:1950:2149))
          (PORT IN3 (1388:1584:1784)(1419:1606:1798))
          (PORT IN4 (1614:1805:1999)(1680:1869:2062))
          (PORT IN6 (2848:3211:3584)(2920:3250:3587))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1726_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2552:2800:3052)(2688:2915:3148))
          (PORT CINY2 (8266:8266:8314)(8831:8879:8969))
          (PORT PINY2 (8278:8320:8410)(8855:8945:9035))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x123y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1405:1567:1734)(1438:1586:1735))
          (PORT IN3 (999:1129:1262)(1001:1117:1236))
          (PORT IN4 (556:631:708)(543:607:672))
          (PORT IN6 (1480:1660:1845)(1549:1726:1908))
          (PORT IN7 (1590:1809:2032)(1624:1837:2055))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1727_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2432:2687:2946)(2578:2810:3046))
          (PORT CINY2 (8138:8138:8182)(8750:8794:8885))
          (PORT PINY2 (8132:8179:8270)(8738:8829:8920))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x128y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1974:2228:2488)(2041:2294:2553))
          (PORT IN2 (554:637:722)(548:623:699))
          (PORT IN3 (754:859:968)(769:868:970))
          (PORT IN4 (724:837:951)(715:807:900))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1728_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2380:2594:2810)(2467:2658:2852))
          (PORT CINY2 (8250:8250:8299)(8795:8844:8933))
          (PORT PINY2 (8268:8308:8397)(8831:8920:9009))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x124y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1729_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1770:2025:2283)(1847:2103:2361))
          (PORT IN2 (2534:2812:3099)(2591:2848:3109))
          (PORT IN3 (1750:1955:2166)(1853:2049:2249))
          (PORT IN4 (1468:1645:1825)(1488:1654:1826))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1729_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2593:2847:3104)(2753:2995:3242))
          (PORT CINY2 (7610:7610:7655)(8114:8159:8241))
          (PORT PINY2 (7626:7663:7745)(8146:8228:8310))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x120y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (610:700:792)(601:682:766))
          (PORT IN6 (2354:2643:2941)(2460:2743:3031))
          (PORT IN7 (1048:1172:1301)(1063:1182:1305))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1730_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2243:2451:2661)(2356:2544:2737))
          (PORT CINY2 (6970:6970:7011)(7433:7474:7549))
          (PORT PINY2 (6984:7018:7093)(7461:7536:7611))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x112y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3420:3833:4251)(3556:3944:4341))
          (PORT IN7 (1572:1780:1990)(1595:1780:1968))
          (PORT IN8 (2008:2231:2460)(2083:2300:2524))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1731_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2214:2425:2640)(2326:2516:2711))
          (PORT CINY2 (5818:5818:5851)(6221:6254:6317))
          (PORT PINY2 (5824:5854:5917)(6233:6296:6359))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (586:672:759)(581:653:726))
          (PORT IN6 (946:1054:1165)(968:1072:1178))
          (PORT IN7 (1280:1424:1571)(1305:1440:1577))
          (PORT IN8 (1035:1178:1324)(1008:1123:1241))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1732_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4400:4820:5249)(4697:5106:5527))
          (PORT CINY2 (2794:2794:2812)(2936:2954:2981))
          (PORT PINY2 (2812:2821:2848)(2972:2999:3026))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x117y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1733_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1821:2012:2206)(1927:2113:2303))
          (PORT IN3 (546:627:708)(542:612:684))
          (PORT IN4 (1503:1692:1887)(1565:1746:1932))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1733_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2495:2697:2900)(2603:2780:2962))
          (PORT CINY2 (5098:5098:5136)(5291:5329:5377))
          (PORT PINY2 (5154:5164:5212)(5403:5451:5499))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x103y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1734_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1037:1182:1330)(1064:1204:1347))
          (PORT IN6 (800:898:996)(811:901:995))
          (PORT IN7 (1777:1998:2224)(1867:2070:2277))
          (PORT IN8 (1408:1576:1746)(1468:1626:1789))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1734_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1910:2088:2271)(1994:2161:2334))
          (PORT CINY2 (5322:5322:5346)(5795:5819:5881))
          (PORT PINY2 (5294:5332:5394)(5739:5801:5863))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x107y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1956:2179:2408)(2050:2264:2481))
          (PORT IN6 (3052:3389:3730)(3255:3578:3907))
          (PORT IN7 (1640:1839:2040)(1732:1927:2124))
          (PORT IN8 (386:446:508)(356:404:453))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1735_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1978:2186:2398)(2051:2241:2433))
          (PORT CINY2 (5770:5770:5798)(6251:6279:6345))
          (PORT PINY2 (5750:5788:5854)(6211:6277:6343))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1736_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1050:1192:1337)(1069:1209:1351))
          (PORT IN6 (756:853:952)(765:851:939))
          (PORT IN7 (1436:1621:1812)(1475:1649:1826))
          (PORT IN8 (772:887:1006)(786:893:1000))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1736_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2111:2320:2531)(2205:2385:2570))
          (PORT CINY2 (7018:7018:7056)(7541:7579:7657))
          (PORT PINY2 (7014:7054:7132)(7533:7611:7689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x99y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1737_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1854:2054:2258)(1949:2136:2324))
          (PORT IN2 (886:1006:1127)(917:1030:1144))
          (PORT IN3 (1030:1162:1296)(1040:1157:1278))
          (PORT IN4 (584:666:749)(591:664:739))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1737_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2796:3101:3411)(2955:3260:3571))
          (PORT CINY2 (4234:4234:4254)(4589:4609:4657))
          (PORT PINY2 (4218:4246:4294)(4557:4605:4653))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x101y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (786:898:1012)(780:879:979))
          (PORT IN6 (3298:3636:3980)(3498:3816:4141))
          (PORT IN7 (4085:4532:4993)(4228:4641:5067))
          (PORT IN8 (1207:1377:1550)(1258:1426:1598))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1738_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1884:2059:2240)(1969:2132:2303))
          (PORT CINY2 (5034:5034:5056)(5492:5514:5573))
          (PORT PINY2 (5004:5041:5100)(5432:5491:5550))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x94y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1850:2074:2301)(1886:2090:2301))
          (PORT IN6 (368:424:481)(368:417:466))
          (PORT IN7 (1621:1841:2068)(1626:1823:2027))
          (PORT IN8 (725:820:917)(731:815:901))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1739_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3132:3450:3775)(3317:3621:3933))
          (PORT CINY2 (4314:4314:4329)(4769:4784:4837))
          (PORT PINY2 (4268:4306:4359)(4677:4730:4783))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x87y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1740_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1280:1433:1589)(1339:1485:1633))
          (PORT IN2 (390:450:510)(386:438:492))
          (PORT IN4 (1116:1266:1419)(1130:1273:1419))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1740_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3005:3245:3489)(3152:3376:3606))
          (PORT CINY2 (1866:1866:1874)(2021:2029:2049))
          (PORT PINY2 (1858:1870:1890)(2005:2025:2045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x91y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3220:3602:3992)(3401:3767:4139))
          (PORT IN2 (725:845:967)(708:798:889))
          (PORT IN4 (1965:2181:2400)(2047:2261:2482))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1741_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2771:3009:3252)(2908:3131:3358))
          (PORT CINY2 (2634:2634:2646)(2852:2864:2893))
          (PORT PINY2 (2624:2641:2670)(2832:2861:2890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x141y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (729:835:945)(738:835:934))
          (PORT IN6 (1286:1465:1648)(1346:1508:1675))
          (PORT IN7 (1395:1596:1802)(1425:1609:1799))
          (PORT IN8 (921:1043:1168)(940:1056:1176))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x145y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1743_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2011:2235:2462)(2111:2333:2562))
          (PORT IN3 (730:837:947)(729:824:920))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x145y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1744_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (398:454:511)(374:419:464))
          (PORT IN2 (1391:1567:1748)(1425:1599:1778))
          (PORT IN3 (1294:1461:1632)(1312:1473:1638))
          (PORT IN4 (866:981:1098)(857:957:1062))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x145y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1602:1804:2011)(1700:1901:2106))
          (PORT IN3 (895:1035:1177)(876:992:1111))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x148y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (946:1086:1226)(994:1134:1277))
          (PORT IN8 (1055:1179:1305)(1094:1209:1327))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x152y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (919:1049:1182)(923:1044:1168))
          (PORT IN2 (807:911:1016)(814:910:1009))
          (PORT IN4 (1278:1428:1582)(1266:1395:1527))
          (PORT IN5 (938:1063:1191)(939:1059:1182))
          (PORT IN6 (1217:1369:1524)(1253:1397:1545))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR////    Pos: x141y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:853:952)(761:848:937))
          (PORT IN2 (1030:1153:1278)(1036:1140:1245))
          (PORT IN3 (527:608:690)(502:566:631))
          (PORT IN4 (934:1047:1163)(944:1049:1157))
          (PORT IN5 (2071:2295:2526)(2165:2386:2611))
          (PORT IN7 (748:835:924)(758:832:907))
          (PORT IN8 (1054:1201:1351)(1077:1218:1362))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x138y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1534:1734:1937)(1552:1742:1934))
          (PORT IN3 (1072:1208:1347)(1089:1215:1343))
          (PORT IN4 (892:996:1102)(904:1003:1104))
          (PORT IN5 (371:424:479)(359:406:454))
          (PORT IN6 (1060:1213:1368)(1097:1233:1371))
          (PORT IN7 (789:886:985)(794:883:974))
          (PORT IN8 (1092:1245:1401)(1136:1271:1411))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x132y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (539:622:707)(509:576:644))
          (PORT IN2 (2068:2313:2563)(2146:2388:2638))
          (PORT IN4 (559:645:733)(569:650:734))
          (PORT IN5 (1730:1951:2176)(1786:2011:2242))
          (PORT IN8 (2629:2926:3229)(2764:3062:3369))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x131y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2027:2279:2537)(2120:2367:2619))
          (PORT IN3 (1137:1288:1442)(1202:1347:1497))
          (PORT IN4 (1234:1406:1580)(1261:1419:1582))
          (PORT IN6 (1099:1251:1404)(1142:1284:1428))
          (PORT IN8 (1465:1645:1830)(1490:1664:1841))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x138y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (962:1085:1209)(955:1065:1180))
          (PORT IN2 (873:969:1068)(893:984:1076))
          (PORT IN5 (373:433:495)(344:393:443))
          (PORT IN6 (1541:1734:1929)(1620:1815:2012))
          (PORT IN7 (3903:4344:4796)(3994:4389:4795))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x145y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (898:1034:1173)(928:1057:1188))
          (PORT IN6 (1755:1968:2186)(1866:2080:2300))
          (PORT IN7 (538:621:706)(517:583:650))
          (PORT IN8 (720:823:928)(728:821:915))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x148y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1760_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1113:1238:1364)(1106:1214:1325))
          (PORT IN2 (1197:1330:1467)(1203:1327:1456))
          (PORT IN3 (549:633:717)(559:640:723))
          (PORT IN4 (568:647:727)(575:649:726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x145y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1761_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1328:1517:1708)(1403:1574:1747))
          (PORT IN2 (1946:2161:2382)(2023:2223:2429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x147y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1762_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (571:655:740)(577:659:741))
          (PORT IN3 (409:471:534)(388:440:493))
          (PORT IN4 (897:1021:1148)(921:1033:1147))
          (PORT IN6 (635:714:793)(639:703:770))
          (PORT IN7 (904:1012:1122)(900:995:1092))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x142y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1701:1911:2125)(1778:1992:2208))
          (PORT IN2 (1268:1424:1583)(1292:1438:1586))
          (PORT IN3 (1272:1447:1625)(1322:1494:1668))
          (PORT IN4 (1523:1727:1933)(1579:1766:1958))
          (PORT IN5 (917:1054:1193)(900:1011:1126))
          (PORT IN6 (933:1051:1171)(929:1042:1156))
          (PORT IN7 (1595:1794:1996)(1619:1805:1995))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x138y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1616:1822:2033)(1699:1903:2109))
          (PORT IN2 (1413:1605:1800)(1443:1617:1793))
          (PORT IN3 (875:1001:1129)(908:1021:1135))
          (PORT IN5 (747:865:984)(729:826:925))
          (PORT IN6 (1263:1434:1606)(1336:1498:1663))
          (PORT IN7 (1012:1143:1277)(998:1114:1233))
          (PORT IN8 (776:867:959)(774:849:926))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x132y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2073:2297:2526)(2119:2334:2552))
          (PORT IN3 (831:935:1041)(844:942:1043))
          (PORT IN4 (546:637:729)(529:605:682))
          (PORT IN5 (2054:2321:2594)(2121:2390:2666))
          (PORT IN7 (426:490:555)(412:467:523))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x130y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (620:713:808)(606:686:767))
          (PORT IN3 (1178:1329:1484)(1217:1368:1523))
          (PORT IN4 (1002:1158:1316)(1013:1152:1293))
          (PORT IN6 (531:610:691)(518:588:659))
          (PORT IN8 (3554:3959:4375)(3702:4081:4470))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x135y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1772_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (566:653:740)(582:665:750))
          (PORT IN2 (811:929:1050)(801:899:999))
          (PORT IN3 (2138:2397:2662)(2177:2415:2657))
          (PORT IN4 (949:1073:1198)(961:1079:1199))
          (PORT IN7 (1244:1404:1569)(1282:1431:1582))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x148y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1774_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1548:1745:1945)(1596:1780:1967))
          (PORT IN6 (701:797:894)(715:808:903))
          (PORT IN7 (1369:1555:1746)(1391:1560:1734))
          (PORT IN8 (1212:1363:1518)(1229:1377:1528))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x148y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1216:1391:1570)(1239:1401:1566))
          (PORT IN2 (935:1062:1191)(959:1081:1207))
          (PORT IN3 (552:636:720)(544:613:684))
          (PORT IN4 (1258:1428:1601)(1332:1500:1671))
          (PORT IN6 (1491:1663:1838)(1516:1675:1839))
          (PORT IN7 (2496:2786:3083)(2590:2862:3139))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x153y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (712:817:925)(721:819:918))
          (PORT IN4 (1435:1606:1782)(1449:1602:1759))
          (PORT IN5 (1096:1242:1392)(1125:1269:1418))
          (PORT IN7 (1240:1399:1561)(1261:1405:1550))
          (PORT IN8 (1238:1408:1582)(1289:1450:1616))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x145y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1058:1192:1328)(1059:1179:1302))
          (PORT IN2 (1762:1975:2196)(1879:2094:2315))
          (PORT IN3 (1305:1443:1582)(1332:1457:1584))
          (PORT IN4 (1099:1242:1388)(1105:1242:1382))
          (PORT IN5 (1727:1932:2141)(1766:1947:2132))
          (PORT IN6 (1242:1393:1546)(1268:1405:1545))
          (PORT IN7 (2794:3073:3360)(2909:3171:3437))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x141y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (858:967:1080)(839:927:1017))
          (PORT IN3 (2678:2985:3300)(2681:2950:3223))
          (PORT IN4 (848:956:1068)(857:946:1038))
          (PORT IN5 (546:624:703)(533:601:671))
          (PORT IN6 (1310:1466:1625)(1307:1438:1573))
          (PORT IN7 (743:856:969)(723:814:908))
          (PORT IN8 (879:1017:1158)(906:1039:1176))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x135y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2025:2298:2577)(2066:2324:2588))
          (PORT IN3 (773:890:1010)(758:854:951))
          (PORT IN6 (1042:1192:1344)(1056:1188:1324))
          (PORT IN7 (847:964:1083)(836:935:1039))
          (PORT IN8 (3436:3850:4273)(3536:3912:4297))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x134y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (806:923:1044)(795:893:992))
          (PORT IN4 (2203:2483:2769)(2208:2453:2704))
          (PORT IN5 (2018:2259:2504)(2121:2361:2604))
          (PORT IN6 (897:1018:1141)(889:1003:1119))
          (PORT IN8 (742:840:940)(740:827:916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x140y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1785_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (563:636:711)(554:613:674))
          (PORT IN4 (1320:1475:1634)(1358:1515:1675))
          (PORT IN5 (972:1084:1200)(988:1096:1209))
          (PORT IN6 (1486:1666:1849)(1498:1656:1818))
          (PORT IN8 (773:865:960)(772:848:927))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x144y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1489:1692:1899)(1517:1708:1905))
          (PORT IN3 (1610:1797:1990)(1639:1823:2010))
          (PORT IN5 (1248:1430:1615)(1258:1419:1585))
          (PORT IN7 (2642:2900:3166)(2733:2971:3212))
          (PORT IN8 (729:842:957)(731:836:942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x143y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (586:667:749)(585:660:738))
          (PORT IN3 (1157:1298:1440)(1169:1304:1440))
          (PORT IN4 (1872:2071:2274)(1990:2187:2388))
          (PORT IN6 (958:1079:1202)(1001:1118:1239))
          (PORT IN7 (1946:2144:2348)(2019:2199:2381))
          (PORT IN8 (1044:1198:1355)(1070:1204:1340))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x152y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1790_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1505:1691:1882)(1577:1759:1944))
          (PORT IN2 (779:873:969)(807:898:990))
          (PORT IN3 (1183:1346:1511)(1177:1318:1460))
          (PORT IN4 (1252:1393:1538)(1300:1428:1560))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x146y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1791_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1837:2039:2242)(1926:2121:2323))
          (PORT IN2 (1021:1166:1314)(1039:1172:1308))
          (PORT IN3 (1044:1188:1333)(1091:1222:1354))
          (PORT IN4 (1312:1459:1610)(1328:1458:1590))
          (PORT IN5 (884:1028:1172)(858:965:1074))
          (PORT IN6 (716:805:897)(701:784:870))
          (PORT IN7 (2658:2944:3236)(2725:3000:3281))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x137y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1793_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (865:994:1128)(864:970:1079))
          (PORT IN3 (1787:1997:2213)(1850:2053:2262))
          (PORT IN4 (1165:1314:1468)(1220:1353:1489))
          (PORT IN5 (1279:1440:1606)(1360:1527:1698))
          (PORT IN6 (598:671:746)(583:643:703))
          (PORT IN7 (1194:1357:1523)(1230:1381:1539))
          (PORT IN8 (626:704:782)(616:683:752))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x131y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1904:2149:2398)(1975:2225:2483))
          (PORT IN3 (796:911:1028)(798:902:1009))
          (PORT IN5 (662:740:821)(662:729:799))
          (PORT IN6 (1192:1356:1523)(1190:1333:1477))
          (PORT IN8 (2436:2708:2986)(2545:2814:3092))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x135y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1968:2189:2418)(2003:2207:2415))
          (PORT IN4 (1389:1560:1734)(1416:1579:1747))
          (PORT IN5 (1937:2183:2434)(2000:2256:2516))
          (PORT IN6 (755:867:981)(747:849:952))
          (PORT IN8 (556:635:715)(547:615:686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x139y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1239:1421:1604)(1250:1419:1590))
          (PORT IN3 (557:629:701)(548:606:667))
          (PORT IN4 (1321:1475:1633)(1357:1511:1668))
          (PORT IN6 (1464:1645:1829)(1476:1632:1794))
          (PORT IN7 (3275:3674:4081)(3365:3731:4107))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x84y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1810_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (864:972:1084)(858:953:1049))
          (PORT IN7 (786:889:993)(793:886:982))
          (PORT IN8 (1208:1354:1504)(1207:1343:1480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x81y93
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (873:1004:1137)(889:1007:1126))
          (PORT IN2 (559:644:731)(543:618:694))
          (PORT IN4 (407:467:529)(375:419:465))
          (PORT IN8 (737:842:948)(747:841:937))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x91y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:621:701)(530:600:671))
          (PORT IN3 (914:1031:1149)(919:1028:1140))
          (PORT IN5 (563:648:736)(555:633:712))
          (PORT IN6 (1294:1447:1606)(1331:1488:1649))
          (PORT IN7 (717:825:935)(705:799:896))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_ANDXOR////    Pos: x90y97
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (854:977:1102)(859:973:1088))
          (PORT IN6 (938:1059:1183)(949:1066:1185))
          (PORT IN7 (762:873:985)(757:852:949))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_ANDXOR////    Pos: x81y94
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1814_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1957:2167:2381)(1996:2197:2403))
          (PORT IN3 (742:838:936)(748:832:918))
          (PORT IN4 (1682:1875:2071)(1798:1993:2193))
          (PORT IN7 (1408:1585:1765)(1489:1650:1813))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x122y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1816_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1169:1316:1467)(1207:1350:1497))
          (PORT IN4 (15811:17526:19281)(16423:17995:19606))
          (PORT IN7 (1845:2035:2227)(1909:2095:2286))
          (PORT IN8 (1940:2173:2411)(2033:2278:2527))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x141y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1867:2102:2344)(1935:2154:2378))
          (PORT IN7 (1905:2149:2398)(1972:2203:2440))
          (PORT IN8 (896:1027:1160)(929:1056:1186))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x134y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1818_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1325:1487:1652)(1395:1554:1716))
          (PORT IN2 (1586:1792:2002)(1652:1849:2052))
          (PORT IN5 (1231:1369:1510)(1286:1410:1536))
          (PORT IN8 (1602:1809:2021)(1710:1918:2129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4a/D///    Pos: x141y65
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1387:1566:1749)(1463:1629:1799))
          (PORT IN4 (813:911:1012)(839:932:1026))
          (PORT IN6 (927:1033:1143)(933:1027:1126))
          (PORT IN8 (1604:1785:1968)(1677:1846:2020))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1819_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2051:2237:2429)(2161:2334:2514))
          (PORT SR (3103:3336:3572)(3235:3436:3643))
          (PORT CINY2 (7658:7658:7720)(7877:7939:8009))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x130y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (677:757:837)(677:743:809))
          (PORT IN4 (15014:16656:18340)(15604:17117:18668))
          (PORT IN7 (948:1066:1188)(978:1092:1208))
          (PORT IN8 (1952:2214:2485)(2072:2355:2644))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x142y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1822_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1026:1172:1322)(1032:1166:1302))
          (PORT IN3 (1049:1177:1309)(1085:1205:1327))
          (PORT IN4 (1061:1185:1313)(1065:1178:1295))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x137y73
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1711:1907:2110)(1722:1894:2071))
          (PORT IN2 (1479:1668:1859)(1544:1715:1891))
          (PORT IN5 (1810:2006:2209)(1876:2056:2243))
          (PORT IN8 (1349:1498:1651)(1386:1528:1674))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4a/D///    Pos: x145y66
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1824_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1549:1730:1915)(1606:1780:1961))
          (PORT IN4 (1531:1732:1938)(1626:1825:2028))
          (PORT IN5 (1527:1731:1936)(1592:1776:1964))
          (PORT IN7 (1368:1532:1699)(1430:1582:1739))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(220:248:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1824_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2121:2309:2501)(2236:2408:2585))
          (PORT SR (3128:3364:3602)(3259:3458:3662))
          (PORT CINY2 (8170:8170:8236)(8408:8474:8549))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x126y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1394:1539:1686)(1414:1541:1671))
          (PORT IN4 (13362:14833:16340)(13923:15285:16679))
          (PORT IN7 (2182:2422:2671)(2265:2486:2710))
          (PORT IN8 (1963:2204:2449)(2045:2294:2549))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x140y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (872:988:1106)(881:980:1081))
          (PORT IN7 (1975:2193:2419)(2045:2248:2456))
          (PORT IN8 (777:871:967)(804:893:983))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x135y69
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1828_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (936:1026:1117)(932:1005:1079))
          (PORT IN4 (1117:1276:1437)(1179:1337:1497))
          (PORT IN5 (1995:2214:2439)(2050:2253:2463))
          (PORT IN8 (613:703:795)(599:671:743))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4a/D///    Pos: x133y63
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1829_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2084:2354:2631)(2133:2383:2640))
          (PORT IN4 (1644:1805:1971)(1694:1839:1988))
          (PORT IN5 (957:1083:1212)(974:1092:1212))
          (PORT IN7 (1226:1405:1585)(1235:1400:1569))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (317:322:327)(237:240:244))  // in 3 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(220:248:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1829_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1939:2131:2330)(2020:2199:2384))
          (PORT SR (3067:3331:3598)(3226:3446:3670))
          (PORT CINY2 (6634:6634:6688)(6815:6869:6929))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x122y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1032:1145:1261)(1096:1208:1322))
          (PORT IN4 (14391:15995:17637)(14973:16451:17966))
          (PORT IN7 (1522:1711:1903)(1539:1696:1856))
          (PORT IN8 (2070:2261:2458)(2155:2347:2543))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x137y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1832_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (799:884:972)(800:868:939))
          (PORT IN7 (688:763:839)(679:744:811))
          (PORT IN8 (4829:5407:5993)(5072:5609:6157))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x132y69
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1833_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1573:1761:1953)(1609:1789:1971))
          (PORT IN2 (1497:1695:1897)(1540:1715:1893))
          (PORT IN5 (1485:1639:1795)(1503:1637:1774))
          (PORT IN8 (1208:1369:1534)(1277:1430:1585))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4a/D///    Pos: x130y62
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1834_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1084:1233:1387)(1082:1214:1349))
          (PORT IN4 (1718:1933:2152)(1837:2061:2290))
          (PORT IN6 (1188:1346:1507)(1187:1321:1461))
          (PORT IN7 (1163:1315:1468)(1212:1364:1521))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(220:248:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1834_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1656:1801:1950)(1752:1885:2022))
          (PORT SR (3616:3913:4214)(3806:4086:4372))
          (PORT CINY2 (6234:6234:6285)(6398:6449:6505))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x123y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1835_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1556:1764:1977)(1579:1783:1991))
          (PORT IN2 (2172:2444:2725)(2242:2529:2821))
          (PORT IN4 (11618:12889:14190)(12204:13389:14604))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x121y69
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1836_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1379:1556:1738)(1469:1640:1813))
          (PORT IN4 (1233:1373:1516)(1270:1404:1541))
          (PORT IN5 (1456:1621:1789)(1524:1678:1837))
          (PORT IN8 (1166:1338:1512)(1170:1323:1478))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x125y64
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1030:1178:1330)(1050:1183:1317))
          (PORT IN5 (1745:1965:2192)(1777:1981:2190))
          (PORT IN8 (1808:2050:2298)(1923:2172:2425))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x128y61
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1838_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1097:1240:1385)(1153:1287:1423))
          (PORT IN3 (1476:1644:1815)(1547:1700:1857))
          (PORT IN4 (1362:1535:1710)(1437:1609:1784))
          (PORT IN6 (1153:1277:1406)(1165:1274:1387))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1838_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1987:2180:2377)(2108:2295:2486))
          (PORT SR (3269:3518:3770)(3409:3635:3865))
          (PORT CINY2 (5946:5946:5995)(6095:6144:6197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x123y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2095:2380:2672)(2097:2334:2576))
          (PORT IN6 (718:818:920)(729:825:922))
          (PORT IN8 (552:633:716)(548:620:695))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x84y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1840_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (857:965:1075)(852:943:1037))
          (PORT IN4 (1393:1570:1748)(1395:1556:1722))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///ANDXOR/    Pos: x84y101
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1841_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (374:433:493)(344:391:438))
          (PORT IN2 (1020:1162:1305)(1068:1198:1330))
          (PORT IN4 (381:442:505)(372:426:480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x79y99
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1842_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (723:805:889)(713:788:866))
          (PORT IN6 (1161:1296:1434)(1183:1317:1453))
          (PORT IN7 (1334:1497:1663)(1355:1512:1671))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x82y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1844_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1037:1165:1296)(1084:1201:1320))
          (PORT IN2 (1322:1468:1615)(1353:1488:1627))
          (PORT IN4 (391:451:512)(362:405:449))
          (PORT IN5 (899:1009:1123)(901:1002:1105))
          (PORT IN6 (926:1043:1162)(937:1043:1153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x142y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1845_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (701:802:906)(694:786:878))
          (PORT IN3 (407:464:522)(399:449:501))
          (PORT IN5 (410:472:535)(403:458:514))
          (PORT IN6 (928:1044:1162)(925:1039:1153))
          (PORT IN7 (398:456:514)(386:435:486))
          (PORT IN8 (753:857:963)(768:859:952))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///ANDXOR/    Pos: x147y98
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1846_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1544:1757:1973)(1562:1755:1951))
          (PORT IN2 (1070:1198:1329)(1094:1216:1341))
          (PORT IN4 (1363:1533:1706)(1354:1506:1662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///ANDXOR/    Pos: x151y102
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1847_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1619:1798:1982)(1671:1853:2039))
          (PORT IN3 (1405:1569:1736)(1467:1617:1772))
          (PORT IN4 (1412:1583:1757)(1464:1619:1776))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x139y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (952:1066:1182)(961:1073:1187))
          (PORT IN4 (570:653:739)(581:659:738))
          (PORT IN5 (848:962:1081)(842:939:1038))
          (PORT IN7 (4996:5541:6102)(5213:5748:6294))
          (PORT IN8 (1191:1327:1469)(1203:1331:1464))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x93y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1850_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1087:1252:1421)(1098:1253:1411))
          (PORT IN6 (1647:1865:2088)(1683:1894:2112))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///ANDXOR/    Pos: x94y101
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1851_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (560:633:707)(556:617:680))
          (PORT IN3 (368:421:474)(341:384:428))
          (PORT IN4 (1424:1593:1764)(1510:1676:1847))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x95y101
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1367:1522:1680)(1422:1581:1742))
          (PORT IN6 (1397:1555:1718)(1422:1570:1721))
          (PORT IN7 (570:648:728)(554:624:695))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x95y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1853_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1051:1190:1333)(1056:1182:1311))
          (PORT IN4 (905:1039:1174)(904:1019:1137))
          (PORT IN5 (2941:3320:3715)(2978:3331:3691))
          (PORT IN6 (1327:1498:1672)(1362:1525:1693))
          (PORT IN7 (839:960:1084)(843:953:1065))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x156y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1855_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (961:1081:1203)(1005:1122:1239))
          (PORT IN4 (571:651:734)(572:648:727))
          (PORT IN5 (1867:2080:2297)(1949:2150:2354))
          (PORT IN8 (1560:1748:1941)(1618:1790:1966))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND////    Pos: x151y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1856_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1471:1640:1813)(1493:1655:1822))
          (PORT IN2 (542:625:709)(519:585:651))
          (PORT IN3 (1072:1229:1389)(1123:1268:1415))
          (PORT IN4 (741:858:976)(726:812:902))
          (PORT IN5 (1624:1810:2003)(1665:1837:2015))
          (PORT IN6 (553:637:721)(536:604:673))
          (PORT IN7 (572:656:742)(585:665:745))
          (PORT IN8 (1669:1854:2043)(1733:1913:2098))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x148y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1764:2018:2278)(1798:2030:2268))
          (PORT IN7 (1891:2132:2379)(1973:2197:2425))
          (PORT IN8 (2295:2561:2833)(2401:2648:2903))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1857_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2046:2309:2578)(2077:2322:2575))
          (PORT SR (3707:4019:4335)(3901:4184:4473))
          (PORT CINY2 (8634:8634:8703)(8900:8969:9049))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x122y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1858_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (736:844:954)(746:848:953))
          (PORT IN7 (1530:1685:1844)(1581:1736:1894))
          (PORT IN8 (1621:1857:2100)(1726:1976:2231))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b/DST///    Pos: x121y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1859_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (717:822:927)(724:819:916))
          (PORT IN4 (580:655:730)(577:638:700))
          (PORT IN6 (1246:1406:1572)(1276:1431:1590))
          (PORT IN7 (598:677:758)(602:678:755))
          (PORT IN8 (380:437:496)(352:399:446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:344:393))  // in 1 out 1
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a1859_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3319:3631:3946)(3492:3787:4088))
          (PORT CINY2 (5738:5738:5780)(5972:6014:6069))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x125y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1861_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2454:2786:3125)(2497:2788:3085))
          (PORT IN6 (1063:1204:1350)(1049:1170:1295))
          (PORT IN8 (1437:1620:1806)(1454:1620:1791))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x127y60
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1195:1320:1446)(1248:1368:1493))
          (PORT IN2 (734:837:943)(740:835:930))
          (PORT IN3 (765:862:960)(778:867:958))
          (PORT IN6 (1031:1181:1334)(1048:1182:1320))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1862_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2170:2388:2610)(2306:2520:2739))
          (PORT SR (3450:3723:4000)(3602:3855:4112))
          (PORT CINY2 (5770:5770:5818)(5906:5954:6005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x143y84
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1864_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (914:1020:1127)(923:1017:1114))
          (PORT IN8 (1371:1561:1754)(1394:1568:1745))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1864_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1593:1801:2015)(1670:1880:2095))
          (PORT IN5 (914:1020:1127)(923:1017:1114))
          (PORT IN8 (1371:1561:1754)(1394:1568:1745))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y85
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1866_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1613:1782:1954)(1656:1811:1970))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1668:1856:2047)(1742:1921:2106))
          (PORT IN8 (1613:1782:1954)(1656:1811:1970))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y86
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1365:1513:1663)(1434:1571:1711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1868_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2277:2524:2775)(2364:2596:2832))
          (PORT IN7 (1365:1513:1663)(1434:1571:1711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x143y87
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1870_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2514:2795:3081)(2624:2882:3146))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:507:567))  // in 1 out 1
          (IOPATH IN1 COUTY1 (872:1028:1186)(872:1007:1187))  // in 1 out 4
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x90y91
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1342:1518:1699)(1401:1556:1715))
          (PORT IN7 (1597:1770:1946)(1625:1784:1947))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1872_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1883:2090:2300)(1987:2190:2397))
          (PORT IN5 (1342:1518:1699)(1401:1556:1715))
          (PORT IN7 (1597:1770:1946)(1625:1784:1947))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x90y92
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1874_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1246:1398:1552)(1270:1406:1544))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1874_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1440:1608:1779)(1485:1643:1805))
          (PORT IN6 (1246:1398:1552)(1270:1406:1544))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x90y93
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1100:1228:1358)(1091:1200:1310))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:507:567))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x145y83
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1699:1868:2041)(1737:1888:2043))
          (PORT IN8 (1598:1765:1935)(1660:1807:1959))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1878_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1676:1870:2067)(1749:1929:2111))
          (PORT IN5 (1699:1868:2041)(1737:1888:2043))
          (PORT IN8 (1598:1765:1935)(1660:1807:1959))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x145y84
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1880_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1579:1751:1925)(1658:1813:1969))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1880_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1519:1705:1895)(1595:1761:1930))
          (PORT IN6 (1579:1751:1925)(1658:1813:1969))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x128y75
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1591:1801:2015)(1657:1862:2072))
          (PORT IN7 (906:1004:1105)(938:1028:1119))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1883_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1462:1649:1840)(1464:1620:1780))
          (PORT IN6 (1591:1801:2015)(1657:1862:2072))
          (PORT IN7 (906:1004:1105)(938:1028:1119))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x128y76
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1885_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1800:1975:2153)(1854:2005:2160))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x89y71
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1888_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1312:1454:1600)(1383:1515:1651))
          (PORT IN8 (1809:2049:2294)(1887:2119:2357))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1888_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1520:1723:1928)(1579:1763:1950))
          (PORT IN5 (1312:1454:1600)(1383:1515:1651))
          (PORT IN8 (1809:2049:2294)(1887:2119:2357))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y72
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1890_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1718:1919:2123)(1825:2019:2216))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1890_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1683:1878:2076)(1773:1963:2156))
          (PORT IN6 (1718:1919:2123)(1825:2019:2216))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y73
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1892_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1938:2197:2462)(1987:2230:2478))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1892_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1400:1557:1715)(1412:1557:1705))
          (PORT IN6 (1938:2197:2462)(1987:2230:2478))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y74
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1894_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1537:1724:1918)(1575:1743:1916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1894_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1681:1887:2095)(1759:1962:2167))
          (PORT IN7 (1537:1724:1918)(1575:1743:1916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y75
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1896_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1741:1937:2137)(1790:1963:2138))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1896_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1669:1841:2017)(1718:1879:2045))
          (PORT IN7 (1741:1937:2137)(1790:1963:2138))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x89y79
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1898_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1666:1886:2109)(1711:1921:2133))
          (PORT IN7 (1749:1990:2234)(1787:2005:2227))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1898_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1948:2157:2371)(2050:2244:2443))
          (PORT IN6 (1666:1886:2109)(1711:1921:2133))
          (PORT IN7 (1749:1990:2234)(1787:2005:2227))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x143y69
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1790:1989:2195)(1864:2064:2268))
          (PORT IN8 (1725:1952:2184)(1723:1926:2134))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1902_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1532:1742:1955)(1583:1775:1970))
          (PORT IN5 (1790:1989:2195)(1864:2064:2268))
          (PORT IN8 (1725:1952:2184)(1723:1926:2134))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y70
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2466:2734:3011)(2582:2842:3109))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1904_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1986:2193:2407)(2060:2263:2470))
          (PORT IN6 (2466:2734:3011)(2582:2842:3109))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y71
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1547:1738:1934)(1578:1757:1941))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1906_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1323:1512:1702)(1307:1459:1615))
          (PORT IN7 (1547:1738:1934)(1578:1757:1941))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y72
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1467:1637:1812)(1544:1704:1869))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1908_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1751:1944:2144)(1821:2005:2192))
          (PORT IN8 (1467:1637:1812)(1544:1704:1869))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y73
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1910_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1769:2008:2252)(1864:2082:2303))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1910_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1643:1840:2039)(1749:1937:2132))
          (PORT IN6 (1769:2008:2252)(1864:2082:2303))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x145y76
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1236:1379:1527)(1277:1412:1552))
          (PORT IN7 (1644:1829:2018)(1724:1897:2071))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1912_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1636:1824:2017)(1710:1881:2055))
          (PORT IN6 (1236:1379:1527)(1277:1412:1552))
          (PORT IN7 (1644:1829:2018)(1724:1897:2071))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
    )))
 // C_AND/D///    Pos: x109y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1915_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (543:623:704)(537:611:685))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1915_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2516:2761:3013)(2622:2840:3068))
          (PORT SR (1890:2068:2248)(1980:2138:2301))
          (PORT CINY2 (5802:5802:5832)(6254:6284:6349))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x125y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1916_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1644:1860:2084)(1747:1967:2190))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1916_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2371:2552:2737)(2443:2609:2779))
          (PORT SR (1955:2131:2309)(2044:2197:2353))
          (PORT CINY2 (8298:8298:8344)(8903:8949:9041))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (946:1066:1187)(984:1099:1219))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1917_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2910:3146:3388)(2985:3202:3425))
          (PORT SR (2149:2355:2565)(2277:2463:2653))
          (PORT CINY2 (7770:7770:7813)(8336:8379:8465))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x120y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (923:1052:1185)(937:1054:1173))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1918_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2406:2642:2884)(2500:2718:2945))
          (PORT SR (2544:2771:3005)(2687:2891:3100))
          (PORT CINY2 (6202:6202:6243)(6533:6574:6637))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1919_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1157:1294:1434)(1209:1338:1470))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1919_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2377:2609:2849)(2432:2634:2847))
          (PORT SR (2406:2661:2923)(2482:2720:2964))
          (PORT CINY2 (5306:5306:5335)(5690:5719:5777))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x86y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1920_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1071:1197:1326)(1071:1179:1292))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1920_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1940:2174:2416)(2042:2271:2506))
          (PORT SR (2726:2940:3157)(2860:3057:3259))
          (PORT CINY2 (2202:2202:2209)(2432:2439:2465))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1921_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1093:1234:1378)(1154:1292:1433))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1921_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1704:1852:2003)(1720:1850:1984))
          (PORT SR (2748:2958:3173)(2882:3075:3276))
          (PORT CINY2 (3274:3274:3298)(3395:3419:3449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (9788:10895:12032)(10112:11128:12177))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1922_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1657:1802:1950)(1706:1836:1970))
          (PORT SR (2949:3199:3457)(3126:3369:3619))
          (PORT CINY2 (3434:3434:3460)(3548:3574:3605))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "GLBOUT") // GLBOUT    Pos: x0y0
    (INSTANCE _a1923)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_BYP GLB0 (291:292:294)(288:289:290))
    )))
 // C_///AND/D    Pos: x99y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1924_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1361:1541:1725)(1428:1597:1769))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1924_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1816:2028:2244)(1893:2089:2290))
          (PORT SR (2007:2207:2414)(2088:2277:2473))
          (PORT CINY2 (4874:4874:4894)(5339:5359:5417))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (754:862:972)(770:871:974))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1925_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2720:2972:3233)(2782:3016:3256))
          (PORT SR (2547:2798:3051)(2671:2899:3134))
          (PORT CINY2 (7562:7562:7606)(8075:8119:8201))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1926_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (382:439:498)(355:399:445))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1926_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2751:3007:3273)(2812:3046:3286))
          (PORT SR (2527:2792:3060)(2661:2900:3144))
          (PORT CINY2 (7114:7114:7154)(7619:7659:7737))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (905:1026:1148)(945:1059:1176))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1927_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1668:1841:2020)(1700:1862:2028))
          (PORT SR (2318:2521:2730)(2442:2618:2798))
          (PORT CINY2 (5482:5482:5516)(5810:5844:5901))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1928_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1063:1206:1350)(1105:1236:1371))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1928_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1966:2181:2404)(2039:2252:2471))
          (PORT SR (2871:3157:3451)(3010:3284:3561))
          (PORT CINY2 (3882:3882:3904)(4142:4164:4205))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x83y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1566:1755:1949)(1656:1842:2032))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1929_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1730:1953:2181)(1802:2023:2249))
          (PORT SR (2863:3101:3344)(3007:3230:3457))
          (PORT CINY2 (1738:1738:1742)(1940:1944:1965))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1428:1627:1832)(1457:1644:1835))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1930_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2812:3108:3414)(2955:3242:3534))
          (PORT SR (4827:5304:5790)(5178:5657:6142))
          (PORT CINY2 (3578:3578:3603)(3734:3759:3793))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x96y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5757:6400:7059)(6010:6619:7247))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1931_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2115:2356:2603)(2222:2457:2699))
          (PORT SR (4114:4493:4879)(4389:4765:5147))
          (PORT CINY2 (2490:2490:2507)(2597:2614:2637))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1961_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1837:2064:2294)(1901:2111:2326))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1961_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2524:2773:3029)(2668:2906:3147))
          (PORT SR (2267:2466:2667)(2367:2550:2739))
          (PORT CINY2 (7354:7354:7399)(7814:7859:7937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2005:2283:2568)(2063:2318:2579))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1962_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2420:2667:2921)(2553:2792:3033))
          (PORT SR (2564:2803:3044)(2665:2883:3104))
          (PORT CINY2 (8074:8074:8122)(8606:8654:8741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1341:1509:1681)(1383:1540:1702))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1963_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3411:3801:4200)(3632:4012:4397))
          (PORT SR (3249:3571:3903)(3375:3680:3992))
          (PORT CINY2 (8458:8458:8510)(8987:9039:9129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2770:3128:3493)(2831:3161:3498))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1964_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1815:2029:2250)(1879:2078:2279))
          (PORT SR (2855:3125:3398)(3010:3244:3484))
          (PORT CINY2 (7802:7802:7855)(8201:8254:8333))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1965_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (737:833:932)(737:826:915))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1965_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4993:5535:6094)(5257:5779:6311))
          (PORT SR (4290:4764:5246)(4474:4900:5336))
          (PORT CINY2 (5242:5242:5275)(5546:5579:5633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2539:2805:3080)(2624:2881:3147))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1966_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1618:1823:2031)(1637:1824:2015))
          (PORT SR (3143:3446:3759)(3245:3537:3837))
          (PORT CINY2 (4458:4458:4484)(4748:4774:4821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1967_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1383:1576:1772)(1395:1560:1729))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1967_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1255:1398:1544)(1290:1422:1556))
          (PORT SR (3491:3784:4084)(3651:3910:4176))
          (PORT CINY2 (4298:4298:4330)(4457:4489:4529))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (7371:8193:9034)(7669:8443:9235))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1968_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2311:2586:2871)(2417:2693:2974))
          (PORT SR (4843:5267:5700)(5037:5420:5812))
          (PORT CINY2 (3866:3866:3897)(3968:3999:4033))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1971_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1025:1163:1305)(1003:1114:1230))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1971_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1538:1707:1880)(1582:1745:1910))
          (PORT SR (2336:2563:2794)(2444:2652:2863))
          (PORT CINY2 (5066:5066:5094)(5426:5454:5509))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1972_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1543:1764:1990)(1588:1795:2010))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1972_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3430:3799:4178)(3650:4012:4381))
          (PORT SR (2447:2670:2896)(2582:2791:3006))
          (PORT CINY2 (7946:7946:7994)(8456:8504:8589))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1973_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3066:3458:3857)(3187:3542:3903))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1973_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3430:3799:4178)(3650:4012:4381))
          (PORT SR (2447:2670:2896)(2582:2791:3006))
          (PORT CINY2 (7946:7946:7994)(8456:8504:8589))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1974_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (992:1137:1286)(998:1131:1266))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1974_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3621:3966:4320)(3775:4101:4433))
          (PORT SR (2391:2592:2795)(2509:2684:2864))
          (PORT CINY2 (5674:5674:5712)(5966:6004:6061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1975_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1241:1392:1549)(1297:1436:1578))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1975_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4615:5081:5562)(4781:5217:5663))
          (PORT SR (2403:2607:2815)(2522:2698:2878))
          (PORT CINY2 (4970:4970:5004)(5210:5244:5293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1332:1493:1661)(1348:1488:1632))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1976_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1708:1910:2116)(1751:1941:2135))
          (PORT SR (2685:2945:3214)(2811:3062:3318))
          (PORT CINY2 (2954:2954:2970)(3158:3174:3205))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1977_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1392:1550:1713)(1389:1538:1690))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1977_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2904:3205:3512)(3059:3345:3636))
          (PORT SR (3700:4054:4413)(3884:4204:4535))
          (PORT CINY2 (4330:4330:4364)(4460:4494:4533))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1978_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (9014:9993:10998)(9342:10243:11176))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1978_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3127:3475:3828)(3256:3583:3918))
          (PORT SR (7499:8296:9114)(7860:8594:9343))
          (PORT CINY2 (4234:4234:4266)(4382:4414:4453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1979_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1204:1366:1532)(1178:1307:1441))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1979_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1834:2057:2289)(1905:2118:2338))
          (PORT SR (2225:2415:2609)(2329:2504:2687))
          (PORT CINY2 (4618:4618:4642)(4970:4994:5045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (728:823:921)(732:817:904))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1980_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2436:2741:3052)(2459:2710:2970))
          (PORT SR (2403:2631:2862)(2542:2753:2970))
          (PORT CINY2 (7498:7498:7542)(8000:8044:8125))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1981_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1373:1568:1766)(1399:1586:1776))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1981_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2436:2741:3052)(2459:2710:2970))
          (PORT SR (2403:2631:2862)(2542:2753:2970))
          (PORT CINY2 (7498:7498:7542)(8000:8044:8125))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (717:828:939)(712:803:894))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1982_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1324:1498:1676)(1308:1457:1610))
          (PORT SR (2767:3018:3274)(2927:3158:3394))
          (PORT CINY2 (5322:5322:5358)(5588:5624:5677))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1983_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1059:1204:1350)(1084:1226:1370))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1983_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (995:1113:1235)(976:1081:1188))
          (PORT SR (2636:2885:3140)(2745:2970:3201))
          (PORT CINY2 (4426:4426:4454)(4676:4704:4749))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x85y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2279:2579:2884)(2419:2699:2985))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1984_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1699:1871:2047)(1765:1920:2078))
          (PORT SR (2596:2788:2984)(2708:2876:3048))
          (PORT CINY2 (1578:1578:1584)(1718:1724:1741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1985_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3028:3403:3787)(3087:3424:3769))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1985_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2402:2737:3078)(2400:2687:2979))
          (PORT SR (2741:2957:3175)(2877:3064:3258))
          (PORT CINY2 (4202:4202:4236)(4310:4344:4381))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (8204:9121:10060)(8526:9396:10287))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1986_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1744:1956:2174)(1797:1979:2168))
          (PORT SR (6684:7369:8070)(6986:7606:8238))
          (PORT CINY2 (3626:3626:3656)(3704:3734:3765))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1987_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1164:1300:1437)(1187:1309:1436))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1987_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1755:1936:2123)(1831:2002:2177))
          (PORT SR (2544:2789:3037)(2682:2911:3146))
          (PORT CINY2 (4874:4874:4902)(5201:5229:5281))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1516:1739:1966)(1536:1736:1942))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1988_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2442:2668:2901)(2579:2792:3010))
          (PORT SR (2367:2586:2808)(2492:2693:2899))
          (PORT CINY2 (7978:7978:8028)(8459:8509:8593))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1989_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1359:1546:1734)(1361:1520:1685))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1989_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2074:2253:2438)(2163:2323:2487))
          (PORT SR (2670:2910:3152)(2770:2990:3213))
          (PORT CINY2 (7562:7562:7610)(8006:8054:8133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1227:1390:1556)(1214:1350:1490))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1990_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1083:1171:1263)(1086:1162:1240))
          (PORT SR (2420:2623:2828)(2533:2707:2884))
          (PORT CINY2 (5354:5354:5392)(5591:5629:5681))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1991_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1033:1182:1336)(1065:1200:1337))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1991_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1253:1408:1568)(1295:1444:1595))
          (PORT SR (2500:2725:2956)(2608:2812:3018))
          (PORT CINY2 (4586:4586:4616)(4829:4859:4905))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1992_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1171:1357:1547)(1190:1360:1535))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1992_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1074:1215:1360)(1071:1198:1327))
          (PORT SR (2988:3258:3533)(3144:3386:3633))
          (PORT CINY2 (2442:2442:2454)(2627:2639:2665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1993_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3316:3661:4016)(3465:3791:4124))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1993_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1972:2159:2350)(2055:2234:2417))
          (PORT SR (2966:3206:3449)(3129:3343:3564))
          (PORT CINY2 (5210:5210:5253)(5336:5379:5425))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3310:3687:4076)(3440:3788:4148))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1994_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1933:2118:2311)(2026:2198:2375))
          (PORT SR (2979:3221:3465)(3134:3350:3573))
          (PORT CINY2 (4922:4922:4963)(5033:5074:5117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1995_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (551:637:724)(536:602:670))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1995_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1596:1763:1933)(1673:1832:1996))
          (PORT SR (2110:2312:2518)(2207:2391:2580))
          (PORT CINY2 (5370:5370:5399)(5765:5794:5853))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1420:1610:1805)(1444:1621:1804))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1996_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2026:2221:2420)(2129:2312:2501))
          (PORT SR (6265:6897:7543)(6540:7120:7714))
          (PORT CINY2 (7642:7642:7689)(8117:8164:8245))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1997_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (719:834:950)(718:812:910))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1997_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1977:2179:2385)(2072:2257:2448))
          (PORT SR (2382:2615:2851)(2499:2703:2914))
          (PORT CINY2 (7194:7194:7237)(7661:7704:7781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (556:637:720)(544:618:692))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1998_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3294:3655:4024)(3449:3775:4110))
          (PORT SR (2652:2901:3157)(2794:3014:3238))
          (PORT CINY2 (5178:5178:5211)(5471:5504:5557))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x110y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1999_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1108:1244:1386)(1124:1250:1380))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1999_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1811:2004:2203)(1885:2077:2275))
          (PORT SR (2677:2927:3183)(2811:3044:3282))
          (PORT CINY2 (5082:5082:5113)(5393:5424:5477))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (543:623:703)(553:630:708))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2000_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1459:1609:1763)(1523:1670:1821))
          (PORT SR (2681:2921:3166)(2798:3011:3228))
          (PORT CINY2 (2938:2938:2951)(3191:3204:3237))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2001_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1564:1745:1932)(1575:1751:1930))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2001_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4358:4769:5194)(4552:4940:5340))
          (PORT SR (3880:4258:4642)(4081:4428:4786))
          (PORT CINY2 (4154:4154:4187)(4271:4304:4341))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (6896:7642:8410)(7164:7866:8591))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2002_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1836:2010:2186)(1922:2083:2249))
          (PORT SR (2935:3177:3421)(3087:3303:3526))
          (PORT CINY2 (4026:4026:4059)(4121:4154:4189))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x110y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2003_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1248:1382:1519)(1298:1424:1554))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2003_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3512:3912:4321)(3678:4051:4434))
          (PORT SR (2514:2760:3008)(2647:2865:3088))
          (PORT CINY2 (5338:5338:5369)(5693:5724:5781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2004_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1429:1620:1815)(1460:1639:1824))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2004_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2502:2756:3015)(2581:2812:3052))
          (PORT SR (6278:6910:7556)(6563:7143:7738))
          (PORT CINY2 (7994:7994:8043)(8495:8544:8629))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2005_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1198:1369:1542)(1209:1369:1531))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2005_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2095:2291:2491)(2148:2325:2506))
          (PORT SR (2585:2836:3091)(2746:2984:3228))
          (PORT CINY2 (7674:7674:7719)(8189:8234:8317))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1208:1367:1528)(1208:1342:1481))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2006_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1959:2173)(1836:2042:2254))
          (PORT SR (2611:2836:3063)(2745:2947:3155))
          (PORT CINY2 (5946:5946:5987)(6233:6274:6333))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2007_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (361:412:464)(334:376:419))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2007_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (552:621:690)(530:588:648))
          (PORT SR (2300:2503:2710)(2393:2573:2757))
          (PORT CINY2 (4730:4730:4759)(5015:5044:5093))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x94y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2008_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1256:1441:1629)(1301:1462:1625))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2008_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1824:2053:2285)(1900:2131:2368))
          (PORT SR (2690:2905:3125)(2815:3010:3209))
          (PORT CINY2 (2650:2650:2665)(2819:2834:2861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2009_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2655:3012:3377)(2710:3041:3376))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2009_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2944:3249:3563)(2995:3266:3546))
          (PORT SR (3711:4073:4439)(3885:4212:4551))
          (PORT CINY2 (4474:4474:4511)(4577:4614:4653))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5951:6639:7345)(6212:6864:7532))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2010_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2526:2840:3161)(2622:2920:3227))
          (PORT SR (3747:4120:4498)(3961:4326:4700))
          (PORT CINY2 (3482:3482:3509)(3587:3614:3645))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2011_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (886:1018:1152)(901:1019:1141))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2011_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3480:3831:4187)(3661:3985:4317))
          (PORT SR (2457:2707:2962)(2581:2817:3060))
          (PORT CINY2 (5018:5018:5045)(5387:5414:5469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (907:1026:1149)(924:1036:1150))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2012_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1718:1870:2024)(1794:1933:2076))
          (PORT SR (2223:2427:2634)(2341:2526:2717))
          (PORT CINY2 (7322:7322:7365)(7811:7854:7933))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2013_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1553:1773:1997)(1594:1809:2028))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2013_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1718:1870:2024)(1794:1933:2076))
          (PORT SR (2223:2427:2634)(2341:2526:2717))
          (PORT CINY2 (7322:7322:7365)(7811:7854:7933))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (540:628:716)(518:583:648))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2014_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1114:1217:1323)(1150:1246:1344))
          (PORT SR (2582:2809:3040)(2723:2926:3134))
          (PORT CINY2 (5146:5146:5181)(5399:5434:5485))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (701:798:897)(703:797:893))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2015_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1250:1402:1559)(1298:1450:1606))
          (PORT SR (2651:2901:3156)(2769:3003:3242))
          (PORT CINY2 (4378:4378:4405)(4637:4664:4709))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1248:1393:1543)(1284:1420:1561))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2016_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1116:1220:1328)(1144:1242:1343))
          (PORT SR (3158:3446:3740)(3333:3601:3873))
          (PORT CINY2 (2682:2682:2695)(2891:2904:2933))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2017_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3359:3772:4196)(3438:3810:4189))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2017_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3560:3975:4395)(3715:4094:4482))
          (PORT SR (3605:3922:4248)(3763:4042:4330))
          (PORT CINY2 (4730:4730:4767)(4877:4914:4957))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3946:4374:4815)(4075:4475:4883))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2018_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1809:1992:2179)(1844:2011:2183))
          (PORT SR (3589:3930:4279)(3807:4134:4466))
          (PORT CINY2 (3578:3578:3607)(3665:3694:3725))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1374:1557:1742)(1371:1525:1685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2019_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2069:2302:2540)(2124:2335:2549))
          (PORT SR (2469:2690:2916)(2614:2813:3017))
          (PORT CINY2 (5914:5914:5949)(6299:6334:6397))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1358:1550:1747)(1406:1572:1743))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2020_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2486:2734:2991)(2573:2797:3028))
          (PORT SR (2919:3217:3520)(3081:3356:3637))
          (PORT CINY2 (7962:7962:8013)(8423:8474:8557))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2021_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1171:1333:1496)(1150:1282:1419))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2021_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2437:2697:2962)(2535:2772:3016))
          (PORT SR (2846:3110:3376)(2960:3206:3456))
          (PORT CINY2 (7386:7386:7433)(7817:7864:7941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1367:1553:1744)(1361:1517:1676))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2022_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1535:1730:1929)(1584:1755:1930))
          (PORT SR (2629:2857:3090)(2767:2971:3180))
          (PORT CINY2 (5690:5690:5731)(5933:5974:6029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2023_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1628:1843:2065)(1704:1899:2096))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2023_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1736:1944:2158)(1813:2011:2212))
          (PORT SR (2757:3004:3255)(2885:3104:3328))
          (PORT CINY2 (5466:5466:5505)(5705:5744:5797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x98y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1182:1357:1535)(1232:1387:1544))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2024_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2288:2551:2820)(2352:2593:2837))
          (PORT SR (2323:2537:2758)(2401:2593:2788))
          (PORT CINY2 (3354:3354:3373)(3575:3594:3629))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4020:4444:4877)(4206:4601:5006))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2025_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3824:4197:4579)(4000:4344:4696))
          (PORT SR (4685:5115:5555)(4916:5308:5710))
          (PORT CINY2 (4250:4250:4285)(4349:4384:4421))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (10503:11621:12770)(10880:11909:12972))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2026_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1264:1388:1516)(1307:1420:1539))
          (PORT SR (7290:8064:8857)(7614:8323:9046))
          (PORT CINY2 (3354:3354:3381)(3437:3464:3493))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2027_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (551:631:712)(552:624:697))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2027_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2314:2560:2813)(2362:2589:2822))
          (PORT SR (2242:2468:2697)(2359:2572:2790))
          (PORT CINY2 (5450:5450:5478)(5876:5904:5965))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1339:1535:1736)(1356:1535:1722))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2028_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2665:2972:3285)(2705:2973:3249))
          (PORT SR (2254:2454:2656)(2362:2543:2729))
          (PORT CINY2 (7418:7418:7463)(7889:7934:8013))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x125y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3051:3442:3840)(3161:3513:3871))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2029_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2489:2772:3060)(2515:2756:3005))
          (PORT SR (2075:2251:2429)(2170:2324:2483))
          (PORT CINY2 (7594:7594:7640)(8078:8124:8205))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (730:833:939)(744:836:930))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2030_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1212:1385:1561)(1232:1389:1549))
          (PORT SR (2885:3158:3435)(3042:3286:3539))
          (PORT CINY2 (5450:5450:5486)(5738:5774:5829))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2031_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (530:604:679)(516:584:653))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2031_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1531:1741:1955)(1557:1754:1954))
          (PORT SR (2477:2704:2935)(2584:2791:3002))
          (PORT CINY2 (4554:4554:4582)(4826:4854:4901))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x98y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1395:1570:1749)(1443:1601:1762))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2032_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1121:1262:1406)(1127:1251:1381))
          (PORT SR (2148:2335:2530)(2230:2401:2576))
          (PORT CINY2 (3482:3482:3501)(3725:3744:3781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2033_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1623:1828:2038)(1705:1898:2097))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2033_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2676:3005:3340)(2767:3074:3387))
          (PORT SR (2689:2909:3136)(2836:3026:3220))
          (PORT CINY2 (4458:4458:4492)(4610:4644:4685))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2034_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (7868:8740:9633)(8164:8981:9819))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2034_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1880:2101:2326)(1959:2173:2391))
          (PORT SR (4061:4463:4872)(4274:4648:5033))
          (PORT CINY2 (3978:3978:4010)(4082:4114:4149))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2035_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (898:988:1080)(908:982:1059))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2035_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1121:1258:1398)(1159:1288:1420))
          (PORT SR (2513:2760:3009)(2643:2863:3087))
          (PORT CINY2 (4986:4986:5015)(5315:5344:5397))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (747:853:962)(762:862:965))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2036_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2954:3236:3523)(3108:3365:3629))
          (PORT SR (2355:2588:2827)(2500:2717:2939))
          (PORT CINY2 (7754:7754:7798)(8300:8344:8429))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2037_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (749:854:961)(773:874:976))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2037_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2954:3236:3523)(3108:3365:3629))
          (PORT SR (2355:2588:2827)(2500:2717:2939))
          (PORT CINY2 (7754:7754:7798)(8300:8344:8429))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1429:1602:1780)(1439:1594:1752))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2038_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1380:1535:1692)(1442:1595:1752))
          (PORT SR (2548:2773:3000)(2668:2862:3060))
          (PORT CINY2 (5546:5546:5584)(5816:5854:5909))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2039_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (888:1009:1131)(896:1011:1128))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2039_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1604:1779:1959)(1663:1835:2013))
          (PORT SR (2463:2688:2918)(2558:2755:2958))
          (PORT CINY2 (4602:4602:4631)(4865:4894:4941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1491:1657:1830)(1527:1684:1845))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2040_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1969:2171:2378)(2007:2184:2367))
          (PORT SR (2633:2849:3071)(2748:2942:3140))
          (PORT CINY2 (2554:2554:2567)(2741:2754:2781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2041_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2828:3208:3596)(2904:3262:3624))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2041_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4639:5070:5511)(4908:5309:5723))
          (PORT SR (3532:3870:4212)(3693:3993:4305))
          (PORT CINY2 (4650:4650:4688)(4766:4804:4845))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (8839:9794:10775)(9153:10027:10932))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2042_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2085:2326:2570)(2128:2344:2567))
          (PORT SR (7689:8510:9352)(8074:8835:9611))
          (PORT CINY2 (4410:4410:4443)(4571:4604:4645))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2043_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (717:826:937)(718:810:905))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2043_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1602:1777:1958)(1668:1832:2000))
          (PORT SR (2287:2513:2744)(2397:2607:2823))
          (PORT CINY2 (5194:5194:5222)(5576:5604:5661))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1092:1255:1421)(1131:1281:1433))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2044_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2190:2409:2635)(2310:2518:2731))
          (PORT SR (2506:2762:3025)(2640:2873:3110))
          (PORT CINY2 (6922:6922:6962)(7394:7434:7509))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1582:1804:2028)(1610:1807:2007))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2045_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5073:5597:6139)(5324:5826:6342))
          (PORT SR (3203:3520:3843)(3422:3734:4054))
          (PORT CINY2 (8394:8394:8446)(8912:8964:9053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (715:817:922)(718:809:902))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2046_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1904:2152:2407)(1971:2204:2443))
          (PORT SR (2534:2761:2990)(2648:2840:3039))
          (PORT CINY2 (5098:5098:5132)(5360:5394:5445))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2047_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1096:1238:1385)(1134:1264:1396))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2047_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1093:1234:1379)(1137:1269:1402))
          (PORT SR (2985:3282:3586)(3120:3399:3685))
          (PORT CINY2 (4074:4074:4100)(4298:4324:4365))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (825:934:1045)(823:916:1013))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2048_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1124:1225:1330)(1143:1238:1333))
          (PORT SR (2598:2812:3030)(2721:2916:3115))
          (PORT CINY2 (2810:2810:2823)(3041:3054:3085))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2049_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4192:4639:5096)(4393:4814:5246))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2049_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1826:1997:2173)(1915:2078:2243))
          (PORT SR (4513:4920:5336)(4723:5089:5464))
          (PORT CINY2 (4074:4074:4108)(4160:4194:4229))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (8038:8933:9850)(8349:9193:10058))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2050_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3417:3810:4217)(3605:3984:4376))
          (PORT SR (4233:4659:5092)(4459:4860:5272))
          (PORT CINY2 (3802:3802:3833)(3893:3924:3957))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2051_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1401:1562:1726)(1452:1596:1745))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2051_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1651:1815:1984)(1670:1812:1959))
          (PORT SR (2456:2683:2914)(2579:2771:2968))
          (PORT CINY2 (5610:5610:5644)(5960:5994:6053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2052_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1596:1811:2031)(1634:1838:2048))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2052_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2201:2382:2570)(2264:2423:2588))
          (PORT SR (6440:7096:7766)(6731:7338:7959))
          (PORT CINY2 (7466:7466:7512)(7928:7974:8053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2053_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (899:1038:1178)(915:1035:1160))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2053_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2105:2314:2530)(2182:2370:2564))
          (PORT SR (2561:2817:3077)(2700:2930:3168))
          (PORT CINY2 (7370:7370:7414)(7850:7894:7973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1380:1562:1747)(1387:1548:1715))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2054_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1299:1456:1617)(1278:1411:1550))
          (PORT SR (2420:2623:2829)(2531:2705:2883))
          (PORT CINY2 (5418:5418:5456)(5666:5704:5757))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2055_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1360:1514:1674)(1418:1558:1701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2055_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1299:1456:1617)(1278:1411:1550))
          (PORT SR (2420:2623:2829)(2531:2705:2883))
          (PORT CINY2 (5418:5418:5456)(5666:5704:5757))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1365:1563:1765)(1433:1615:1799))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2056_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1874:2090:2311)(1961:2173:2391))
          (PORT SR (2508:2746:2992)(2605:2825:3048))
          (PORT CINY2 (3530:3530:3550)(3764:3784:3821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2057_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2680:3010:3347)(2688:2974:3266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2057_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1844:2055:2273)(1892:2088:2290))
          (PORT SR (3121:3388:3657)(3286:3530:3782))
          (PORT CINY2 (3850:3850:3882)(3932:3964:3997))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (9455:10517:11607)(9756:10721:11718))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2058_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1389:1576:1767)(1439:1611:1786))
          (PORT SR (3304:3600:3905)(3528:3824:4127))
          (PORT CINY2 (3786:3786:3814)(3926:3954:3989))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2059_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1200:1361:1527)(1199:1337:1480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2059_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1543:1746:1955)(1537:1714:1894))
          (PORT SR (2159:2362:2569)(2253:2434:2618))
          (PORT CINY2 (5242:5242:5271)(5615:5644:5701))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (584:661:740)(574:639:706))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2060_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2612:2885:3164)(2692:2938:3191))
          (PORT SR (2054:2237:2422)(2152:2312:2476))
          (PORT CINY2 (7082:7082:7124)(7547:7589:7665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2061_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (872:1007:1146)(871:986:1104))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2061_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2791:3062:3340)(2850:3094:3344))
          (PORT SR (2401:2633:2868)(2523:2728:2937))
          (PORT CINY2 (6938:6938:6981)(7361:7404:7477))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2062_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1255:1405:1559)(1252:1380:1511))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2062_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1951:2163:2379)(1976:2173:2375))
          (PORT SR (2730:2979:3230)(2868:3089:3315))
          (PORT CINY2 (5722:5722:5761)(6005:6044:6101))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (912:1033:1157)(935:1050:1166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2063_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1276:1435:1597)(1297:1447:1600))
          (PORT SR (2500:2727:2961)(2640:2844:3053))
          (PORT CINY2 (5306:5306:5339)(5621:5654:5709))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2374:2684:3000)(2478:2768:3061))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2064_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2952:3295:3647)(3026:3333:3645))
          (PORT SR (3772:4152:4543)(3912:4262:4619))
          (PORT CINY2 (3178:3178:3192)(3455:3469:3505))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x110y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2065_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1163:1325:1493)(1210:1371:1535))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2065_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2044:2281:2520)(2096:2308:2525))
          (PORT SR (7316:8090:8884)(7656:8364:9086))
          (PORT CINY2 (4058:4058:4089)(4193:4224:4261))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (7062:7861:8678)(7358:8111:8883))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2066_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2093:2333:2577)(2128:2338:2553))
          (PORT SR (4354:4740:5134)(4539:4881:5231))
          (PORT CINY2 (3898:3898:3931)(3971:4004:4037))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2067_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1219:1381:1547)(1216:1356:1502))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2067_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1887:2131:2379)(1925:2145:2369))
          (PORT SR (2584:2830:3078)(2732:2960:3195))
          (PORT CINY2 (5578:5578:5610)(5957:5989:6049))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (4634:5209:5796)(4878:5428:5985))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2068_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3552:3968:4394)(3617:3984:4358))
          (PORT SR (2645:2922:3202)(2783:3024:3270))
          (PORT CINY2 (8698:8698:8751)(9251:9304:9397))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2069_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2880:3247:3621)(2979:3305:3636))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2069_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2164:2366:2573)(2238:2426:2617))
          (PORT SR (2261:2460:2662)(2376:2557:2743))
          (PORT CINY2 (7770:7770:7817)(8267:8314:8397))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1203:1361:1522)(1196:1330:1469))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2070_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1656:1804:1955)(1683:1809:1940))
          (PORT SR (2616:2844:3075)(2747:2948:3154))
          (PORT CINY2 (5594:5594:5633)(5855:5894:5949))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2071_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (558:632:708)(539:602:665))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2071_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1329:1472:1618)(1360:1498:1636))
          (PORT SR (4102:4553:5011)(4265:4664:5073))
          (PORT CINY2 (5066:5066:5098)(5357:5389:5441))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1026:1164:1305)(1040:1166:1296))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2072_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1746:1936:2132)(1770:1944:2120))
          (PORT SR (2788:3025:3267)(2923:3148:3378))
          (PORT CINY2 (2570:2570:2582)(2777:2789:2817))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2073_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3298:3646:4002)(3441:3772:4109))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2073_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3521:3875:4239)(3648:3971:4300))
          (PORT SR (3489:3804:4123)(3682:3974:4274))
          (PORT CINY2 (4698:4698:4737)(4805:4844:4885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2074_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (4649:5171:5705)(4790:5263:5751))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2074_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1740:1940:2144)(1740:1908:2081))
          (PORT SR (3215:3516:3820)(3390:3676:3968))
          (PORT CINY2 (4010:4010:4040)(4154:4184:4221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2075_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1215:1378:1544)(1194:1331:1471))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2075_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1644:1818:1996)(1717:1884:2059))
          (PORT SR (2653:2922:3193)(2819:3083:3352))
          (PORT CINY2 (5098:5098:5120)(5567:5589:5649))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2142:2404:2673)(2193:2435:2683))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2076_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2063:2269:2477)(2149:2344:2541))
          (PORT SR (2493:2750:3011)(2629:2863:3103))
          (PORT CINY2 (7370:7370:7410)(7919:7959:8041))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2077_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1224:1395:1571)(1236:1396:1558))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2077_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2063:2269:2477)(2149:2344:2541))
          (PORT SR (2493:2750:3011)(2629:2863:3103))
          (PORT CINY2 (7370:7370:7410)(7919:7959:8041))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1826:2070:2318)(1846:2061:2279))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2078_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1664:1883:2106)(1709:1906:2107))
          (PORT SR (2345:2574:2808)(2455:2665:2879))
          (PORT CINY2 (5002:5002:5030)(5351:5379:5433))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2079_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1625:1834:2048)(1651:1831:2015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2079_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1065:1211:1362)(1102:1242:1386))
          (PORT SR (1978:2179:2384)(2050:2238:2430))
          (PORT CINY2 (4074:4074:4092)(4436:4454:4501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x86y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2080_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1595:1786:1980)(1697:1877:2060))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2080_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1694:1862:2035)(1730:1882:2040))
          (PORT SR (2795:3035:3280)(2928:3142:3361))
          (PORT CINY2 (2586:2586:2593)(2882:2889:2921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2081_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1267:1437:1612)(1331:1505:1680))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2081_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1141:1252:1367)(1169:1273:1379))
          (PORT SR (3718:4044:4375)(3949:4265:4589))
          (PORT CINY2 (2394:2394:2409)(2519:2534:2557))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3175:3554:3941)(3319:3685:4057))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2082_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1273:1378:1486)(1310:1404:1500))
          (PORT SR (3203:3457:3715)(3371:3609:3853))
          (PORT CINY2 (2250:2250:2266)(2333:2349:2369))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2083_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1721:1950:2184)(1787:2006:2227))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2083_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4503:4908:5323)(4690:5063:5442))
          (PORT SR (2560:2777:3000)(2697:2895:3097))
          (PORT CINY2 (2906:2906:2917)(3188:3199:3233))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2084_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3136:3537:3944)(3257:3634:4019))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2084_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1947:2130:2316)(2028:2202:2380))
          (PORT SR (2447:2671:2897)(2556:2757:2964))
          (PORT CINY2 (7226:7226:7271)(7664:7709:7785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2085_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1216:1391:1570)(1252:1431:1613))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2085_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2535:2792:3053)(2620:2856:3100))
          (PORT SR (2691:2977:3268)(2842:3104:3372))
          (PORT CINY2 (6682:6682:6721)(7130:7169:7241))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1589:1815:2044)(1622:1831:2044))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2086_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2258:2506:2756)(2373:2608:2850))
          (PORT SR (3208:3486:3766)(3341:3590:3843))
          (PORT CINY2 (4314:4314:4345)(4493:4524:4565))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2087_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1894:2181:2473)(1983:2270:2561))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2087_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (788:885:983)(783:873:967))
          (PORT SR (2982:3245:3513)(3125:3367:3614))
          (PORT CINY2 (2890:2890:2906)(3083:3099:3129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x86y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1892:2105:2323)(2014:2213:2415))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2088_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1945:2173:2405)(2056:2286:2520))
          (PORT SR (2935:3175:3419)(3067:3281:3499))
          (PORT CINY2 (1626:1626:1633)(1757:1764:1781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2089_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (373:428:485)(364:411:458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2089_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2526:2800:3078)(2623:2881:3144))
          (PORT SR (7116:7867:8636)(7429:8111:8806))
          (PORT CINY2 (3530:3530:3558)(3626:3654:3685))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2090_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (4883:5395:5920)(5043:5524:6016))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2090_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1940:2151:2363)(2024:2217:2413))
          (PORT SR (2422:2612:2804)(2534:2700:2871))
          (PORT CINY2 (3242:3242:3268)(3323:3349:3377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2091_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1751:2007:2269)(1816:2062:2310))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2091_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1959:2162:2368)(2003:2185:2373))
          (PORT SR (3124:3413:3710)(3322:3602:3887))
          (PORT CINY2 (3434:3434:3448)(3755:3769:3809))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2092_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1511:1701:1896)(1557:1732:1913))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2092_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2174:2377:2583)(2274:2459:2650))
          (PORT SR (2121:2324:2530)(2226:2410:2599))
          (PORT CINY2 (5722:5722:5753)(6143:6174:6237))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2093_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1772:1960:2152)(1828:2004:2186))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2093_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2512:2769:3030)(2638:2874:3118))
          (PORT SR (2069:2271:2475)(2172:2357:2547))
          (PORT CINY2 (5626:5626:5655)(6065:6094:6157))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2094_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1594:1808:2028)(1645:1837:2035))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2094_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2325:2581:2841)(2391:2614:2844))
          (PORT SR (2536:2754:2975)(2657:2866:3079))
          (PORT CINY2 (4122:4122:4149)(4337:4364:4405))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2095_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1781:1991:2204)(1899:2101:2305))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2095_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1610:1812:2017)(1652:1839:2031))
          (PORT SR (4634:5086:5547)(4964:5416:5874))
          (PORT CINY2 (3402:3402:3426)(3545:3569:3601))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x86y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2096_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1766:1990:2218)(1870:2076:2286))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2096_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1262:1411:1566)(1306:1450:1596))
          (PORT SR (2741:2958:3180)(2881:3076:3273))
          (PORT CINY2 (1946:1946:1953)(2132:2139:2161))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2097_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1219:1400:1585)(1271:1450:1630))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2097_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1870:2095:2324)(1907:2114:2327))
          (PORT SR (3868:4220:4579)(4095:4427:4769))
          (PORT CINY2 (2266:2266:2281)(2369:2384:2405))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1594:1822:2057)(1656:1870:2089))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2098_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1686:1887:2092)(1704:1883:2068))
          (PORT SR (3681:4010:4345)(3890:4196:4511))
          (PORT CINY2 (2090:2090:2104)(2180:2194:2213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x120y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2099_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2164:2423:2686)(2299:2536:2781))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2099_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2140:2362:2590)(2206:2414:2626))
          (PORT SR (2533:2758:2987)(2676:2878:3084))
          (PORT CINY2 (6458:6458:6499)(6833:6874:6941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1685:1928:2175)(1740:1965:2192))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2100_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4351:4817:5295)(4504:4929:5365))
          (PORT SR (2570:2820:3073)(2702:2922:3148))
          (PORT CINY2 (8314:8314:8367)(8801:8854:8941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2101_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (910:1043:1180)(915:1035:1159))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2101_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2218:2492:2771)(2314:2555:2801))
          (PORT SR (2179:2383:2590)(2294:2479:2670))
          (PORT CINY2 (6426:6426:6461)(6899:6934:7005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1383:1541:1703)(1438:1578:1722))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2102_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2631:2910:3194)(2700:2943:3193))
          (PORT SR (6991:7739:8502)(7315:8009:8716))
          (PORT CINY2 (6538:6538:6586)(6806:6854:6917))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2103_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1460:1653:1852)(1515:1684:1855))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2103_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (759:853:949)(750:834:921))
          (PORT SR (2570:2794:3021)(2680:2873:3070))
          (PORT CINY2 (5290:5290:5328)(5516:5554:5605))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1557:1790:2027)(1636:1849:2066))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2104_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1656:1841:2028)(1699:1865:2035))
          (PORT SR (2744:3005:3274)(2869:3112:3361))
          (PORT CINY2 (3450:3450:3471)(3653:3674:3709))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3776:4218:4671)(3850:4251:4663))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2105_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1390:1588:1788)(1363:1519:1681))
          (PORT SR (3889:4264:4642)(4069:4409:4757))
          (PORT CINY2 (3914:3914:3946)(4007:4039:4073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2106_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3463:3824:4195)(3547:3874:4209))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2106_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2348:2590:2838)(2440:2670:2904))
          (PORT SR (2980:3230:3492)(3155:3400:3649))
          (PORT CINY2 (3370:3370:3396)(3473:3499:3529))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1227:1393:1561)(1252:1414:1581))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2107_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1584:1765:1950)(1637:1805:1977))
          (PORT SR (2101:2297:2501)(2210:2401:2598))
          (PORT CINY2 (5050:5050:5075)(5459:5484:5541))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1501:1694:1892)(1533:1711:1895))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2108_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2969:3268:3576)(3099:3386:3679))
          (PORT SR (2486:2701:2918)(2572:2765:2961))
          (PORT CINY2 (7738:7738:7787)(8195:8244:8325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (554:634:715)(558:630:703))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2109_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2194:2399:2609)(2264:2441:2624))
          (PORT SR (2170:2379:2593)(2296:2485:2679))
          (PORT CINY2 (7578:7578:7621)(8111:8154:8237))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1555:1761:1970)(1576:1764:1958))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2110_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1858:2068:2284)(1876:2063:2257))
          (PORT SR (2605:2832:3063)(2728:2929:3135))
          (PORT CINY2 (5242:5242:5279)(5477:5514:5565))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1415:1590:1771)(1485:1651:1820))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2111_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1531:1735:1944)(1529:1710:1896))
          (PORT SR (2585:2813:3046)(2720:2924:3133))
          (PORT CINY2 (4794:4794:4827)(5021:5054:5101))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x87y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2264:2555:2850)(2406:2699:2999))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2112_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2196:2416:2642)(2261:2464:2671))
          (PORT SR (4981:5464:5960)(5296:5758:6230))
          (PORT CINY2 (2570:2570:2578)(2846:2854:2885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2113_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1450:1632:1818)(1520:1687:1859))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2113_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2412:2655:2904)(2541:2762:2989))
          (PORT SR (2868:3111:3361)(3037:3254:3476))
          (PORT CINY2 (4634:4634:4669)(4799:4834:4877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (7187:7987:8805)(7462:8209:8973))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2114_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2221:2443:2670)(2300:2507:2722))
          (PORT SR (5032:5481:5939)(5240:5651:6071))
          (PORT CINY2 (3690:3690:3720)(3779:3809:3841))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1341:1542:1747)(1322:1489:1659))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2115_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3563:3967:4382)(3678:4045:4419))
          (PORT SR (1954:2141:2330)(2047:2207:2370))
          (PORT CINY2 (6890:6890:6928)(7391:7429:7505))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3741:4239:4744)(3940:4405:4877))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2116_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2924:3226:3536)(3043:3327:3614))
          (PORT SR (5059:5573:6092)(5290:5770:6258))
          (PORT CINY2 (8666:8666:8717)(9248:9299:9393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x125y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1392:1584:1778)(1443:1626:1814))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2117_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2135:2343:2557)(2232:2421:2615))
          (PORT SR (2105:2302:2502)(2191:2363:2539))
          (PORT CINY2 (8234:8234:8280)(8828:8874:8965))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1816:2060:2309)(1933:2164:2398))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2118_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1695:1890:2088)(1773:1959:2148))
          (PORT SR (2472:2696:2925)(2587:2793:3005))
          (PORT CINY2 (6986:6986:7030)(7400:7444:7517))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1297:1452:1609)(1352:1489:1630))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2119_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1065:1201:1338)(1055:1174:1297))
          (PORT SR (2300:2500:2704)(2425:2599:2776))
          (PORT CINY2 (5674:5674:5708)(6035:6069:6129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2546:2853:3167)(2631:2921:3219))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2120_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (727:817:909)(698:773:850))
          (PORT SR (3571:3923:4285)(3805:4146:4495))
          (PORT CINY2 (4170:4170:4190)(4514:4534:4581))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (716:817:922)(738:837:938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2121_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2229:2440:2658)(2304:2497:2695))
          (PORT SR (7457:8254:9071)(7794:8529:9278))
          (PORT CINY2 (3178:3178:3204)(3248:3274:3301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (4318:4787:5273)(4457:4888:5336))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2122_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1937:2129:2326)(2036:2215:2397))
          (PORT SR (2842:3086:3333)(2974:3181:3392))
          (PORT CINY2 (4778:4778:4816)(4916:4954:4997))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2123_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2274:2554:2840)(2425:2711:3002))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2123_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1091:1229:1370)(1150:1293:1440))
          (PORT SR (3220:3526:3840)(3411:3700:3995))
          (PORT CINY2 (3818:3818:3836)(4136:4154:4197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (572:657:743)(560:635:712))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2124_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2146:2318:2497)(2196:2351:2513))
          (PORT SR (2327:2563:2804)(2450:2657:2869))
          (PORT CINY2 (7034:7034:7075)(7508:7549:7625))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2125_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (948:1071:1195)(976:1092:1212))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2125_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2121:2296:2477)(2160:2312:2470))
          (PORT SR (2361:2598:2838)(2502:2717:2936))
          (PORT CINY2 (7242:7242:7282)(7769:7809:7889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1269:1437:1608)(1302:1450:1600))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2126_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1771:1945:2125)(1849:2018:2190))
          (PORT SR (2827:3098:3376)(2966:3215:3468))
          (PORT CINY2 (4634:4634:4665)(4868:4899:4945))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2127_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1389:1548:1709)(1453:1598:1747))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2127_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1738:1920:2105)(1765:1924:2088))
          (PORT SR (4995:5490:5994)(5377:5887:6404))
          (PORT CINY2 (3370:3370:3392)(3542:3564:3597))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1934:2181:2432)(2048:2280:2516))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2128_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2241:2471:2705)(2331:2548:2773))
          (PORT SR (2540:2732:2928)(2652:2819:2988))
          (PORT CINY2 (1770:1770:1776)(1943:1949:1969))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x98y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1524:1707:1893)(1580:1749:1923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2129_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1547:1679:1815)(1563:1683:1806))
          (PORT SR (3682:4012:4350)(3903:4216:4534))
          (PORT CINY2 (2522:2522:2541)(2600:2619:2641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (8411:9355:10324)(8728:9608:10510))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2130_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2486:2772:3067)(2563:2832:3109))
          (PORT SR (2613:2818:3031)(2742:2934:3131))
          (PORT CINY2 (3082:3082:3106)(3170:3194:3221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1700:1911:2130)(1782:1995:2211))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2131_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1753:1971:2194)(1834:2055:2277))
          (PORT SR (2486:2704:2926)(2598:2785:2975))
          (PORT CINY2 (3370:3370:3384)(3680:3694:3733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (900:1032:1166)(898:1018:1140))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2132_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2348:2595:2849)(2420:2642:2869))
          (PORT SR (2105:2317:2534)(2209:2390:2575))
          (PORT CINY2 (6314:6314:6348)(6785:6819:6889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2133_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (927:1063:1202)(923:1046:1172))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2133_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2348:2595:2849)(2420:2642:2869))
          (PORT SR (2105:2317:2534)(2209:2390:2575))
          (PORT CINY2 (6314:6314:6348)(6785:6819:6889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1272:1428:1587)(1270:1402:1536))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2134_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2440:2694:2954)(2479:2713:2952))
          (PORT SR (2486:2715:2949)(2595:2804:3018))
          (PORT CINY2 (4490:4490:4518)(4751:4779:4825))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2135_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1325:1516:1708)(1343:1527:1714))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2135_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (922:1031:1143)(931:1032:1135))
          (PORT SR (2713:2955:3204)(2842:3062:3287))
          (PORT CINY2 (2890:2890:2902)(3152:3164:3197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x81y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1755:1968:2188)(1862:2066:2273))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2136_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (914:1031:1148)(904:1000:1098))
          (PORT SR (2626:2843:3066)(2747:2934:3124))
          (PORT CINY2 (1770:1770:1772)(2012:2014:2037))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2137_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1242:1396:1554)(1271:1425:1581))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2137_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2407:2717:3029)(2446:2715:2992))
          (PORT SR (2951:3181:3415)(3086:3287:3491))
          (PORT CINY2 (1834:1834:1848)(1880:1894:1909))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3814:4276:4747)(3970:4415:4867))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2138_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2055:2315:2577)(2066:2280:2500))
          (PORT SR (3312:3589:3871)(3486:3741:4000))
          (PORT CINY2 (2186:2186:2202)(2258:2274:2293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2139_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2991:3306:3627)(3139:3424:3720))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2139_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2220:2441:2668)(2353:2563:2775))
          (PORT SR (2298:2532:2769)(2411:2618:2831))
          (PORT CINY2 (6938:6938:6977)(7430:7469:7545))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (4914:5530:6157)(5152:5740:6337))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2140_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3992:4360:4739)(4181:4531:4889))
          (PORT SR (2890:3171:3457)(3045:3312:3585))
          (PORT CINY2 (8778:8778:8830)(9362:9414:9509))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2141_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1928:2194:2465)(1960:2209:2460))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2141_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2000:2216:2437)(2085:2296:2511))
          (PORT SR (3084:3419:3760)(3294:3611:3936))
          (PORT CINY2 (8346:8346:8393)(8942:8989:9081))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1732:1944:2158)(1753:1951:2151))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2142_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3353:3685:4025)(3513:3817:4128))
          (PORT SR (7711:8548:9403)(8082:8851:9639))
          (PORT CINY2 (6442:6442:6484)(6797:6839:6905))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2143_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1292:1453:1619)(1335:1487:1644))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2143_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1279:1436:1597)(1334:1489:1648))
          (PORT SR (2860:3133:3413)(3015:3274:3539))
          (PORT CINY2 (5258:5258:5290)(5582:5614:5669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1499:1697:1899)(1554:1736:1922))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2144_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1629:1810:1995)(1663:1828:1998))
          (PORT SR (3143:3496:3854)(3327:3685:4050))
          (PORT CINY2 (3882:3882:3900)(4211:4229:4273))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3809:4302:4811)(3937:4396:4864))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2145_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4739:5249:5772)(4941:5419:5907))
          (PORT SR (4489:4889:5297)(4703:5078:5459))
          (PORT CINY2 (4842:4842:4880)(4991:5029:5073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (7032:7806:8603)(7287:8011:8760))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2146_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2174:2408:2648)(2283:2507:2737))
          (PORT SR (3884:4270:4661)(4072:4427:4794))
          (PORT CINY2 (4298:4298:4334)(4388:4424:4461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2147_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:623:707)(511:573:636))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2147_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2338:2588:2843)(2365:2584:2812))
          (PORT SR (1841:2014:2193)(1922:2086:2255))
          (PORT CINY2 (5130:5130:5154)(5570:5594:5653))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (947:1080:1216)(987:1116:1248))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2148_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3000:3279:3566)(3092:3350:3615))
          (PORT SR (2363:2589:2817)(2474:2675:2882))
          (PORT CINY2 (7738:7738:7783)(8264:8309:8393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (539:621:704)(519:583:648))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2149_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2709:2928:3153)(2812:3012:3216))
          (PORT SR (1968:2150:2335)(2072:2231:2394))
          (PORT CINY2 (7658:7658:7700)(8222:8264:8349))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1828:2080:2335)(1830:2039:2253))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2150_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1907:2129:2354)(1972:2186:2406))
          (PORT SR (2625:2899:3178)(2762:3024:3293))
          (PORT CINY2 (4842:4842:4868)(5198:5224:5277))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1511:1716:1924)(1528:1702:1881))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2151_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1193:1328:1466)(1169:1283:1403))
          (PORT SR (3090:3379:3675)(3281:3555:3835))
          (PORT CINY2 (3946:3946:3964)(4286:4304:4349))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x83y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2102:2336:2576)(2212:2437:2669))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2152_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1048:1182:1318)(1046:1164:1284))
          (PORT SR (2981:3244:3514)(3149:3389:3632))
          (PORT CINY2 (2122:2122:2126)(2390:2394:2421))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1360:1523:1690)(1391:1535:1683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2153_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1828:1986:2145)(1859:1998:2145))
          (PORT SR (3540:3837:4139)(3752:4040:4335))
          (PORT CINY2 (2602:2602:2620)(2711:2729:2753))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5573:6192:6827)(5803:6386:6987))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2154_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2512:2744:2980)(2582:2792:3012))
          (PORT SR (3926:4281:4643)(4179:4527:4880))
          (PORT CINY2 (2314:2314:2330)(2408:2424:2445))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1596:1829:2067)(1653:1882:2113))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2155_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1330:1466:1607)(1352:1479:1608))
          (PORT SR (2094:2271:2451)(2177:2334:2494))
          (PORT CINY2 (3242:3242:3252)(3599:3609:3649))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1283:1461:1643)(1339:1516:1698))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2156_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2498:2737:2984)(2580:2787:3000))
          (PORT SR (2035:2219:2404)(2125:2288:2456))
          (PORT CINY2 (6634:6634:6672)(7091:7129:7201))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1728:1972:2221)(1780:2021:2267))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2157_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2656:2927:3207)(2755:2999:3247))
          (PORT SR (2049:2231:2415)(2146:2305:2469))
          (PORT CINY2 (7146:7146:7188)(7622:7664:7741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1243:1424:1608)(1249:1408:1568))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2158_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1789:2012:2241)(1805:2001:2200))
          (PORT SR (3250:3528:3810)(3383:3633:3890))
          (PORT CINY2 (4554:4554:4586)(4757:4789:4833))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1542:1781:2023)(1610:1852:2098))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2159_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1453:1613:1777)(1464:1611:1762))
          (PORT SR (3180:3474:3774)(3359:3629:3904))
          (PORT CINY2 (2618:2618:2631)(2816:2829:2857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x83y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1533:1754:1980)(1582:1785:1996))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2160_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1532:1725:1922)(1551:1727:1905))
          (PORT SR (2972:3210:3451)(3124:3343:3566))
          (PORT CINY2 (1482:1482:1486)(1640:1644:1661))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2161_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1404:1607:1814)(1464:1668:1875))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2161_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2086:2357:2633)(2106:2335:2569))
          (PORT SR (3402:3686:3977)(3588:3852:4122))
          (PORT CINY2 (2234:2234:2251)(2297:2314:2333))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x96y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (4749:5305:5872)(4962:5498:6043))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2162_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1924:2180:2441)(1906:2116:2333))
          (PORT SR (3544:3844:4151)(3737:4019:4307))
          (PORT CINY2 (2298:2298:2315)(2372:2389:2409))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1473:1655:1842)(1493:1672:1854))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2163_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1304:1434:1567)(1325:1442:1564))
          (PORT SR (2158:2362:2571)(2250:2425:2603))
          (PORT CINY2 (3626:3626:3636)(4049:4059:4105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1180:1331:1487)(1181:1312:1444))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2164_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3862:4324:4794)(3963:4350:4748))
          (PORT SR (2797:3098:3407)(2973:3270:3573))
          (PORT CINY2 (6634:6634:6668)(7160:7194:7269))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1128:1248:1369)(1159:1267:1376))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2165_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2071:2315:2564)(2118:2342:2570))
          (PORT SR (2532:2796:3067)(2708:2976:3251))
          (PORT CINY2 (5834:5834:5862)(6326:6354:6421))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x104y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1192:1343:1496)(1227:1363:1502))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2166_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1398:1583:1771)(1422:1595:1770))
          (PORT SR (2439:2653:2877)(2566:2773:2984))
          (PORT CINY2 (4218:4218:4243)(4484:4509:4553))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3143:3494:3856)(3268:3593:3925))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2167_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1779:1981)(1592:1773:1959))
          (PORT SR (3785:4164:4553)(3933:4282:4638))
          (PORT CINY2 (3530:3530:3546)(3833:3849:3889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x81y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1397:1577:1760)(1431:1595:1765))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2168_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1916:2154:2395)(1979:2199:2424))
          (PORT SR (2532:2724:2918)(2644:2812:2984))
          (PORT CINY2 (1578:1578:1580)(1787:1789:1809))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2169_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (768:879:991)(773:884:996))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2169_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2093:2399:2708)(2099:2350:2610))
          (PORT SR (2794:3002:3212)(2918:3099:3286))
          (PORT CINY2 (1514:1514:1524)(1574:1584:1597))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5049:5600:6166)(5215:5718:6238))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2170_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1923:2215:2511)(1924:2171:2425))
          (PORT SR (3373:3657:3947)(3564:3830:4100))
          (PORT CINY2 (1786:1786:1799)(1841:1854:1869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2171_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (886:1015:1147)(884:997:1113))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2171_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1749:1982:2221)(1832:2072:2315))
          (PORT SR (1837:2011:2190)(1913:2077:2246))
          (PORT CINY2 (4778:4778:4800)(5192:5214:5269))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (761:857:955)(774:862:952))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2172_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1838:2033:2232)(1856:2024:2195))
          (PORT SR (2155:2367:2582)(2276:2464:2655))
          (PORT CINY2 (7066:7066:7105)(7580:7619:7697))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2173_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1195:1362:1532)(1220:1376:1536))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2173_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2390:2614:2844)(2451:2652:2858))
          (PORT SR (2636:2905:3178)(2761:3014:3273))
          (PORT CINY2 (7706:7706:7749)(8261:8304:8389))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1633:1852:2074)(1639:1827:2018))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2174_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1094:1207:1322)(1107:1211:1318))
          (PORT SR (2175:2373:2573)(2288:2460:2637))
          (PORT CINY2 (5290:5290:5320)(5654:5684:5741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x99y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1294:1442:1595)(1294:1419:1546))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2175_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1177:1313:1451)(1222:1356:1493))
          (PORT SR (2629:2870:3117)(2787:3013:3244))
          (PORT CINY2 (3978:3978:3998)(4289:4309:4353))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2601:2936:3276)(2792:3135:3486))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2176_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1361:1537:1719)(1395:1554:1718))
          (PORT SR (5330:5858:6400)(5694:6207:6731))
          (PORT CINY2 (2922:2922:2932)(3224:3234:3269))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x99y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2177_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1226:1368:1513)(1245:1365:1488))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2177_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1870:2090:2316)(1944:2153:2368))
          (PORT SR (4073:4441:4818)(4336:4695:5062))
          (PORT CINY2 (2826:2826:2846)(2939:2959:2985))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1117:1266:1418)(1176:1320:1465))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2178_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1487:1658:1832)(1560:1721:1886))
          (PORT SR (4632:5079:5535)(4972:5428:5891))
          (PORT CINY2 (3018:3018:3038)(3164:3184:3213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1777:2035:2300)(1853:2101:2353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2179_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1444:1618:1797)(1445:1588:1738))
          (PORT SR (2702:2939:3181)(2856:3075:3298))
          (PORT CINY2 (3402:3402:3414)(3752:3764:3805))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (540:623:707)(512:578:644))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2180_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2271:2504:2742)(2388:2594:2808))
          (PORT SR (2479:2739:3005)(2629:2863:3103))
          (PORT CINY2 (6666:6666:6702)(7163:7199:7273))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1571:1778:1987)(1612:1805:2002))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2181_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1972:2183:2401)(2076:2267:2463))
          (PORT SR (2645:2918:3198)(2824:3098:3379))
          (PORT CINY2 (6026:6026:6054)(6551:6579:6649))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1778:2014:2257)(1856:2073:2296))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2182_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2371:2653:2942)(2439:2686:2939))
          (PORT SR (2468:2689:2914)(2575:2774:2977))
          (PORT CINY2 (4650:4650:4680)(4904:4934:4981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2183_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1728:1989:2254)(1821:2088:2361))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2183_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1895:2160:2429)(1939:2179:2425))
          (PORT SR (2980:3240:3506)(3129:3370:3616))
          (PORT CINY2 (3146:3146:3162)(3383:3399:3433))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1457:1631:1810)(1537:1705:1876))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2184_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2080:2370:2667)(2131:2386:2644))
          (PORT SR (3454:3773:4097)(3649:3946:4251))
          (PORT CINY2 (2154:2154:2160)(2393:2399:2425))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2185_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1208:1351:1498)(1215:1335:1458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2185_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1803:2006:2213)(1849:2027:2211))
          (PORT SR (3391:3668:3950)(3580:3845:4116))
          (PORT CINY2 (2426:2426:2443)(2522:2539:2561))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5220:5793:6381)(5406:5935:6481))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2186_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1628:1802:1978)(1657:1811:1969))
          (PORT SR (3554:3862:4176)(3767:4060:4357))
          (PORT CINY2 (1962:1962:1976)(2030:2044:2061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2187_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1512:1676:1844)(1519:1662:1809))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2187_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2366:2623:2886)(2463:2694:2933))
          (PORT SR (3349:3715:4086)(3532:3891:4258))
          (PORT CINY2 (7002:7002:7041)(7505:7544:7621))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (936:1051:1170)(971:1078:1187))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2188_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2306:2556:2812)(2444:2673:2908))
          (PORT SR (2112:2321:2533)(2235:2425:2620))
          (PORT CINY2 (8026:8026:8069)(8636:8679:8769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1520:1744:1972)(1526:1721:1918))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2189_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2002:2184:2371)(2108:2275:2446))
          (PORT SR (2236:2459:2686)(2361:2564:2772))
          (PORT CINY2 (8810:8810:8860)(9434:9484:9581))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1578:1782:1989)(1598:1778:1962))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2190_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1704:1913:2128)(1792:1978:2170))
          (PORT SR (2230:2439:2651)(2330:2509:2692))
          (PORT CINY2 (6762:6762:6804)(7172:7214:7285))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2191_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1020:1160:1306)(1067:1205:1346))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2191_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3820:4162:4511)(4028:4335:4648))
          (PORT SR (2827:3098:3376)(2999:3245:3495))
          (PORT CINY2 (5706:5706:5742)(6038:6074:6133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2362:2627:2900)(2432:2677:2932))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2192_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2163:2439:2720)(2199:2459:2723))
          (PORT SR (4947:5434:5940)(5136:5585:6045))
          (PORT CINY2 (3786:3786:3806)(4064:4084:4125))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2193_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (392:455:520)(385:442:500))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2193_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1155:1251:1350)(1178:1260:1344))
          (PORT SR (3164:3438:3724)(3364:3636:3913))
          (PORT CINY2 (3546:3546:3573)(3662:3689:3721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (6556:7256:7976)(6795:7445:8116))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2194_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4158:4535:4921)(4384:4736:5099))
          (PORT SR (2915:3153:3394)(3072:3285:3506))
          (PORT CINY2 (4378:4378:4413)(4499:4534:4573))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2195_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:836:946)(721:811:903))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2195_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1778:2000:2226)(1855:2073:2295))
          (PORT SR (2080:2284:2494)(2158:2344:2538))
          (PORT CINY2 (5194:5194:5218)(5645:5669:5729))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1233:1398:1567)(1244:1394:1549))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2196_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2713:3017:3327)(2808:3091:3381))
          (PORT SR (6093:6701:7323)(6355:6908:7475))
          (PORT CINY2 (7818:7818:7866)(8306:8354:8437))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2197_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (402:458:516)(377:423:470))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2197_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2014:2214:2419)(2129:2326:2527))
          (PORT SR (2144:2358:2575)(2246:2428:2614))
          (PORT CINY2 (7466:7466:7508)(7997:8039:8121))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1390:1572:1759)(1427:1600:1777))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2198_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1537:1694:1854)(1544:1682:1825))
          (PORT SR (2693:2962:3234)(2847:3092:3342))
          (PORT CINY2 (5514:5514:5546)(5882:5914:5973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x98y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2199_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1512:1726:1943)(1531:1715:1902))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2199_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (619:693:769)(602:666:732))
          (PORT SR (1846:2025:2209)(1903:2068:2237))
          (PORT CINY2 (4186:4186:4205)(4550:4569:4617))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (762:860:958)(785:877:971))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2200_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1949:2230:2517)(1981:2247:2519))
          (PORT SR (2524:2747:2974)(2634:2824:3017))
          (PORT CINY2 (2858:2858:2868)(3149:3159:3193))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (571:656:742)(565:636:707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2201_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1777:1974:2175)(1789:1956:2131))
          (PORT SR (3435:3738:4048)(3633:3922:4223))
          (PORT CINY2 (3674:3674:3701)(3812:3839:3873))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (10266:11389:12539)(10662:11691:12753))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2202_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1786:1971:2159)(1803:1965:2134))
          (PORT SR (2725:2930:3141)(2864:3052:3250))
          (PORT CINY2 (3338:3338:3362)(3470:3494:3525))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1715:1930:2152)(1802:2018:2237))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2203_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2095:2314:2538)(2215:2424:2639))
          (PORT SR (3299:3618:3945)(3506:3804:4107))
          (PORT CINY2 (3306:3306:3320)(3605:3619:3657))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1675:1885:2101)(1753:1952:2158))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2204_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2236:2421:2612)(2310:2485:2663))
          (PORT SR (2005:2187:2371)(2099:2258:2422))
          (PORT CINY2 (6250:6250:6284)(6710:6744:6813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1226:1402:1581)(1262:1435:1612))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2205_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2123:2329:2539)(2232:2420:2614))
          (PORT SR (2678:2958:3245)(2825:3085:3349))
          (PORT CINY2 (6746:6746:6785)(7205:7244:7317))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1279:1438:1601)(1330:1475:1622))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2206_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1781:1953:2130)(1796:1950:2107))
          (PORT SR (5751:6337:6938)(6223:6834:7456))
          (PORT CINY2 (4522:4522:4552)(4754:4784:4829))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1221:1388:1558)(1268:1419:1573))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2207_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (887:985:1086)(891:975:1061))
          (PORT SR (2223:2413:2609)(2323:2501:2684))
          (PORT CINY2 (3754:3754:3776)(3992:4014:4053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1912:2158:2407)(2014:2255:2503))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2208_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1807:2017:2233)(1916:2113:2318))
          (PORT SR (4611:5048:5496)(4887:5297:5715))
          (PORT CINY2 (2218:2218:2224)(2468:2474:2501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x99y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (730:831:935)(731:815:901))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2209_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1881:2077:2276)(1918:2094:2273))
          (PORT SR (2703:2929:3165)(2830:3041:3257))
          (PORT CINY2 (2634:2634:2654)(2714:2734:2757))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x98y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5085:5685:6297)(5348:5934:6530))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2210_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2184:2392:2607)(2226:2420:2619))
          (PORT SR (3883:4227:4579)(4125:4458:4798))
          (PORT CINY2 (2650:2650:2669)(2750:2769:2793))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1782:2016:2258)(1821:2034:2251))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2211_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2527:2772:3024)(2616:2839:3069))
          (PORT SR (2079:2253:2431)(2163:2316:2471))
          (PORT CINY2 (3690:3690:3704)(4055:4069:4113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (533:619:708)(513:582:653))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2212_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3090:3387:3694)(3184:3442:3704))
          (PORT SR (2210:2420:2632)(2306:2484:2668))
          (PORT CINY2 (7018:7018:7060)(7472:7514:7589))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2213_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (4214:4732:5261)(4375:4856:5348))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2213_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2215:2415:2620)(2258:2434:2613))
          (PORT SR (2316:2550:2789)(2447:2664:2886))
          (PORT CINY2 (6090:6090:6122)(6557:6589:6657))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1288:1439:1593)(1294:1428:1565))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2214_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2099:2335:2576)(2156:2382:2611))
          (PORT SR (6137:6772:7423)(6648:7314:7993))
          (PORT CINY2 (4874:4874:4906)(5132:5164:5213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1366:1576:1787)(1438:1656:1878))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2215_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1306:1453:1603)(1318:1454:1593))
          (PORT SR (2605:2818:3036)(2735:2930:3129))
          (PORT CINY2 (3162:3162:3177)(3419:3434:3469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x87y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1587:1777:1971)(1693:1881:2072))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2216_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (556:616:676)(530:580:631))
          (PORT SR (2736:2980:3231)(2878:3104:3334))
          (PORT CINY2 (2442:2442:2450)(2696:2704:2733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2217_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1415:1613:1816)(1513:1725:1939))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2217_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1725:1897:2073)(1782:1934:2091))
          (PORT SR (3447:3755:4068)(3637:3921:4210))
          (PORT CINY2 (2554:2554:2571)(2672:2689:2713))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (4571:5104:5648)(4764:5274:5793))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2218_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2223:2444:2671)(2282:2482:2692))
          (PORT SR (3355:3631:3913)(3527:3782:4042))
          (PORT CINY2 (2122:2122:2138)(2183:2199:2217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1046:1181:1318)(1065:1191:1319))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2219_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1827:2018:2214)(1876:2049:2229))
          (PORT SR (2010:2193:2378)(2105:2265:2429))
          (PORT CINY2 (6186:6186:6220)(6635:6669:6737))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (585:662:742)(579:646:714))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2220_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2007:2187:2371)(2066:2221:2380))
          (PORT SR (1973:2156:2342)(2078:2238:2401))
          (PORT CINY2 (7594:7594:7636)(8147:8189:8273))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2221_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (907:1038:1170)(930:1050:1172))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2221_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2387:2612:2840)(2462:2669:2879))
          (PORT SR (2322:2550:2782)(2468:2679:2895))
          (PORT CINY2 (8010:8010:8054)(8600:8644:8733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1546:1733:1923)(1555:1726:1899))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2222_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1307:1454:1604)(1330:1461:1594))
          (PORT SR (7530:8342:9172)(7890:8632:9392))
          (PORT CINY2 (6618:6618:6661)(6986:7029:7097))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (689:788:890)(682:771:862))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2223_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1971:2196)(1820:2022:2226))
          (PORT SR (2833:3106:3387)(2987:3234:3485))
          (PORT CINY2 (5002:5002:5034)(5282:5314:5365))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1454:1595:1742)(1481:1608:1740))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2224_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1436:1594:1755)(1502:1659:1820))
          (PORT SR (3514:3852:4199)(3752:4086:4427))
          (PORT CINY2 (3786:3786:3802)(4133:4149:4193))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2225_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1365:1561:1762)(1406:1594:1785))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2225_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1893:2070:2253)(1931:2093:2258))
          (PORT SR (3546:3868:4204)(3790:4116:4448))
          (PORT CINY2 (3898:3898:3927)(4040:4069:4105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (9398:10409:11447)(9719:10645:11602))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2226_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1911:2117:2327)(2008:2213:2423))
          (PORT SR (3478:3772:4074)(3630:3890:4157))
          (PORT CINY2 (3946:3946:3976)(4079:4109:4145))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2227_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1940:2219:2505)(2032:2305:2580))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2227_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2328:2565:2808)(2397:2602:2812))
          (PORT SR (3702:4063:4434)(3961:4322:4690))
          (PORT CINY2 (3962:3962:3979)(4322:4339:4385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1192:1335:1480)(1213:1342:1476))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2228_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2458:2688:2924)(2599:2802:3008))
          (PORT SR (2089:2300:2513)(2188:2368:2552))
          (PORT CINY2 (7082:7082:7120)(7616:7654:7733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2229_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (375:434:494)(351:397:444))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2229_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2338:2575:2818)(2454:2662:2873))
          (PORT SR (2149:2361:2578)(2256:2437:2622))
          (PORT CINY2 (7210:7210:7252)(7697:7739:7817))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2230_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (716:831:948)(696:782:870))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2230_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2115:2340:2570)(2221:2427:2636))
          (PORT SR (2638:2860:3085)(2773:2972:3176))
          (PORT CINY2 (4890:4890:4925)(5099:5134:5181))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2231_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1413:1614:1819)(1473:1677:1885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2231_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1265:1408:1554)(1309:1438:1571))
          (PORT SR (2448:2640:2837)(2551:2718:2888))
          (PORT CINY2 (2730:2730:2744)(2930:2944:2973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x80y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1954:2199:2450)(2084:2325:2569))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2232_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1148:1289:1436)(1161:1289:1419))
          (PORT SR (2899:3148:3399)(3028:3247:3471))
          (PORT CINY2 (1274:1274:1275)(1448:1449:1465))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2233_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1349:1509:1672)(1382:1524:1671))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2233_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1756:1951:2151)(1836:2006:2178))
          (PORT SR (3506:3813:4127)(3704:3991:4282))
          (PORT CINY2 (2346:2346:2364)(2411:2429:2449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3222:3613:4013)(3332:3701:4077))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2234_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1900:2110:2327)(1978:2163:2352))
          (PORT SR (2691:2917:3153)(2809:3020:3235))
          (PORT CINY2 (2282:2282:2300)(2336:2354:2373))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1060:1188:1320)(1038:1143:1252))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2235_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2339:2565:2798)(2443:2650:2863))
          (PORT SR (2555:2831:3110)(2706:2966:3232))
          (PORT CINY2 (6394:6394:6427)(6896:6929:7001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3586:4049:4522)(3797:4243:4697))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2236_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2064:2252:2444)(2128:2295:2464))
          (PORT SR (2601:2873:3150)(2756:3015:3280))
          (PORT CINY2 (8458:8458:8506)(9056:9104:9197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2237_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1467:1655:1846)(1547:1725:1909))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2237_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4300:4688:5085)(4534:4890:5254))
          (PORT SR (5230:5768:6311)(5472:5978:6493))
          (PORT CINY2 (8490:8490:8540)(9059:9109:9201))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1635:1856:2081)(1730:1934:2141))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2238_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3190:3491:3799)(3319:3583:3854))
          (PORT SR (2642:2890:3143)(2771:3003:3242))
          (PORT CINY2 (6810:6810:6853)(7211:7254:7325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2239_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1376:1558:1746)(1388:1552:1719))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2239_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1711:1956:2205)(1720:1928:2142))
          (PORT SR (2564:2829:3096)(2688:2927:3172))
          (PORT CINY2 (5706:5706:5738)(6107:6139:6201))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2240_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1309:1480:1654)(1380:1544:1710))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2240_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1394:1537:1683)(1444:1570:1701))
          (PORT SR (2737:2980:3229)(2880:3102:3329))
          (PORT CINY2 (3594:3594:3610)(3908:3924:3965))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2241_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (587:667:747)(584:658:734))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2241_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1656:1832:2009)(1729:1891:2060))
          (PORT SR (2636:2842:3058)(2766:2960:3157))
          (PORT CINY2 (3018:3018:3042)(3095:3119:3145))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5253:5834:6432)(5433:5979:6541))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2242_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5259:5789:6330)(5502:5976:6461))
          (PORT SR (4474:4874:5282)(4672:5043:5421))
          (PORT CINY2 (4138:4138:4172)(4235:4269:4305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2243_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (726:822:920)(736:820:905))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2243_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1874:2105:2341)(1921:2133:2353))
          (PORT SR (2190:2418:2651)(2301:2511:2727))
          (PORT CINY2 (5706:5706:5734)(6176:6204:6269))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (939:1060:1185)(970:1084:1199))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2244_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3132:3441:3757)(3254:3538:3829))
          (PORT SR (2989:3306:3628)(3144:3450:3763))
          (PORT CINY2 (7354:7354:7395)(7883:7924:8005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (720:826:933)(722:815:910))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2245_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2271:2464:2661)(2319:2489:2663))
          (PORT SR (2142:2346:2554)(2267:2452:2642))
          (PORT CINY2 (7834:7834:7877)(8411:8454:8541))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1996:2263:2535)(2031:2273:2519))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2246_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1852:2080:2313)(1956:2176:2401))
          (PORT SR (2532:2786:3045)(2657:2895:3137))
          (PORT CINY2 (4826:4826:4853)(5162:5189:5241))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2247_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1684:1922:2163)(1715:1926:2140))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2247_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1449:1636:1829)(1509:1688:1869))
          (PORT SR (2020:2223:2431)(2086:2277:2472))
          (PORT CINY2 (4010:4010:4028)(4361:4379:4425))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1239:1379:1521)(1297:1427:1558))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2248_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1623:1832:2043)(1619:1795:1976))
          (PORT SR (2421:2615:2813)(2538:2706:2878))
          (PORT CINY2 (2602:2602:2608)(2918:2924:2957))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2249_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1078:1224:1374)(1116:1253:1392))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2249_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1788:1964:2147)(1824:1979:2139))
          (PORT SR (2722:2929:3142)(2857:3046:3245))
          (PORT CINY2 (2986:2986:3008)(3092:3114:3141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (8039:8928:9840)(8288:9101:9939))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2250_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1908:2093:2283)(1947:2110:2278))
          (PORT SR (3254:3537:3825)(3419:3675:3936))
          (PORT CINY2 (2378:2378:2394)(2483:2499:2521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2251_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1928:2164:2405)(2033:2269:2508))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2251_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (588:664:740)(564:632:702))
          (PORT SR (2871:3132:3400)(3013:3251:3494))
          (PORT CINY2 (3466:3466:3482)(3758:3774:3813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (893:1023:1155)(924:1044:1167))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2252_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2423:2649:2881)(2495:2695:2898))
          (PORT SR (2356:2591:2832)(2490:2708:2931))
          (PORT CINY2 (7050:7050:7090)(7544:7584:7661))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (778:882:990)(794:895:997))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2253_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2462:2685:2916)(2538:2745:2958))
          (PORT SR (2522:2784:3051)(2669:2905:3146))
          (PORT CINY2 (7818:7818:7862)(8375:8419:8505))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1247:1412:1581)(1286:1430:1577))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2254_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2282:2506:2737)(2356:2574:2796))
          (PORT SR (2904:3181:3460)(3049:3295:3549))
          (PORT CINY2 (4746:4746:4778)(4982:5014:5061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2255_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1402:1606:1812)(1468:1674:1882))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2255_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1557:1716:1879)(1584:1731:1882))
          (PORT SR (2448:2640:2836)(2553:2720:2889))
          (PORT CINY2 (2666:2666:2680)(2855:2869:2897))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x79y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2120:2372:2630)(2234:2468:2708))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2256_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1930:2136:2348)(2004:2206:2411))
          (PORT SR (2922:3167:3417)(3067:3293:3523))
          (PORT CINY2 (1146:1146:1147)(1298:1299:1313))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2257_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1058:1214:1373)(1100:1266:1433))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2257_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1645:1800:1959)(1661:1801:1943))
          (PORT SR (3191:3451:3717)(3362:3601:3844))
          (PORT CINY2 (1610:1610:1622)(1652:1664:1677))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2168:2399:2636)(2236:2458:2685))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2258_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1315:1451:1590)(1346:1470:1598))
          (PORT SR (3203:3462:3727)(3366:3602:3843))
          (PORT CINY2 (2058:2058:2074)(2108:2124:2141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2259_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1748:1967:2192)(1811:2032:2256))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2259_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1444:1586:1732)(1461:1586:1715))
          (PORT SR (2594:2841:3092)(2726:2952:3181))
          (PORT CINY2 (3530:3530:3542)(3902:3914:3957))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (994:1128:1265)(974:1085:1198))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2260_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2064:2270:2477)(2172:2366:2566))
          (PORT SR (1947:2133:2324)(2048:2210:2376))
          (PORT CINY2 (6506:6506:6540)(7010:7044:7117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2261_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (719:835:955)(696:786:880))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2261_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2153:2365:2580)(2232:2424:2620))
          (PORT SR (2362:2613:2867)(2488:2720:2958))
          (PORT CINY2 (6218:6218:6250)(6707:6739:6809))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (744:853:964)(726:819:914))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2262_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2723:2992:3267)(2887:3147:3415))
          (PORT SR (2413:2633:2856)(2547:2752:2962))
          (PORT CINY2 (4618:4618:4646)(4901:4929:4977))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2263_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1674:1911:2149)(1736:1972:2213))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2263_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (781:877:976)(778:870:964))
          (PORT SR (2351:2545:2744)(2455:2622:2792))
          (PORT CINY2 (3242:3242:3256)(3530:3544:3581))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x83y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1905:2139:2378)(1994:2216:2443))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2264_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1786:2003:2222)(1894:2109:2330))
          (PORT SR (2891:3130:3372)(3046:3267:3493))
          (PORT CINY2 (1930:1930:1934)(2165:2169:2193))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2265_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (892:1028:1168)(902:1033:1166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2265_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2135:2365:2600)(2238:2457:2682))
          (PORT SR (3306:3588:3874)(3472:3724:3985))
          (PORT CINY2 (1738:1738:1750)(1802:1814:1829))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1934:2209:2492)(2023:2290:2563))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2266_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2135:2365:2600)(2238:2457:2682))
          (PORT SR (3306:3588:3874)(3472:3724:3985))
          (PORT CINY2 (1738:1738:1750)(1802:1814:1829))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2267_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1308:1472:1639)(1286:1422:1561))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2267_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2580:2828:3082)(2687:2923:3167))
          (PORT SR (2111:2318:2529)(2228:2415:2606))
          (PORT CINY2 (6522:6522:6555)(7046:7079:7153))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1093:1239:1391)(1140:1278:1418))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2268_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2680:2937:3199)(2831:3077:3329))
          (PORT SR (2303:2527:2753)(2418:2627:2839))
          (PORT CINY2 (7946:7946:7990)(8525:8569:8657))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2269_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1764:2005:2249)(1857:2094:2338))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2269_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4600:5062:5532)(4825:5255:5697))
          (PORT SR (2475:2718:2966)(2600:2824:3054))
          (PORT CINY2 (8586:8586:8634)(9206:9254:9349))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1190:1334:1480)(1224:1355:1490))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2270_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2712:2952:3198)(2818:3036:3261))
          (PORT SR (3072:3410:3753)(3259:3578:3904))
          (PORT CINY2 (6330:6330:6367)(6752:6789:6857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2271_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3338:3701:4074)(3467:3804:4149))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2271_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (5144:5644:6157)(5348:5808:6281))
          (PORT SR (2710:2963:3218)(2863:3094:3332))
          (PORT CINY2 (6474:6474:6514)(6869:6909:6977))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2225:2527:2832)(2312:2594:2882))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2272_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4577:5086:5604)(4724:5182:5651))
          (PORT SR (2412:2632:2858)(2507:2705:2908))
          (PORT CINY2 (3386:3386:3399)(3716:3729:3769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2273_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (578:653:730)(578:644:711))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2273_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1016:1096:1176)(1025:1093:1163))
          (PORT SR (3247:3549:3860)(3409:3697:3988))
          (PORT CINY2 (2858:2858:2880)(2942:2964:2989))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5021:5596:6188)(5207:5752:6312))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2274_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2266:2478:2696)(2333:2526:2727))
          (PORT SR (3527:3853:4182)(3676:3963:4256))
          (PORT CINY2 (4266:4266:4300)(4385:4419:4457))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2275_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1734:1962:2194)(1843:2066:2293))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2275_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1595:1811:2034)(1618:1820:2025))
          (PORT SR (2403:2653:2911)(2530:2775:3027))
          (PORT CINY2 (5226:5226:5248)(5717:5739:5801))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (4355:4908:5474)(4580:5108:5652))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2276_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2748:3031:3321)(2849:3096:3348))
          (PORT SR (2462:2708:2957)(2576:2802:3033))
          (PORT CINY2 (7882:7882:7926)(8450:8494:8581))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2277_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1407:1609:1814)(1422:1609:1798))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2277_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2661:2937:3220)(2790:3047:3311))
          (PORT SR (3211:3560:3916)(3438:3776:4123))
          (PORT CINY2 (8074:8074:8118)(8675:8719:8809))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x101y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1536:1720:1910)(1577:1751:1928))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2278_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1155:1303:1456)(1137:1259:1384))
          (PORT SR (2221:2412:2606)(2320:2495:2678))
          (PORT CINY2 (4266:4266:4288)(4592:4614:4661))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2279_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1497:1663:1833)(1552:1695:1843))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2279_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1081:1217:1356)(1105:1230:1357))
          (PORT SR (3851:4232:4623)(4133:4517:4909))
          (PORT CINY2 (4138:4138:4156)(4511:4529:4577))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1649:1849:2054)(1703:1890:2082))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2280_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1742:1925:2113)(1764:1928:2097))
          (PORT SR (2774:3044:3318)(2909:3171:3436))
          (PORT CINY2 (2986:2986:2996)(3299:3309:3345))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2281_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1295:1445:1599)(1310:1443:1579))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2281_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1602:1752:1905)(1615:1745:1877))
          (PORT SR (4284:4682:5090)(4582:4978:5381))
          (PORT CINY2 (3114:3114:3136)(3242:3264:3293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1946:2219:2500)(2048:2314:2585))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2282_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1635:1804:1979)(1675:1837:2002))
          (PORT SR (4051:4426:4809)(4299:4657:5026))
          (PORT CINY2 (2442:2442:2458)(2558:2574:2597))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2283_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1590:1793:2002)(1615:1807:2001))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2283_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1406:1586:1768)(1427:1587:1750))
          (PORT SR (2234:2430:2631)(2316:2488:2664))
          (PORT CINY2 (3562:3562:3576)(3905:3919:3961))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (366:423:481)(343:388:433))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2284_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2401:2660:2923)(2566:2816:3073))
          (PORT SR (2145:2353:2566)(2250:2429:2612))
          (PORT CINY2 (7274:7274:7316)(7772:7814:7893))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2285_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1231:1395:1566)(1233:1375:1522))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2285_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2145:2386:2632)(2242:2469:2698))
          (PORT SR (2906:3228:3554)(3106:3418:3737))
          (PORT CINY2 (6746:6746:6781)(7274:7309:7385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1373:1534:1700)(1425:1579:1739))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2286_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1364:1542:1727)(1415:1582:1752))
          (PORT SR (2306:2495:2690)(2420:2595:2779))
          (PORT CINY2 (4362:4362:4386)(4670:4694:4741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2287_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1202:1390:1580)(1254:1447:1642))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2287_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1317:1470:1628)(1384:1543:1704))
          (PORT SR (2438:2627:2819)(2543:2713:2887))
          (PORT CINY2 (2922:2922:2936)(3155:3169:3201))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x84y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1271:1422:1577)(1330:1470:1613))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2288_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1552:1751:1952)(1574:1756:1944))
          (PORT SR (3267:3562:3861)(3440:3710:3987))
          (PORT CINY2 (1978:1978:1983)(2204:2209:2233))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1277:1461:1648)(1327:1514:1703))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2289_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2059:2237:2418)(2155:2322:2494))
          (PORT SR (3158:3414:3673)(3326:3561:3802))
          (PORT CINY2 (1802:1802:1814)(1877:1889:1905))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1107:1257:1409)(1159:1303:1449))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2290_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2749:3001:3260)(2843:3075:3314))
          (PORT SR (4268:4668:5076)(4567:4968:5375))
          (PORT CINY2 (2666:2666:2684)(2786:2804:2829))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x102y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2355_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1369:1530:1695)(1420:1571:1726))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2355_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2559:2798:3042)(2699:2922:3153))
          (PORT SR (2329:2524:2726)(2410:2584:2764))
          (PORT CINY2 (3482:3482:3505)(3656:3679:3713))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1038:1176:1317)(1014:1127:1244))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2356_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3452:3864:4282)(3571:3949:4336))
          (PORT SR (2575:2800:3028)(2686:2879:3077))
          (PORT CINY2 (5226:5226:5264)(5441:5479:5529))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2357_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1826:2054:2289)(1872:2080:2294))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2357_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1463:1609:1756)(1526:1656:1793))
          (PORT SR (2824:3062:3303)(2958:3172:3392))
          (PORT CINY2 (6554:6554:6601)(6842:6889:6953))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (5214:5799:6401)(5347:5857:6380))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2358_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1717:1860:2007)(1794:1926:2061))
          (PORT SR (3136:3403:3673)(3304:3542:3788))
          (PORT CINY2 (5050:5050:5091)(5183:5224:5269))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2359_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (388:443:499)(376:424:472))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2359_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2181:2372:2567)(2277:2445:2620))
          (PORT SR (4386:4802:5225)(4695:5108:5529))
          (PORT CINY2 (3242:3242:3264)(3392:3414:3445))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (924:1030:1140)(930:1029:1129))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2360_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2065:2252:2444)(2187:2373:2562))
          (PORT SR (3118:3385:3655)(3277:3509:3750))
          (PORT CINY2 (5146:5146:5189)(5261:5304:5349))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2361_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1406:1590:1777)(1472:1640:1811))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2361_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1526:1657:1789)(1546:1660:1780))
          (PORT SR (3173:3431:3691)(3338:3557:3784))
          (PORT CINY2 (6890:6890:6948)(7046:7104:7165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3919:4397:4884)(4092:4547:5013))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2362_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2209:2403:2599)(2280:2458:2641))
          (PORT SR (5908:6450:7005)(6148:6647:7157))
          (PORT CINY2 (4538:4538:4575)(4652:4689:4729))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2363_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1258:1427:1600)(1291:1455:1620))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2363_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1858:2054:2255)(1938:2129:2322))
          (PORT SR (2909:3174:3443)(3049:3289:3535))
          (PORT CINY2 (9162:9162:9222)(9674:9734:9829))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1757:1953:2154)(1786:1964:2148))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2364_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1817:2013:2212)(1917:2102:2288))
          (PORT SR (2735:2976:3222)(2861:3073:3292))
          (PORT CINY2 (9274:9274:9335)(9788:9849:9945))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2365_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1936:2172:2411)(1971:2180:2395))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2365_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2317:2536:2758)(2388:2584:2785))
          (PORT SR (2936:3202:3472)(3089:3331:3580))
          (PORT CINY2 (9802:9802:9866)(10355:10419:10521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (997:1121:1248)(1038:1154:1273))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2366_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1958:2189:2424)(2030:2247:2468))
          (PORT SR (2464:2657:2853)(2581:2749:2923))
          (PORT CINY2 (9386:9386:9448)(9902:9964:10061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2399:2691:2989)(2535:2806:3085))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2367_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2805:3123:3448)(2958:3270:3586))
          (PORT SR (4301:4703:5114)(4472:4827:5193))
          (PORT CINY2 (7658:7658:7708)(8084:8134:8213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x133y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1160:1336:1516)(1173:1334:1495))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2368_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3313:3639:3970)(3463:3765:4078))
          (PORT SR (2570:2818:3069)(2686:2898:3116))
          (PORT CINY2 (8298:8298:8352)(8765:8819:8905))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1325:1476:1632)(1331:1464:1600))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2369_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1226:1347:1470)(1285:1400:1520))
          (PORT SR (3160:3451:3746)(3331:3582:3838))
          (PORT CINY2 (7706:7706:7765)(7985:8044:8117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (768:879:992)(767:864:964))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2370_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (578:637:696)(568:619:673))
          (PORT SR (3138:3427:3720)(3320:3582:3851))
          (PORT CINY2 (7818:7818:7874)(8168:8224:8301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x140y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (557:642:728)(553:627:702))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2371_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1502:1657:1814)(1545:1683:1826))
          (PORT SR (2572:2790:3011)(2696:2893:3097))
          (PORT CINY2 (9658:9658:9719)(10238:10299:10401))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (805:914:1024)(813:918:1025))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2372_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1205:1309:1416)(1229:1328:1430))
          (PORT SR (5340:5953:6581)(5588:6186:6794))
          (PORT CINY2 (9098:9098:9154)(9668:9724:9821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2373_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (917:1046:1177)(960:1091:1224))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2373_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1822:2004:2192)(1899:2060:2226))
          (PORT SR (3081:3382:3689)(3257:3517:3783))
          (PORT CINY2 (10682:10682:10755)(11231:11304:11413))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1581:1804:2030)(1604:1802:2005))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2374_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1642:1786:1935)(1709:1840:1974))
          (PORT SR (2929:3208:3493)(3103:3347:3598))
          (PORT CINY2 (10810:10810:10883)(11381:11454:11565))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2375_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (758:886:1016)(731:836:944))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2375_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2147:2370:2596)(2257:2469:2683))
          (PORT SR (2639:2855:3076)(2783:2980:3182))
          (PORT CINY2 (10202:10202:10269)(10772:10839:10945))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1058:1193:1330)(1111:1233:1360))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2376_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2000:2198:2399)(2099:2281:2467))
          (PORT SR (2792:3036:3285)(2939:3154:3374))
          (PORT CINY2 (10074:10074:10141)(10622:10689:10793))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2377_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (947:1059:1172)(979:1079:1180))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2377_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3439:3803:4174)(3534:3862:4201))
          (PORT SR (3039:3307:3577)(3181:3420:3666))
          (PORT CINY2 (9354:9354:9418)(9830:9894:9989))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1105:1241:1381)(1118:1243:1372))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2378_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1420:1553:1690)(1424:1542:1663))
          (PORT SR (2821:3032:3249)(2963:3146:3333))
          (PORT CINY2 (9066:9066:9132)(9458:9524:9613))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2379_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1317:1488:1661)(1375:1531:1691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2379_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1475:1631:1791)(1521:1663:1807))
          (PORT SR (2558:2778:3000)(2683:2879:3078))
          (PORT CINY2 (6586:6586:6631)(6914:6959:7025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2049:2301:2560)(2079:2310:2545))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2380_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2162:2360:2563)(2247:2428:2615))
          (PORT SR (2482:2706:2935)(2622:2823:3028))
          (PORT CINY2 (5498:5498:5531)(5846:5879:5937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2381_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1134:1294:1457)(1188:1351:1516))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2381_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1570:1757:1951)(1641:1821:2001))
          (PORT SR (2552:2771:2992)(2675:2872:3075))
          (PORT CINY2 (6842:6842:6887)(7214:7259:7329))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1151:1277:1403)(1166:1279:1393))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2382_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1273:1428:1586)(1319:1474:1635))
          (PORT SR (3211:3495:3782)(3354:3612:3875))
          (PORT CINY2 (7018:7018:7068)(7334:7384:7453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2383_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (931:1063:1199)(942:1066:1193))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2383_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2139:2338:2542)(2247:2436:2632))
          (PORT SR (2932:3214:3498)(3077:3330:3590))
          (PORT CINY2 (4682:4682:4714)(4907:4939:4985))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1619:1821:2027)(1698:1891:2088))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2384_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1802:1976:2155)(1861:2015:2175))
          (PORT SR (2636:2863:3094)(2773:2977:3186))
          (PORT CINY2 (5626:5626:5667)(5858:5899:5953))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1099:1250:1404)(1129:1282:1437))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2385_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1946:2176:2412)(2019:2234:2454))
          (PORT SR (2750:2968:3187)(2880:3077:3280))
          (PORT CINY2 (6170:6170:6217)(6392:6439:6497))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1249:1406:1567)(1261:1404:1551))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2386_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1585:1731:1879)(1651:1781:1918))
          (PORT SR (3299:3589:3882)(3438:3710:3988))
          (PORT CINY2 (6042:6042:6089)(6242:6289:6345))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2402_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2624:2941:3263)(2709:2995:3290))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2402_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1380:1521:1664)(1443:1575:1710))
          (PORT SR (2715:2957:3203)(2840:3052:3270))
          (PORT CINY2 (6458:6458:6503)(6764:6809:6873))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1470:1616:1765)(1499:1635:1776))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2403_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2324:2565:2811)(2464:2705:2951))
          (PORT SR (2744:3033:3325)(2884:3151:3425))
          (PORT CINY2 (5530:5530:5561)(5918:5949:6009))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2404_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2370:2623:2885)(2459:2687:2924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2404_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1903:2106:2314)(1988:2183:2382))
          (PORT SR (4321:4716:5118)(4503:4855:5218))
          (PORT CINY2 (7530:7530:7580)(7934:7984:8061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1476:1675:1878)(1557:1746:1938))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2405_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2335:2590:2850)(2463:2699:2940))
          (PORT SR (3177:3473:3773)(3353:3607:3867))
          (PORT CINY2 (7642:7642:7701)(7910:7969:8041))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1092:1239:1389)(1162:1311:1463))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2406_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2165:2376:2593)(2242:2433:2630))
          (PORT SR (2847:3124:3403)(3001:3258:3518))
          (PORT CINY2 (5338:5338:5373)(5624:5659:5713))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1792:1989:2190)(1829:1995:2164))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2407_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2217:2450:2688)(2343:2564:2791))
          (PORT SR (3389:3699:4012)(3591:3883:4182))
          (PORT CINY2 (6634:6634:6684)(6884:6934:6997))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2408_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1346:1528:1714)(1367:1527:1691))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2408_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1571:1768:1968)(1611:1786:1968))
          (PORT SR (3057:3327:3599)(3199:3423:3653))
          (PORT CINY2 (7274:7274:7332)(7496:7554:7621))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1749:1982:2220)(1788:2008:2234))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2409_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1768:1994:2222)(1822:2028:2242))
          (PORT SR (3474:3788:4106)(3681:3956:4236))
          (PORT CINY2 (6986:6986:7042)(7193:7249:7313))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1604:1805:2011)(1696:1888:2085))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2410_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2057:2268:2483)(2167:2369:2576))
          (PORT SR (2736:2991:3249)(2873:3096:3326))
          (PORT CINY2 (5210:5210:5245)(5474:5509:5561))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1229:1371:1516)(1275:1405:1537))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2411_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1649:1824:2004)(1686:1847:2011))
          (PORT SR (2469:2660:2852)(2582:2752:2927))
          (PORT CINY2 (6506:6506:6552)(6803:6849:6913))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x128y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2254:2550:2853)(2297:2554:2818))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2412_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1258:1400:1543)(1278:1406:1538))
          (PORT SR (2869:3102:3338)(2984:3196:3412))
          (PORT CINY2 (6970:6970:7019)(7295:7344:7413))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (4048:4478:4923)(4142:4515:4896))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2413_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3226:3552:3886)(3388:3689:3998))
          (PORT SR (2959:3197:3438)(3119:3332:3553))
          (PORT CINY2 (5274:5274:5317)(5411:5454:5501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (855:958:1064)(860:945:1033))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2414_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2174:2379:2590)(2277:2458:2645))
          (PORT SR (2668:2894:3122)(2786:2990:3200))
          (PORT CINY2 (4922:4922:4959)(5102:5139:5185))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1569:1773:1981)(1626:1834:2047))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2415_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1896:2075:2259)(1990:2159:2334))
          (PORT SR (2692:2910:3130)(2807:2994:3185))
          (PORT CINY2 (5930:5930:5976)(6128:6174:6229))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1600:1807:2021)(1686:1881:2079))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2416_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1659:1846:2036)(1728:1901:2080))
          (PORT SR (3140:3371:3605)(3297:3492:3691))
          (PORT CINY2 (7530:7530:7592)(7727:7789:7857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3856:4310:4776)(3988:4414:4848))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2417_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2176:2380:2588)(2274:2456:2644))
          (PORT SR (4307:4683:5067)(4499:4846:5199))
          (PORT CINY2 (4666:4666:4703)(4802:4839:4881))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (372:433:494)(367:419:473))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2418_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2548:2797:3050)(2649:2877:3111))
          (PORT SR (2391:2617:2846)(2510:2703:2902))
          (PORT CINY2 (8490:8490:8544)(8990:9044:9133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3560:3962:4373)(3657:4021:4395))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2419_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1651:1812:1979)(1684:1829:1979))
          (PORT SR (2803:3044:3288)(2940:3154:3374))
          (PORT CINY2 (9434:9434:9497)(9941:10004:10101))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2420_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1096:1246:1398)(1160:1307:1456))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2420_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1995:2236:2484)(2069:2295:2525))
          (PORT SR (4764:5292:5834)(4980:5494:6016))
          (PORT CINY2 (8602:8602:8657)(9104:9159:9249))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3106:3467:3839)(3232:3568:3913))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2421_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2349:2623:2901)(2432:2685:2943))
          (PORT SR (2899:3202:3510)(3063:3329:3602))
          (PORT CINY2 (8650:8650:8706)(9143:9199:9289))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2422_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2500:2822:3149)(2642:2968:3302))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2422_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1944:2134:2329)(2014:2196:2386))
          (PORT SR (5247:5768:6300)(5421:5884:6358))
          (PORT CINY2 (7242:7242:7290)(7631:7679:7753))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1133:1270:1409)(1139:1263:1389))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2423_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1889:2094:2306)(1971:2161:2354))
          (PORT SR (2824:3091:3362)(2935:3174:3420))
          (PORT CINY2 (7722:7722:7772)(8159:8209:8289))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (720:829:939)(722:814:908))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2424_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1814:1994:2177)(1868:2037:2211))
          (PORT SR (2952:3217:3486)(3114:3348:3588))
          (PORT CINY2 (7642:7642:7697)(7979:8034:8109))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (425:488:552)(406:462:518))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2425_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1120:1270:1424)(1117:1251:1388))
          (PORT SR (4819:5334:5860)(5051:5528:6015))
          (PORT CINY2 (7754:7754:7810)(8093:8149:8225))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2426_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1295:1459:1625)(1357:1515:1676))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2426_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1673:1835:2000)(1713:1866:2022))
          (PORT SR (3174:3466:3765)(3365:3634:3909))
          (PORT CINY2 (10426:10426:10495)(11000:11069:11177))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (555:638:724)(561:639:718))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2427_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1694:1868:2046)(1705:1854:2009))
          (PORT SR (2532:2788:3047)(2660:2874:3093))
          (PORT CINY2 (9258:9258:9316)(9821:9879:9977))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (913:1035:1160)(924:1034:1148))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2428_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2069:2302:2540)(2158:2378:2600))
          (PORT SR (2986:3261:3539)(3161:3401:3648))
          (PORT CINY2 (10842:10842:10917)(11384:11459:11569))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2429_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1777:1995:2216)(1839:2050:2265))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2429_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1806:1994:2188)(1886:2069:2254))
          (PORT SR (3200:3500:3803)(3366:3626:3891))
          (PORT CINY2 (11130:11130:11207)(11687:11764:11877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (415:472:530)(404:454:506))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2430_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1608:1765:1925)(1673:1816:1962))
          (PORT SR (3788:4186:4588)(4047:4416:4794))
          (PORT CINY2 (11226:11226:11301)(11834:11909:12025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1386:1581:1778)(1430:1622:1816))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2431_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1646:1810:1978)(1674:1825:1980))
          (PORT SR (2791:3044:3298)(2935:3152:3376))
          (PORT CINY2 (10218:10218:10288)(10739:10809:10913))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2432_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1347:1506:1667)(1405:1545:1690))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2432_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (934:1058:1184)(936:1049:1167))
          (PORT SR (5427:5987:6559)(5710:6226:6755))
          (PORT CINY2 (8906:8906:8970)(9305:9369:9457))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2433_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1088:1234:1383)(1104:1243:1386))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2433_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (948:1071:1197)(981:1102:1225))
          (PORT SR (3613:3960:4309)(3812:4115:4427))
          (PORT CINY2 (9226:9226:9294)(9611:9679:9769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x140y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1594:1794:2000)(1688:1878:2071))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2918_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2220:2474:2732)(2358:2597:2846))
          (PORT SR (3211:3468:3728)(3365:3594:3830))
          (PORT CINY2 (7994:7994:8055)(8288:8349:8425))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2919_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1409:1603:1802)(1468:1653:1842))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2919_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1849:2053:2259)(1951:2134:2325))
          (PORT SR (3213:3468:3727)(3369:3597:3832))
          (PORT CINY2 (8346:8346:8409)(8666:8729:8809))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2920_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1012:1149:1290)(1006:1126:1250))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2920_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1584:1751:1922)(1600:1745:1895))
          (PORT SR (3975:4371:4769)(4198:4555:4921))
          (PORT CINY2 (8874:8874:8940)(9233:9299:9385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1240:1400:1563)(1299:1453:1612))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2921_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2296:2546:2801)(2435:2674:2919))
          (PORT SR (3636:3982:4332)(3841:4149:4464))
          (PORT CINY2 (7738:7738:7799)(7988:8049:8121))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x140y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2922_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1233:1398:1565)(1257:1411:1571))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2922_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2296:2546:2801)(2435:2674:2919))
          (PORT SR (3636:3982:4332)(3841:4149:4464))
          (PORT CINY2 (7738:7738:7799)(7988:8049:8121))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2923_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1057:1191:1329)(1078:1203:1331))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2923_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3139:3474:3816)(3239:3536:3843))
          (PORT SR (3336:3655:3976)(3510:3788:4075))
          (PORT CINY2 (7434:7434:7490)(7718:7774:7845))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2924_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1276:1428:1583)(1317:1453:1593))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2924_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1781:1958:2137)(1864:2028:2196))
          (PORT SR (3485:3766:4052)(3659:3914:4176))
          (PORT CINY2 (8010:8010:8074)(8255:8319:8393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1342:1516:1695)(1349:1498:1649))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2925_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2456:2726:3001)(2543:2777:3019))
          (PORT SR (2896:3138:3382)(3039:3244:3454))
          (PORT CINY2 (7402:7402:7460)(7646:7704:7773))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2926_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1055:1188:1324)(1059:1181:1305))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2926_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1999:2208:2422)(2102:2300:2504))
          (PORT SR (2662:2936:3215)(2790:3027:3271))
          (PORT CINY2 (8378:8378:8431)(8876:8929:9017))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1310:1464:1619)(1335:1484:1634))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2927_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1812:2001:2193)(1836:2008:2186))
          (PORT SR (2513:2704:2897)(2626:2793:2964))
          (PORT CINY2 (9770:9770:9836)(10283:10349:10449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2928_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1270:1438:1608)(1267:1410:1557))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2928_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1766:1968:2173)(1845:2028:2214))
          (PORT SR (2886:3166:3448)(3044:3287:3535))
          (PORT CINY2 (10298:10298:10367)(10850:10919:11025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1195:1343:1494)(1251:1393:1537))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2929_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1847:2030:2217)(1910:2086:2267))
          (PORT SR (2608:2828:3053)(2730:2918:3110))
          (PORT CINY2 (9898:9898:9964)(10433:10499:10601))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1490:1674:1863)(1534:1707:1883))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2930_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1512:1677:1846)(1556:1711:1869))
          (PORT SR (2618:2866:3117)(2765:2983:3207))
          (PORT CINY2 (9050:9050:9109)(9560:9619:9713))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1298:1447:1600)(1357:1500:1647))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2931_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1840:2054:2272)(1893:2097:2305))
          (PORT SR (2653:2904:3158)(2803:3025:3253))
          (PORT CINY2 (8794:8794:8853)(9260:9319:9409))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2932_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1531:1705:1881)(1557:1718:1883))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2932_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (908:1031:1155)(924:1039:1155))
          (PORT SR (2858:3066:3276)(2993:3177:3367))
          (PORT CINY2 (8298:8298:8360)(8627:8689:8769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (382:437:493)(372:420:469))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2933_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1823:2012:2203)(1867:2047:2230))
          (PORT SR (3620:3978:4340)(3851:4182:4521))
          (PORT CINY2 (8042:8042:8100)(8396:8454:8533))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2934_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (871:980:1090)(871:965:1063))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2934_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1826:1980:2136)(1866:2002:2143))
          (PORT SR (2941:3206:3476)(3099:3340:3588))
          (PORT CINY2 (10058:10058:10122)(10655:10719:10825))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (901:1012:1126)(888:981:1076))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2935_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1817:2005:2195)(1882:2051:2225))
          (PORT SR (2543:2792:3045)(2689:2908:3132))
          (PORT CINY2 (9210:9210:9267)(9782:9839:9937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2936_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1088:1242:1400)(1145:1296:1450))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2936_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1928:2120:2312)(2026:2204:2383))
          (PORT SR (2934:3178:3428)(3085:3305:3532))
          (PORT CINY2 (11258:11258:11335)(11837:11914:12029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x156y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1211:1354:1500)(1262:1392:1527))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2937_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1928:2120:2312)(2026:2204:2383))
          (PORT SR (2934:3178:3428)(3085:3305:3532))
          (PORT CINY2 (11258:11258:11335)(11837:11914:12029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2938_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1301:1470:1641)(1318:1465:1617))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2938_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1801:1985:2174)(1889:2063:2242))
          (PORT SR (3551:3898:4249)(3742:4056:4376))
          (PORT CINY2 (10778:10778:10853)(11309:11384:11493))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2939_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (385:446:508)(383:437:493))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2939_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2307:2553:2801)(2430:2667:2909))
          (PORT SR (3089:3394:3704)(3275:3537:3806))
          (PORT CINY2 (10970:10970:11045)(11534:11609:11721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2940_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1100:1249:1402)(1142:1282:1424))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2940_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1653:1844:2039)(1701:1874:2052))
          (PORT SR (2964:3241:3520)(3118:3362:3614))
          (PORT CINY2 (10042:10042:10111)(10550:10619:10721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1064:1209:1356)(1077:1216:1359))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2941_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1698:1922:2150)(1758:1967:2181))
          (PORT SR (3264:3562:3864)(3442:3697:3959))
          (PORT CINY2 (9338:9338:9407)(9725:9794:9885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2942_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1469:1684:1900)(1561:1762:1967))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2942_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1641:1823:2008)(1680:1850:2025))
          (PORT SR (2827:3080:3336)(2988:3217:3450))
          (PORT CINY2 (5706:5706:5746)(5969:6009:6065))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1468:1614:1762)(1499:1637:1778))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2943_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2005:2229:2455)(2098:2325:2558))
          (PORT SR (2397:2633:2873)(2523:2741:2964))
          (PORT CINY2 (5642:5642:5674)(6032:6064:6125))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2944_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (372:431:492)(353:400:448))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2944_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1784:2006:2231)(1846:2068:2294))
          (PORT SR (2500:2727:2958)(2626:2818:3015))
          (PORT CINY2 (6506:6506:6548)(6872:6914:6981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (551:631:712)(542:609:677))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2945_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2582:2942:3308)(2688:3027:3374))
          (PORT SR (3243:3531:3822)(3374:3636:3904))
          (PORT CINY2 (6666:6666:6714)(6956:7004:7069))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2946_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1296:1442:1592)(1331:1464:1600))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2946_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1928:2135:2347)(1970:2177:2391))
          (PORT SR (3095:3393:3694)(3257:3533:3815))
          (PORT CINY2 (5018:5018:5053)(5249:5284:5333))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2947_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (373:427:482)(345:387:430))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2947_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1828:2035:2246)(1884:2082:2285))
          (PORT SR (2621:2849:3080)(2762:2964:3169))
          (PORT CINY2 (5530:5530:5569)(5780:5819:5873))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2948_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1124:1263:1406)(1197:1337:1482))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2948_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2509:2816:3129)(2549:2824:3106))
          (PORT SR (2874:3116:3360)(3007:3221:3440))
          (PORT CINY2 (6106:6106:6153)(6317:6364:6421))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1249:1409:1574)(1287:1441:1599))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2949_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1952:2213:2480)(2026:2296:2571))
          (PORT SR (2904:3145:3389)(3042:3267:3498))
          (PORT CINY2 (5642:5642:5686)(5825:5869:5921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2011:2236:2466)(2108:2326:2545))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3142_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3216:3475:3737)(3377:3614:3855))
          (PORT CINY2 (7690:7690:7750)(7949:8009:8081))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1473:1654:1839)(1561:1738:1918))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3143_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3527:3831:4138)(3734:4005:4285))
          (PORT CINY2 (7242:7242:7302)(7424:7484:7549))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2474:2708:2948)(2539:2728:2921))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3144_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4782:5268:5764)(5048:5476:5915))
          (PORT CINY2 (8410:8410:8477)(8672:8739:8817))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1097:1219:1344)(1117:1236:1360))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3145_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3316:3571:3829)(3484:3708:3936))
          (PORT CINY2 (7354:7354:7415)(7538:7599:7665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3154_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1605:1814:2028)(1631:1828:2027))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3154_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2143:2353:2568)(2204:2392:2585))
          (PORT SR (2613:2858:3108)(2735:2963:3196))
          (PORT CINY2 (3914:3914:3930)(4283:4299:4345))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (750:847:947)(760:847:935))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3155_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2318:2526:2738)(2389:2569:2752))
          (PORT SR (3173:3515:3862)(3342:3675:4015))
          (PORT CINY2 (7178:7178:7218)(7694:7734:7813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (750:849:949)(771:859:949))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3156_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2318:2526:2738)(2389:2569:2752))
          (PORT SR (3173:3515:3862)(3342:3675:4015))
          (PORT CINY2 (7178:7178:7218)(7694:7734:7813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1108:1252:1398)(1138:1268:1402))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3157_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1780:2004:2232)(1807:2007:2210))
          (PORT SR (2745:3002:3261)(2878:3103:3334))
          (PORT CINY2 (4858:4858:4891)(5096:5129:5177))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x100y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1242:1409:1578)(1299:1459:1622))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3158_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2012:2242:2476)(2067:2275:2488))
          (PORT SR (2728:2993:3266)(2840:3089:3343))
          (PORT CINY2 (3642:3642:3663)(3878:3899:3937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x83y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1555:1755:1957)(1615:1802:1996))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3159_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (991:1098:1207)(1000:1099:1200))
          (PORT SR (4236:4626:5025)(4469:4825:5189))
          (PORT CINY2 (1866:1866:1870)(2090:2094:2117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x99y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1209:1372:1538)(1243:1394:1548))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3160_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1996:2211:2429)(2105:2309:2518))
          (PORT SR (2884:3138:3401)(3004:3238:3475))
          (PORT CINY2 (2506:2506:2526)(2564:2584:2605))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3827:4288:4759)(4000:4444:4895))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3161_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1860:2069:2283)(1915:2103:2294))
          (PORT SR (4003:4371:4745)(4272:4631:4996))
          (PORT CINY2 (2890:2890:2910)(3014:3034:3061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1778:1990:2210)(1882:2100:2319))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3165_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1646:1831:2021)(1702:1886:2073))
          (PORT SR (2885:3150:3420)(3029:3271:3518))
          (PORT CINY2 (3402:3402:3418)(3683:3699:3737))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (377:435:494)(354:399:446))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3166_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2155:2374:2598)(2245:2437:2633))
          (PORT SR (1991:2177:2368)(2095:2257:2423))
          (PORT CINY2 (7402:7402:7444)(7922:7964:8045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3167_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (939:1069:1201)(983:1111:1241))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3167_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2294:2548:2806)(2382:2616:2854))
          (PORT SR (2537:2794:3057)(2702:2946:3195))
          (PORT CINY2 (7930:7930:7975)(8489:8534:8621))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (923:1037:1154)(944:1047:1152))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3168_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1958:2172:2389)(2069:2269:2474))
          (PORT SR (3260:3581:3905)(3433:3735:4043))
          (PORT CINY2 (4842:4842:4876)(5060:5094:5141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3169_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1286:1443:1604)(1337:1481:1629))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3169_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2420:2678:2941)(2575:2816:3062))
          (PORT SR (2936:3221:3515)(3084:3356:3634))
          (PORT CINY2 (3626:3626:3648)(3842:3864:3901))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x81y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1774:1995:2221)(1887:2101:2318))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3170_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1468:1609:1754)(1482:1609:1738))
          (PORT SR (2703:2926:3151)(2812:3002:3197))
          (PORT CINY2 (1450:1450:1452)(1637:1639:1657))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x98y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3171_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1397:1599:1804)(1460:1663:1868))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3171_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1965:2131:2299)(2025:2172:2324))
          (PORT SR (3730:4057:4392)(3962:4276:4597))
          (PORT CINY2 (2586:2586:2605)(2675:2694:2717))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x101y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (8037:8935:9856)(8311:9137:9984))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3172_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2084:2325:2569)(2220:2442:2670))
          (PORT SR (2609:2815:3028)(2733:2925:3122))
          (PORT CINY2 (2730:2730:2752)(2792:2814:2837))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3173_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1640:1853:2070)(1717:1926:2138))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3173_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2035:2235:2441)(2129:2316:2506))
          (PORT CINY2 (5578:5578:5606)(6026:6054:6117))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (559:638:718)(557:630:705))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3174_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2854:3142:3435)(2949:3214:3483))
          (PORT CINY2 (7450:7450:7493)(7961:8004:8085))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2291:2517:2750)(2358:2554:2757))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3175_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2854:3142:3435)(2949:3214:3483))
          (PORT CINY2 (7450:7450:7493)(7961:8004:8085))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (892:1015:1142)(911:1029:1150))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3176_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2010:2231:2456)(2114:2329:2548))
          (PORT CINY2 (5466:5466:5501)(5774:5809:5865))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2471:2778:3095)(2563:2855:3152))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3177_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2084:2330:2580)(2174:2409:2649))
          (PORT CINY2 (4682:4682:4710)(4976:5004:5053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2085:2316:2552)(2177:2398:2625))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3178_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1520:1698:1880)(1568:1735:1906))
          (PORT CINY2 (2538:2538:2548)(2774:2784:2813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (5601:6244:6904)(5821:6421:7036))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3179_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (5471:5994:6527)(5713:6204:6702))
          (PORT CINY2 (3306:3306:3332)(3398:3424:3453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1699:1942:2188)(1757:1979:2207))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3180_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2588:2914:3242)(2686:2986:3291))
          (PORT CINY2 (2410:2410:2428)(2486:2504:2525))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x88y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (420:484:548)(401:452:505))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3196_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1103:1209:1317)(1132:1228:1328))
          (PORT SR (2988:3222:3458)(3128:3338:3554))
          (PORT CINY2 (1338:1338:1347)(1385:1394:1405))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1422:1584:1751)(1444:1586:1734))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3198_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2048:2284:2522)(2148:2380:2617))
          (PORT SR (3220:3573:3934)(3414:3757:4105))
          (PORT CINY2 (6218:6218:6254)(6638:6674:6741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3199_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1312:1492:1676)(1350:1519:1693))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3199_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1890:2113:2337)(1949:2149:2352))
          (PORT SR (2441:2677:2917)(2570:2788:3011))
          (PORT CINY2 (6538:6538:6578)(6944:6984:7053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2732:3082:3438)(2824:3137:3457))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3200_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2218:2429:2642)(2259:2445:2635))
          (PORT SR (2110:2286:2465)(2200:2353:2510))
          (PORT CINY2 (7338:7338:7384)(7778:7824:7901))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1212:1370:1530)(1211:1346:1485))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3201_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1440:1621:1807)(1469:1634:1803))
          (PORT SR (2797:3047:3299)(2944:3174:3411))
          (PORT CINY2 (5770:5770:5810)(6044:6084:6141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (850:968:1090)(873:986:1102))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3202_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1539:1721:1906)(1562:1728:1900))
          (PORT SR (2472:2697:2928)(2597:2790:2987))
          (PORT CINY2 (5354:5354:5388)(5660:5694:5749))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1254:1397:1545)(1294:1431:1572))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3203_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2407:2683:2964)(2517:2774:3039))
          (PORT SR (3348:3660:3978)(3543:3837:4136))
          (PORT CINY2 (2858:2858:2872)(3080:3094:3125))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (549:631:715)(530:596:662))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3204_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1692:1930:2171)(1705:1917:2135))
          (PORT SR (3961:4355:4760)(4209:4605:5006))
          (PORT CINY2 (3562:3562:3588)(3698:3724:3757))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4798:5343:5904)(4904:5395:5900))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3205_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3926:4309:4700)(4005:4341:4686))
          (PORT SR (3317:3608:3903)(3497:3762:4035))
          (PORT CINY2 (4874:4874:4914)(4994:5034:5077))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (746:851:959)(742:839:937))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3206_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1846:2068:2298)(1893:2100:2312))
          (PORT SR (2024:2221:2426)(2101:2285:2474))
          (PORT CINY2 (5002:5002:5026)(5420:5444:5501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1530:1720:1916)(1583:1760:1943))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3207_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1847:2090:2337)(1870:2085:2308))
          (PORT SR (2311:2538:2769)(2435:2647:2865))
          (PORT CINY2 (5898:5898:5930)(6332:6364:6429))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1569:1784:2004)(1627:1838:2054))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3208_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3374:3750:4135)(3506:3865:4232))
          (PORT SR (2803:3095:3392)(2941:3220:3505))
          (PORT CINY2 (7530:7530:7572)(8072:8114:8197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1545:1729:1919)(1611:1793:1981))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3209_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1709:1886:2069)(1793:1958:2127))
          (PORT SR (2303:2494:2691)(2413:2589:2774))
          (PORT CINY2 (4010:4010:4032)(4292:4314:4357))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x101y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1237:1401:1568)(1234:1374:1516))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3210_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1992:2202:2418)(2078:2284:2494))
          (PORT SR (2249:2442:2640)(2350:2529:2714))
          (PORT CINY2 (4202:4202:4224)(4517:4539:4585))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x84y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2276:2557:2844)(2406:2682:2964))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3211_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1596:1789:1985)(1642:1814:1993))
          (PORT SR (2619:2837:3059)(2743:2939:3137))
          (PORT CINY2 (2106:2106:2111)(2354:2359:2385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1718:1950:2188)(1771:2003:2240))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3212_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1929:2112)(1831:1999:2173))
          (PORT SR (3644:3973:4307)(3852:4160:4475))
          (PORT CINY2 (2346:2346:2360)(2480:2494:2517))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3213_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3743:4173:4614)(3851:4234:4628))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3213_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2099:2332:2569)(2139:2353:2572))
          (PORT SR (3354:3652:3963)(3575:3873:4177))
          (PORT CINY2 (3722:3722:3750)(3851:3879:3913))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2820:3035:3257)(2956:3154:3357))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3223_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3091:3320:3553)(3241:3453:3669))
          (PORT CINY2 (1002:1002:1008)(1043:1049:1057))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (883:995:1111)(874:972:1072))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3235_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1237:1397:1561)(1279:1432:1590))
          (PORT SR (3647:3962:4284)(3854:4117:4386))
          (PORT CINY2 (8746:8746:8820)(8945:9019:9097))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x104y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1215:1366:1520)(1223:1354:1490))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3237_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1906:2123:2346)(1956:2161:2370))
          (PORT SR (1794:1947:2103)(1842:1982:2124))
          (PORT CINY2 (4986:4986:5011)(5384:5409:5465))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3238_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1681:1902:2128)(1723:1922:2128))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3238_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2243:2492:2745)(2376:2613:2855))
          (PORT SR (2088:2292:2500)(2168:2353:2542))
          (PORT CINY2 (5674:5674:5704)(6104:6134:6197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1609:1830:2054)(1669:1885:2104))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3239_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4162:4541:4929)(4355:4702:5058))
          (PORT SR (2744:3015:3289)(2851:3097:3349))
          (PORT CINY2 (8202:8202:8250)(8756:8804:8893))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x102y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3240_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1728:1952:2180)(1782:1999:2220))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3240_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1127:1277:1428)(1138:1282:1429))
          (PORT SR (2261:2456:2655)(2336:2507:2685))
          (PORT CINY2 (4250:4250:4273)(4556:4579:4625))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x102y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1476:1652:1832)(1492:1654:1819))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3241_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1127:1277:1428)(1138:1282:1429))
          (PORT SR (2261:2456:2655)(2336:2507:2685))
          (PORT CINY2 (4250:4250:4273)(4556:4579:4625))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x81y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1471:1640:1815)(1546:1708:1873))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3242_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1998:2199:2404)(2104:2298:2497))
          (PORT SR (2527:2718:2911)(2638:2805:2977))
          (PORT CINY2 (1642:1642:1644)(1862:1864:1885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1747:1959:2176)(1805:2000:2197))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3243_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1273:1412:1554)(1317:1444:1575))
          (PORT SR (4814:5285:5765)(5174:5657:6147))
          (PORT CINY2 (3194:3194:3215)(3353:3374:3405))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3244_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4470:4964:5474)(4566:5019:5484))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3244_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4492:4935:5386)(4683:5091:5510))
          (PORT SR (4324:4724:5131)(4528:4901:5280))
          (PORT CINY2 (3818:3818:3848)(3929:3959:3993))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x140y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1411:1561:1712)(1423:1551:1685))
          (PORT IN5 (935:1073:1212)(945:1066:1188))
          (PORT IN6 (1235:1371:1511)(1240:1354:1472))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x142y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (940:1063:1190)(974:1099:1227))
          (PORT IN5 (1522:1704:1893)(1540:1714:1893))
          (PORT IN6 (1560:1729:1902)(1631:1788:1950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x144y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (587:662:739)(594:664:736))
          (PORT IN7 (1128:1285:1445)(1180:1334:1490))
          (PORT IN8 (1415:1584:1756)(1493:1666:1843))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x133y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1067:1197:1330)(1108:1231:1356))
          (PORT IN5 (375:430:486)(352:397:442))
          (PORT IN6 (2094:2367:2647)(2153:2409:2673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x132y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (888:994:1103)(906:1002:1100))
          (PORT IN7 (1127:1266:1408)(1163:1296:1431))
          (PORT IN8 (904:1033:1164)(952:1085:1220))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x127y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1420:1596:1774)(1459:1619:1785))
          (PORT IN7 (1649:1862:2077)(1726:1942:2162))
          (PORT IN8 (742:848:956)(735:833:932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x126y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:849:943)(771:858:948))
          (PORT IN5 (2188:2420:2659)(2234:2450:2671))
          (PORT IN6 (931:1051:1174)(945:1057:1171))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y58
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1382:1565:1754)(1458:1638:1823))
          (PORT IN7 (731:845:961)(729:831:936))
          (PORT IN8 (1000:1140:1282)(1045:1173:1303))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x141y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1579:1747:1917)(1620:1775:1935))
          (PORT IN5 (1567:1766:1970)(1600:1784:1973))
          (PORT IN6 (1544:1716:1891)(1579:1738:1900))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x152y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1444:1651:1863)(1507:1696:1891))
          (PORT IN7 (1369:1549:1732)(1431:1603:1782))
          (PORT IN8 (1326:1489:1656)(1411:1567:1726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x145y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1716:1906:2099)(1785:1962:2145))
          (PORT IN5 (1096:1253:1413)(1112:1251:1394))
          (PORT IN6 (1218:1376:1538)(1221:1364:1510))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x135y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1555:1758:1968)(1661:1865:2072))
          (PORT IN7 (1569:1769:1971)(1668:1859:2054))
          (PORT IN8 (1064:1215:1368)(1077:1214:1353))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x130y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1437:1622:1810)(1536:1723:1915))
          (PORT IN7 (1275:1457:1643)(1327:1500:1677))
          (PORT IN8 (1285:1427:1573)(1286:1404:1527))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x128y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1646:1835:2028)(1717:1905:2098))
          (PORT IN7 (1569:1777:1987)(1574:1763:1955))
          (PORT IN8 (4716:5298:5891)(4900:5444:6001))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x130y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (882:989:1098)(895:991:1090))
          (PORT IN7 (550:626:704)(547:616:687))
          (PORT IN8 (1106:1238:1373)(1123:1248:1378))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x131y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (894:998:1103)(913:1009:1107))
          (PORT IN5 (1628:1826:2030)(1643:1827:2012))
          (PORT IN6 (1309:1457:1610)(1322:1454:1590))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x148y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1424:1599:1776)(1507:1678:1853))
          (PORT IN7 (1157:1294:1435)(1176:1303:1434))
          (PORT IN8 (1285:1449:1615)(1345:1502:1662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x148y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1599:1795:1994)(1693:1890:2090))
          (PORT IN7 (1263:1399:1537)(1298:1431:1570))
          (PORT IN8 (1091:1234:1378)(1115:1250:1388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x150y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1382:1530:1681)(1393:1522:1655))
          (PORT IN5 (1593:1793:1997)(1608:1793:1983))
          (PORT IN6 (1086:1234:1383)(1121:1262:1405))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x150y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1615:1777:1942)(1651:1794:1944))
          (PORT IN5 (1748:1977:2210)(1817:2050:2289))
          (PORT IN6 (1526:1716:1912)(1537:1716:1899))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x147y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2087:2382:2683)(2145:2423:2710))
          (PORT IN5 (1671:1881:2094)(1716:1900:2090))
          (PORT IN6 (2603:2910:3222)(2670:2943:3224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x145y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1050:1176:1303)(1086:1202:1320))
          (PORT IN5 (2066:2332:2603)(2128:2378:2635))
          (PORT IN6 (1737:1937:2141)(1771:1946:2124))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x137y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1187:1340:1496)(1259:1408:1561))
          (PORT IN7 (2909:3234:3564)(3068:3365:3668))
          (PORT IN8 (949:1070:1193)(976:1097:1221))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x144y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:466:527)(395:449:504))
          (PORT IN7 (4735:5296:5873)(4874:5385:5912))
          (PORT IN8 (1631:1815:2002)(1669:1842:2021))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x147y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1411:1583:1758)(1487:1657:1829))
          (PORT IN7 (1210:1384:1561)(1242:1402:1568))
          (PORT IN8 (1392:1562:1735)(1468:1637:1809))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x146y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1227:1376:1527)(1283:1426:1571))
          (PORT IN5 (1481:1670:1861)(1539:1715:1898))
          (PORT IN6 (1270:1408:1550)(1285:1408:1535))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x147y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1233:1383:1535)(1291:1434:1581))
          (PORT IN7 (791:904:1020)(799:901:1004))
          (PORT IN8 (1111:1267:1424)(1145:1294:1447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x145y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1562:1728:1899)(1604:1756:1915))
          (PORT IN7 (536:616:698)(513:577:642))
          (PORT IN8 (1061:1204:1352)(1094:1227:1364))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x142y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1064:1211:1360)(1050:1171:1294))
          (PORT IN5 (1423:1599:1779)(1449:1608:1772))
          (PORT IN6 (1217:1375:1539)(1254:1410:1568))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x143y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (774:886:1001)(785:889:994))
          (PORT IN5 (1734:1920:2111)(1784:1963:2147))
          (PORT IN6 (1979:2237:2498)(2099:2334:2576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x134y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1373:1552:1737)(1455:1632:1812))
          (PORT IN5 (732:835:938)(732:825:921))
          (PORT IN6 (728:834:942)(748:849:951))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x136y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (865:974:1085)(892:995:1102))
          (PORT IN5 (1127:1267:1411)(1183:1326:1473))
          (PORT IN6 (1876:2108:2344)(1924:2143:2368))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x0y101
// internal delay pathes
    (INSTANCE _a3280)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x161y77
// internal delay pathes
    (INSTANCE _a3281)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x161y73
    (INSTANCE _a3282)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x107y129
    (INSTANCE _a3283)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x111y129
    (INSTANCE _a3284)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x115y129
    (INSTANCE _a3285)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x119y129
    (INSTANCE _a3286)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x123y129
    (INSTANCE _a3287)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x127y129
    (INSTANCE _a3288)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x103y129
// internal delay pathes
    (INSTANCE _a3289)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
 // C_AND///AND/    Pos: x106y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1816:1995:2177)(1903:2069:2239))
          (PORT IN8 (1697:1888:2085)(1766:1939:2117))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3290_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1188:1311:1435)(1180:1276:1374))
          (PORT IN4 (1460:1648:1840)(1548:1724:1903))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x96y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3292_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1833:2076:2323)(1945:2197:2454))
          (PORT IN4 (1467:1627:1791)(1505:1661:1823))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x103y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1443:1602:1764)(1448:1587:1730))
          (PORT IN8 (1343:1543:1745)(1392:1565:1741))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x115y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3294_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1438:1606:1776)(1502:1660:1821))
          (PORT IN4 (1627:1847:2073)(1662:1858:2061))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_Route1////    Pos: x143y88
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a3297_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:601:677))  // in 13 out 1
    )))
 // C_AND///AND/    Pos: x126y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (834:932:1033)(859:950:1044))
          (PORT IN6 (1382:1550:1723)(1444:1596:1753))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3298_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1217:1356:1497)(1261:1394:1530))
          (PORT IN4 (1399:1581:1765)(1408:1572:1738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x134y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3300_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (564:648:734)(557:628:702))
          (PORT IN8 (1485:1643:1803)(1548:1691:1838))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x111y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1023:1151:1281)(1066:1193:1321))
          (PORT IN3 (1293:1432:1577)(1308:1430:1555))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x130y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2443:2731:3023)(2536:2809:3087))
          (PORT IN7 (2821:3160:3507)(2903:3215:3535))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3303_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1517:1708:1905)(1579:1752:1929))
          (PORT IN2 (1924:2186:2454)(2069:2339:2614))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x114y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3305_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1594:1761:1932)(1631:1780:1933))
          (PORT IN3 (1736:1956:2179)(1796:1996:2201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x113y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1596:1787:1982)(1640:1821:2008))
          (PORT IN4 (1360:1531:1704)(1383:1532:1683))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x132y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1208:1382:1562)(1213:1368:1527))
          (PORT IN6 (2486:2753:3027)(2582:2838:3097))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3308_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2777:3114:3457)(2864:3170:3482))
          (PORT IN4 (2591:2898:3215)(2698:2990:3291))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x108y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (867:996:1127)(877:994:1114))
          (PORT IN7 (585:677:771)(576:654:733))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x118y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3311_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1069:1227:1390)(1091:1239:1390))
          (PORT IN3 (1489:1663:1841)(1543:1716:1891))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x115y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2182:2416:2654)(2285:2500:2718))
          (PORT IN7 (1253:1404:1558)(1301:1438:1579))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3313_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2064:2279:2498)(2115:2300:2492))
          (PORT IN2 (1201:1345:1494)(1246:1383:1523))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x102y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1104:1275:1449)(1130:1283:1439))
          (PORT IN8 (1460:1650:1845)(1492:1673:1857))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x98y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1475:1649:1828)(1523:1691:1861))
          (PORT IN2 (1762:1959:2161)(1826:2014:2207))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x101y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2039:2255:2475)(2116:2298:2485))
          (PORT IN6 (1594:1816:2042)(1632:1844:2059))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2188:2441:2696)(2220:2437:2660))
          (PORT IN3 (1454:1638:1827)(1516:1703:1892))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x94y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (724:832:943)(702:788:876))
          (PORT IN7 (1427:1630:1837)(1506:1715:1927))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x95y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1689:1902:2119)(1690:1868:2053))
          (PORT IN7 (1538:1733:1933)(1563:1741:1925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x105y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2558:2828:3103)(2654:2919:3188))
          (PORT IN6 (1204:1372:1542)(1277:1432:1587))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3323_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2050:2237:2428)(2171:2346:2526))
          (PORT IN2 (1231:1404:1580)(1284:1435:1589))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x120y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1542:1735:1931)(1611:1785:1964))
          (PORT IN8 (1732:1950:2172)(1759:1957:2158))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x100y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3326_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (677:779:885)(649:730:813))
          (PORT IN3 (1557:1755:1957)(1599:1772:1950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x112y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1995:2207:2423)(2069:2258:2451))
          (PORT IN6 (2047:2315:2586)(2056:2296:2542))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3328_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2038:2208:2383)(2090:2237:2389))
          (PORT IN3 (2061:2271:2485)(2124:2317:2513))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x110y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1531:1730:1934)(1569:1748:1934))
          (PORT IN7 (1279:1449:1622)(1343:1511:1684))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x114y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3331_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1605:1818:2035)(1678:1884:2093))
          (PORT IN2 (3405:3764:4131)(3603:3929:4262))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x105y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1478:1605:1734)(1528:1641:1756))
          (PORT IN8 (2118:2376:2640)(2198:2437:2681))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3333_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1584:1749:1916)(1651:1798:1949))
          (PORT IN3 (1785:2018:2257)(1841:2055:2275))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x96y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3335_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1844:2061:2282)(1934:2130:2332))
          (PORT IN4 (1816:2033:2256)(1892:2107:2326))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x95y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1091:1220:1352)(1098:1222:1349))
          (PORT IN2 (1538:1683:1829)(1615:1744:1878))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x126y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3338_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4320:4748:5188)(4545:4943:5350))
          (PORT IN7 (1755:1965:2179)(1796:1991:2193))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1165:1309:1456)(1224:1357:1494))
          (PORT IN4 (1548:1722:1898)(1579:1730:1884))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x106y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2005:2231:2462)(2118:2344:2571))
          (PORT IN3 (1250:1397:1547)(1277:1409:1544))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x111y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1547:1688:1833)(1580:1703:1829))
          (PORT IN7 (1131:1292:1457)(1153:1296:1443))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x118y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3508:3884:4270)(3631:3977:4336))
          (PORT IN7 (2643:2943:3248)(2705:2976:3257))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3343_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1398:1552:1709)(1415:1548:1687))
          (PORT IN2 (1924:2180:2441)(2050:2295:2543))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x100y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3345_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1572:1767:1966)(1616:1785:1957))
          (PORT IN4 (2079:2306:2540)(2154:2363:2579))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x105y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1506:1676:1849)(1585:1747:1910))
          (PORT IN7 (1294:1462:1632)(1352:1509:1669))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x109y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1593:1745:1901)(1651:1786:1925))
          (PORT IN8 (1821:2042:2267)(1858:2072:2290))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3348_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1537:1693:1850)(1591:1728:1867))
          (PORT IN4 (2000:2204:2414)(2083:2278:2480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x108y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1260:1411:1564)(1314:1458:1603))
          (PORT IN7 (960:1096:1235)(985:1112:1241))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x108y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1011:1138:1267)(1043:1165:1291))
          (PORT IN7 (1237:1412:1588)(1257:1420:1585))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x111y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2023:2239:2459)(2075:2288:2508))
          (PORT IN7 (1142:1289:1438)(1164:1294:1427))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3353_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1334:1478:1625)(1395:1528:1663))
          (PORT IN3 (1445:1624:1809)(1494:1659:1828))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x120y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3355_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1491:1651:1814)(1548:1686:1828))
          (PORT IN4 (1167:1290:1416)(1220:1337:1456))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x102y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1729:1927:2128)(1772:1951:2137))
          (PORT IN7 (1367:1562:1759)(1396:1577:1761))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x103y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2401:2662:2928)(2520:2754:2996))
          (PORT IN8 (1987:2224:2465)(2091:2319:2552))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1832:2038:2246)(1838:2001:2169))
          (PORT IN2 (1437:1607:1781)(1482:1648:1819))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x90y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1677:1902:2132)(1758:1990:2227))
          (PORT IN4 (1264:1450:1641)(1298:1470:1643))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x95y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1570:1743:1919)(1632:1793:1957))
          (PORT IN8 (1548:1749:1954)(1591:1784:1984))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x104y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2119:2317:2517)(2217:2399:2585))
          (PORT IN8 (1941:2201:2465)(2054:2319:2588))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3363_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2096:2302:2509)(2185:2368:2557))
          (PORT IN2 (1498:1707:1917)(1581:1782:1987))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x92y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3365_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1646:1863:2085)(1729:1956:2188))
          (PORT IN4 (1629:1830:2036)(1676:1860:2051))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x99y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2084:2293:2507)(2150:2348:2550))
          (PORT IN7 (1536:1709:1885)(1604:1769:1938))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x104y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2301:2529:2761)(2395:2598:2806))
          (PORT IN7 (1378:1566:1758)(1397:1564:1734))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3368_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2372:2621:2873)(2456:2692:2931))
          (PORT IN2 (1407:1574:1743)(1439:1585:1734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x100y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1613:1802:1995)(1686:1876:2070))
          (PORT IN7 (1005:1141:1280)(1054:1179:1308))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x97y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1494:1674:1860)(1523:1681:1842))
          (PORT IN6 (1056:1203:1353)(1108:1248:1388))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x135y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1421:1604:1791)(1475:1642:1812))
          (PORT IN7 (2399:2676:2957)(2426:2675:2931))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3373_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3476:3830:4191)(3645:3974:4311))
          (PORT IN2 (3832:4295:4770)(3937:4346:4764))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x132y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3375_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1724:1934:2149)(1798:2007:2220))
          (PORT IN4 (1353:1522:1694)(1364:1517:1673))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x124y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3819:4264:4717)(3996:4446:4903))
          (PORT IN6 (1754:1938:2124)(1850:2020:2196))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x133y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1220:1370:1523)(1280:1425:1572))
          (PORT IN8 (1793:2004:2218)(1893:2103:2317))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3378_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (887:985:1087)(926:1016:1109))
          (PORT IN3 (1612:1797:1987)(1704:1879:2058))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x122y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3380_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2418:2679:2947)(2526:2769:3018))
          (PORT IN3 (2825:3123:3428)(2962:3244:3532))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x121y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2691:3001:3319)(2778:3057:3342))
          (PORT IN6 (1669:1860:2054)(1754:1927:2107))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x138y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1817:2033:2254)(1905:2102:2303))
          (PORT IN7 (1409:1579:1752)(1475:1630:1788))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3383_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1719:1914:2112)(1750:1918:2090))
          (PORT IN3 (1891:2116:2344)(1926:2128:2334))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x136y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1854:2068:2285)(1951:2161:2376))
          (PORT IN4 (1397:1572:1750)(1457:1616:1779))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x122y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1955:2173:2395)(2076:2281:2490))
          (PORT IN2 (1592:1771:1954)(1648:1813:1981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x137y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1637:1830:2027)(1704:1874:2048))
          (PORT IN7 (1854:2087:2326)(1901:2114:2336))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1540:1711:1885)(1551:1692:1837))
          (PORT IN4 (1810:2021:2237)(1876:2072:2274))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x138y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1653:1852:2055)(1674:1851:2032))
          (PORT IN4 (1052:1183:1317)(1091:1211:1333))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x127y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1683:1877:2075)(1741:1920:2104))
          (PORT IN8 (2062:2303:2550)(2141:2364:2594))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x131y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (693:804:916)(670:757:846))
          (PORT IN7 (1517:1703:1897)(1498:1660:1825))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3393_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (689:798:910)(671:756:843))
          (PORT IN3 (3599:4018:4448)(3784:4180:4588))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x130y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3395_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1501:1722:1948)(1550:1760:1976))
          (PORT IN3 (1907:2094:2284)(2009:2179:2356))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x117y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1451:1599:1748)(1459:1585:1717))
          (PORT IN8 (1630:1839:2054)(1639:1830:2027))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x123y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1516:1706:1900)(1548:1717:1890))
          (PORT IN7 (1882:2071:2264)(1919:2099:2283))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3398_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1498:1686:1877)(1527:1691:1859))
          (PORT IN4 (2197:2456:2721)(2273:2509:2754))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x118y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3400_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1626:1814:2006)(1693:1859:2029))
          (PORT IN4 (2248:2472:2703)(2327:2533:2745))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x111y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (979:1111:1246)(1001:1123:1248))
          (PORT IN6 (1321:1478:1640)(1319:1458:1601))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x115y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2191:2410:2635)(2278:2493:2712))
          (PORT IN6 (1382:1556:1730)(1396:1546:1699))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3403_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1685:1857:2033)(1770:1932:2098))
          (PORT IN4 (1627:1808:1994)(1704:1873:2047))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x108y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (912:1029:1149)(915:1020:1127))
          (PORT IN8 (1147:1272:1403)(1168:1291:1415))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x104y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (991:1104:1222)(1009:1114:1220))
          (PORT IN6 (2308:2543:2782)(2468:2692:2921))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x132y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1173:1311:1453)(1188:1316:1448))
          (PORT IN7 (2002:2246:2495)(2089:2331:2576))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3408_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (909:1047:1188)(920:1038:1158))
          (PORT IN3 (1345:1510:1680)(1368:1511:1659))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x120y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2018:2259:2504)(2052:2273:2501))
          (PORT IN4 (1486:1651:1819)(1540:1701:1866))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x116y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (875:1010:1148)(872:992:1115))
          (PORT IN8 (1669:1902:2139)(1722:1937:2156))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x121y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1412:1581:1753)(1478:1627:1780))
          (PORT IN6 (2100:2313:2532)(2179:2380:2588))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1409:1581:1756)(1465:1616:1770))
          (PORT IN3 (1809:2023:2240)(1901:2094:2292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x104y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3415_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1392:1561:1733)(1433:1580:1730))
          (PORT IN4 (1132:1244:1360)(1182:1280:1382))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x108y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1498:1648:1800)(1536:1672:1812))
          (PORT IN8 (2142:2366:2594)(2220:2432:2651))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x128y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3418_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1476:1651:1828)(1545:1711:1880))
          (PORT IN6 (1928:2134:2346)(1979:2166:2358))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1398:1565:1736)(1451:1604:1761))
          (PORT IN4 (1457:1641:1828)(1543:1728:1915))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x112y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3420_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1287:1437:1589)(1337:1477:1620))
          (PORT IN3 (1833:2026:2223)(1885:2062:2244))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x107y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3421_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1607:1784:1967)(1640:1806:1976))
          (PORT IN2 (1540:1704:1869)(1570:1713:1859))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x127y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4535:5001:5481)(4695:5130:5580))
          (PORT IN8 (1514:1700:1891)(1601:1779:1960))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3423_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4001:4503:5016)(4170:4643:5127))
          (PORT IN4 (2053:2285:2522)(2148:2373:2601))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x138y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2741:3036:3334)(2931:3209:3493))
          (PORT IN8 (2269:2522:2778)(2430:2672:2920))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x113y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3426_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2906:3268:3637)(3078:3425:3777))
          (PORT IN4 (1274:1443:1617)(1292:1451:1615))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x114y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1294:1444:1597)(1347:1486:1629))
          (PORT IN8 (1500:1696:1896)(1552:1733:1918))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1279:1424:1572)(1328:1462:1598))
          (PORT IN3 (1243:1397:1554)(1295:1432:1570))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x110y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1868:2091:2319)(1975:2196:2420))
          (PORT IN7 (1639:1807:1979)(1670:1820:1974))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x107y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1350:1509:1671)(1401:1550:1704))
          (PORT IN4 (1076:1227:1381)(1102:1243:1388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x111y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3433_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1014:1107:1202)(1019:1096:1174))
          (PORT IN6 (3641:4016:4399)(3847:4199:4559))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3433_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1000:1094:1189)(993:1068:1147))
          (PORT IN4 (1442:1607:1775)(1509:1659:1811))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x110y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1557:1744:1933)(1625:1798:1976))
          (PORT IN8 (1729:1923:2119)(1841:2032:2225))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x101y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1870:2086:2306)(1896:2078:2266))
          (PORT IN4 (385:444:503)(363:407:452))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x105y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1674:1828:1986)(1746:1889:2035))
          (PORT IN7 (2281:2535:2792)(2337:2571:2811))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1647:1806:1966)(1703:1846:1995))
          (PORT IN2 (1049:1195:1343)(1107:1237:1371))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x100y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1818:2023:2233)(1918:2115:2318))
          (PORT IN8 (2432:2724:3020)(2564:2838:3119))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x99y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1379:1542:1710)(1437:1584:1733))
          (PORT IN2 (1430:1610:1794)(1512:1681:1851))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x107y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2688:2951:3221)(2821:3078:3342))
          (PORT IN6 (1516:1656:1802)(1547:1676:1811))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3443_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1865:2062:2264)(1950:2135:2322))
          (PORT IN4 (1196:1358:1525)(1239:1394:1552))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x116y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (965:1069:1175)(989:1084:1181))
          (PORT IN8 (1772:1997:2227)(1867:2094:2324))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x99y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2275:2508:2747)(2362:2588:2818))
          (PORT IN4 (1531:1748:1970)(1562:1747:1937))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x109y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3448_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1868:2061:2256)(1925:2088:2254))
          (PORT IN6 (1781:2012:2247)(1843:2058:2277))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3448_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1810:2001:2195)(1865:2026:2191))
          (PORT IN4 (1907:2132:2360)(1978:2186:2397))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x120y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1550:1715:1882)(1592:1742:1897))
          (PORT IN4 (1367:1504:1645)(1435:1562:1692))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x101y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3451_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:828:920)(738:817:897))
          (PORT IN2 (1455:1644:1837)(1463:1632:1808))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x79y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (749:858:970)(746:843:942))
          (PORT IN7 (788:894:1002)(807:905:1004))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x80y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (587:672:759)(576:652:730))
          (PORT IN2 (1119:1268:1421)(1131:1274:1419))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR///XOR/    Pos: x86y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (728:833:940)(715:804:895))
          (PORT IN7 (1410:1580:1754)(1423:1586:1755))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1291:1447:1606)(1327:1476:1630))
          (PORT IN3 (406:462:520)(396:444:494))
          (PORT IN4 (893:1037:1182)(909:1034:1163))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x87y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1864:2085:2309)(1913:2120:2334))
          (PORT IN8 (574:654:736)(556:630:704))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3457_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:640:725)(543:617:693))
          (PORT IN2 (1270:1431:1596)(1287:1435:1587))
          (PORT IN3 (1671:1867:2065)(1699:1878:2063))
          (PORT IN4 (592:663:736)(604:665:728))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x85y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (845:964:1085)(857:968:1082))
          (PORT IN8 (1311:1464:1622)(1363:1517:1676))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x82y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1141:1285:1433)(1167:1313:1462))
          (PORT IN4 (1644:1855:2071)(1758:1970:2187))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x85y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (777:883:992)(805:909:1016))
          (PORT IN8 (1252:1443:1636)(1305:1486:1671))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x82y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (612:696:783)(626:706:787))
          (PORT IN6 (388:446:504)(367:413:460))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR////    Pos: x81y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (394:451:510)(385:435:486))
          (PORT IN8 (1037:1181:1329)(1035:1168:1303))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x80y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (412:471:531)(394:444:496))
          (PORT IN3 (1141:1244:1349)(1162:1261:1363))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x79y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1489:1666:1847)(1548:1711:1878))
          (PORT IN8 (580:659:740)(595:670:747))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x85y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (780:889:1000)(803:910:1018))
          (PORT IN8 (387:448:510)(380:434:489))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3470_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1231:1388:1549)(1244:1400:1557))
          (PORT IN2 (923:1046:1172)(966:1081:1197))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///XOR/    Pos: x83y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1793:1977:2167)(1801:1971:2144))
          (PORT IN4 (931:1050:1169)(937:1041:1148))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x83y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (587:671:755)(568:634:702))
          (PORT IN8 (1319:1511:1707)(1380:1565:1756))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x81y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (405:462:519)(392:441:491))
          (PORT IN8 (1391:1593:1800)(1460:1644:1832))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1791:1998:2211)(1847:2040:2238))
          (PORT IN4 (1228:1374:1524)(1295:1435:1576))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x87y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (799:902:1005)(812:908:1006))
          (PORT IN6 (1245:1416:1591)(1241:1385:1532))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3477_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1088:1217:1348)(1094:1218:1345))
          (PORT IN3 (746:867:991)(755:863:974))
          (PORT IN4 (1372:1557:1745)(1396:1561:1731))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x85y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3478_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1582:1780:1985)(1668:1861:2058))
          (PORT IN4 (1127:1279:1431)(1177:1329:1483))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x129y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1501:1675:1850)(1582:1738:1898))
          (PORT IN4 (1464:1647:1833)(1493:1666:1844))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x114y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3481_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1532:1700:1873)(1574:1731:1892))
          (PORT IN4 (1263:1406:1552)(1324:1457:1593))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x80y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (598:682:768)(605:682:762))
          (PORT IN6 (734:807:881)(755:820:887))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x81y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3487_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1683:1856:2033)(1734:1896:2063))
          (PORT IN4 (1061:1215:1371)(1075:1215:1357))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x139y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2468:2776:3094)(2585:2887:3196))
          (PORT IN8 (1416:1593:1774)(1499:1674:1852))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x117y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:636:717)(542:614:687))
          (PORT IN2 (1036:1181:1328)(1089:1230:1375))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x130y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1908:2141:2377)(1978:2189:2403))
          (PORT IN7 (1996:2185:2381)(2059:2228:2402))
          (PORT IN8 (1186:1323:1463)(1244:1370:1498))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x125y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1838:2037:2238)(1855:2022:2196))
          (PORT IN7 (2009:2237:2470)(2030:2221:2418))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x134y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1637:1813:1994)(1675:1837:2005))
          (PORT IN2 (1428:1596:1767)(1486:1637:1789))
          (PORT IN4 (1529:1690:1853)(1623:1773:1927))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x135y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1081:1215:1351)(1140:1279:1421))
          (PORT IN7 (1630:1812:2001)(1657:1830:2009))
          (PORT IN8 (754:860:968)(746:838:932))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x83y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1987:2196:2412)(2014:2212:2414))
          (PORT IN8 (2132:2439:2752)(2242:2542:2850))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x89y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1730:1928:2132)(1776:1962:2151))
          (PORT IN8 (924:1050:1179)(982:1106:1231))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x135y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1264:1406:1551)(1316:1444:1577))
          (PORT IN4 (2007:2214:2427)(2100:2297:2500))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x116y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3505_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1057:1191:1327)(1067:1193:1322))
          (PORT IN7 (1538:1746:1961)(1537:1720:1910))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x129y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3509_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (828:918:1009)(828:903:980))
          (PORT IN4 (1858:2081:2311)(1889:2100:2314))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x111y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3510_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (897:1021:1147)(929:1043:1159))
          (PORT IN2 (1155:1317:1482)(1154:1293:1436))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x115y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1208:1367:1531)(1218:1362:1509))
          (PORT IN7 (1698:1899:2106)(1771:1961:2156))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x125y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1634:1842:2054)(1699:1885:2075))
          (PORT IN3 (1363:1520:1679)(1398:1539:1686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x120y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3520_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1284:1426:1570)(1279:1398:1521))
          (PORT IN6 (1589:1755:1926)(1656:1817:1981))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x140y61
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (944:1064:1186)(978:1084:1192))
          (PORT IN3 (2046:2265:2488)(2141:2337:2539))
          (PORT IN4 (1524:1668:1817)(1560:1685:1816))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x122y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3526_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2359:2633:2914)(2471:2742:3017))
          (PORT IN2 (1808:1993:2182)(1877:2052:2231))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///ORAND/    Pos: x125y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3527_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1733:1931:2132)(1775:1954:2136))
          (PORT IN2 (1447:1636:1829)(1477:1653:1834))
          (PORT IN4 (1411:1582:1753)(1450:1617:1787))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x119y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3530_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1041:1167:1296)(1088:1205:1324))
          (PORT IN7 (1476:1645:1821)(1528:1684:1842))
          (PORT IN8 (1518:1730:1947)(1577:1783:1993))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x129y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (924:1046:1169)(951:1062:1175))
          (PORT IN8 (547:636:727)(533:611:690))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3531_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (946:1075:1205)(971:1083:1199))
          (PORT IN2 (1387:1542:1700)(1427:1576:1727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x124y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3536_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4310:4739:5179)(4532:4932:5341))
          (PORT IN6 (1655:1830:2010)(1684:1837:1994))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (391:453:517)(386:441:498))
          (PORT IN4 (1834:2061:2291)(1920:2131:2346))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x139y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1404:1580:1760)(1447:1610:1778))
          (PORT IN7 (1728:1926:2128)(1784:1973:2165))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///OR/    Pos: x127y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (788:899:1012)(781:880:982))
          (PORT IN2 (1272:1422:1574)(1286:1419:1553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x140y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3544_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1449:1607:1768)(1489:1636:1787))
          (PORT IN7 (1335:1479:1626)(1363:1495:1631))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1287:1440:1597)(1267:1402:1540))
          (PORT IN4 (718:812:907)(728:813:901))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x137y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1690:1885:2083)(1807:1994:2186))
          (PORT IN4 (389:444:499)(383:431:480))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///OR/    Pos: x137y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1968:2186:2407)(2037:2240:2447))
          (PORT IN2 (908:1034:1162)(922:1043:1166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x140y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1115:1271:1429)(1156:1296:1438))
          (PORT IN8 (1265:1425:1589)(1289:1443:1602))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3551_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1581:1760:1943)(1651:1819:1990))
          (PORT IN2 (1636:1832:2031)(1730:1920:2113))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x125y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1809:2011:2217)(1827:2023:2225))
          (PORT IN8 (1225:1382:1541)(1283:1430:1579))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3555_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1359:1528:1698)(1368:1516:1665))
          (PORT IN2 (1338:1493:1652)(1354:1492:1634))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x137y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3560_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1451:1617:1787)(1497:1654:1818))
          (PORT IN2 (1755:1979:2207)(1811:2035:2263))
          (PORT IN4 (2072:2325:2582)(2142:2392:2647))
          (PORT IN5 (1389:1571:1758)(1472:1649:1829))
          (PORT IN6 (1678:1894:2117)(1672:1862:2056))
          (PORT IN7 (1737:1921:2110)(1790:1956:2125))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x126y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1773:2002:2236)(1815:2037:2263))
          (PORT IN6 (1379:1566:1754)(1443:1617:1794))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///OR/    Pos: x131y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3562_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2670:2953:3244)(2753:3008:3271))
          (PORT IN4 (1063:1208:1356)(1111:1242:1377))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x141y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1369:1546:1726)(1444:1609:1777))
          (PORT IN7 (1654:1838:2025)(1709:1880:2056))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3563_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1336:1503:1673)(1374:1535:1700))
          (PORT IN4 (2813:3153:3500)(2895:3209:3532))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x138y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (720:823:926)(737:833:929))
          (PORT IN7 (1406:1557:1712)(1424:1552:1685))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///OR/    Pos: x136y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3571_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1475:1623:1775)(1519:1656:1797))
          (PORT IN4 (1829:2047:2270)(1876:2081:2290))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x137y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3142:3494:3855)(3264:3590:3925))
          (PORT IN7 (1596:1796:2000)(1593:1775:1962))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2060:2261:2464)(2127:2311:2498))
          (PORT IN4 (1283:1450:1621)(1272:1417:1565))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x117y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1422:1592:1763)(1508:1669:1834))
          (PORT IN2 (1749:1997:2249)(1780:2009:2244))
          (PORT IN3 (1647:1850:2056)(1683:1872:2064))
          (PORT IN4 (12662:14027:15416)(13043:14285:15556))
          (PORT IN5 (1569:1739:1911)(1644:1802:1963))
          (PORT IN6 (1501:1685:1870)(1575:1743:1917))
          (PORT IN7 (1580:1778:1982)(1568:1744:1926))
          (PORT IN8 (554:643:735)(533:601:670))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x134y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1626:1815:2008)(1720:1904:2091))
          (PORT IN7 (1214:1395:1579)(1256:1416:1580))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_OR////    Pos: x133y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1545:1733:1924)(1601:1775:1954))
          (PORT IN6 (1082:1232:1387)(1121:1266:1414))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x139y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1419:1594:1774)(1402:1556:1716))
          (PORT IN8 (2283:2516:2755)(2383:2611:2844))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3580_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1314:1475:1639)(1355:1509:1668))
          (PORT IN3 (1609:1783:1961)(1680:1845:2015))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x122y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1546:1744:1945)(1589:1774:1963))
          (PORT IN2 (1037:1167:1300)(1018:1131:1248))
          (PORT IN3 (1560:1755:1955)(1600:1785:1974))
          (PORT IN4 (14639:16266:17926)(15140:16628:18151))
          (PORT IN5 (918:1058:1201)(918:1042:1168))
          (PORT IN6 (1580:1776:1976)(1635:1823:2014))
          (PORT IN7 (1446:1602:1760)(1485:1631:1780))
          (PORT IN8 (1537:1723:1912)(1601:1773:1951))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x148y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1758:2007:2261)(1861:2098:2339))
          (PORT IN8 (1290:1463:1638)(1312:1476:1643))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x145y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (928:1046:1165)(990:1106:1224))
          (PORT IN4 (1694:1902:2114)(1736:1930:2129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x151y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1642:1845:2053)(1703:1889:2080))
          (PORT IN8 (1435:1615:1795)(1514:1696:1881))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3589_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1824:1994:2167)(1870:2017:2169))
          (PORT IN4 (400:458:518)(399:450:502))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x144y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2001:2221:2445)(2097:2292:2495))
          (PORT IN6 (1034:1162:1292)(1022:1131:1243))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3594_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1855:2098:2346)(1923:2148:2378))
          (PORT IN4 (1641:1829:2022)(1717:1896:2079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x149y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1484:1639:1796)(1501:1635:1773))
          (PORT IN8 (1063:1193:1325)(1081:1213:1349))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x149y92
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3601_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1714:1902:2096)(1809:1981:2157))
          (PORT IN3 (1295:1474:1654)(1361:1535:1714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x150y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2002:2246:2496)(2077:2324:2572))
          (PORT IN7 (1627:1846:2069)(1710:1916:2125))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3602_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1423:1592:1765)(1459:1610:1766))
          (PORT IN4 (1219:1358:1502)(1257:1383:1511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x153y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1024:1179:1338)(1049:1185:1324))
          (PORT IN3 (1268:1431:1597)(1322:1475:1634))
          (PORT IN4 (1172:1320:1472)(1191:1331:1473))
          (PORT IN6 (1652:1833:2021)(1698:1861:2032))
          (PORT IN7 (1817:2057:2299)(1918:2147:2384))
          (PORT IN8 (1546:1730:1918)(1587:1765:1948))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x150y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1797:1996:2200)(1909:2103:2300))
          (PORT IN7 (1258:1397:1538)(1314:1439:1568))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///OR/    Pos: x141y90
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2025:2248:2477)(2108:2314:2523))
          (PORT IN3 (1191:1347:1504)(1255:1404:1556))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x150y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1296:1440:1589)(1358:1495:1636))
          (PORT IN7 (1253:1397:1543)(1307:1440:1575))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3609_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1618:1788)(1521:1688:1858))
          (PORT IN3 (1640:1819:2000)(1666:1821:1982))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x149y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1150:1281:1413)(1157:1280:1404))
          (PORT IN4 (546:621:697)(535:597:661))
          (PORT IN5 (1772:1985:2203)(1844:2052:2262))
          (PORT IN6 (1037:1165:1295)(1031:1145:1261))
          (PORT IN8 (569:641:716)(558:618:680))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x146y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1656:1826:2002)(1710:1867:2028))
          (PORT IN7 (1405:1594:1785)(1454:1618:1785))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3619_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:1062:1205)(930:1055:1183))
          (PORT IN4 (857:984:1113)(875:993:1116))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x110y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1525:1723:1926)(1605:1790:1977))
          (PORT IN2 (1381:1565:1752)(1410:1580:1753))
          (PORT IN3 (1088:1207:1330)(1105:1214:1326))
          (PORT IN4 (18496:20532:22613)(19260:21168:23121))
          (PORT IN5 (1768:1957:2149)(1854:2027:2204))
          (PORT IN6 (1446:1610:1778)(1508:1655:1807))
          (PORT IN7 (912:1036:1161)(927:1031:1136))
          (PORT IN8 (760:848:939)(766:840:916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x150y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (702:797:894)(712:806:901))
          (PORT IN3 (1430:1581:1733)(1438:1569:1704))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x149y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1285:1410:1539)(1315:1423:1534))
          (PORT IN8 (1310:1474:1641)(1337:1485:1638))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x151y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1094:1260:1431)(1104:1251:1400))
          (PORT IN7 (1294:1452:1611)(1302:1439:1579))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3625_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (961:1067:1174)(998:1095:1193))
          (PORT IN4 (856:975:1095)(831:925:1022))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x148y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3630_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (850:957:1067)(849:943:1039))
          (PORT IN3 (1554:1732:1914)(1609:1775:1944))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x146y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1106:1227:1350)(1132:1241:1353))
          (PORT IN8 (1466:1629:1796)(1498:1647:1800))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x143y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (952:1070:1189)(1003:1120:1238))
          (PORT IN7 (565:643:724)(555:622:690))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3633_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3922:4408:4907)(4085:4532:4991))
          (PORT IN4 (1067:1214:1361)(1081:1216:1355))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x147y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (408:469:530)(393:445:498))
          (PORT IN4 (1553:1747:1945)(1565:1746:1932))
          (PORT IN5 (1044:1172:1302)(1034:1142:1253))
          (PORT IN6 (1160:1325:1495)(1206:1359:1514))
          (PORT IN7 (410:466:523)(396:445:495))
          (PORT IN8 (1252:1428:1608)(1312:1479:1650))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x145y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1087:1208:1332)(1104:1212:1322))
          (PORT IN3 (592:678:766)(568:639:712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x142y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1545:1727:1911)(1595:1758:1926))
          (PORT IN7 (1091:1241:1393)(1143:1284:1430))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x146y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3640_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1404:1580:1761)(1466:1635:1808))
          (PORT IN7 (1442:1593:1748)(1482:1621:1766))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1082:1230:1379)(1140:1280:1425))
          (PORT IN3 (1057:1198:1342)(1050:1167:1289))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x142y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1337:1494:1653)(1357:1488:1623))
          (PORT IN6 (1273:1434:1598)(1307:1461:1620))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3646_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1539:1744:1952)(1633:1829:2026))
          (PORT IN3 (945:1082:1221)(964:1093:1225))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x150y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1195:1343:1493)(1241:1369:1502))
          (PORT IN3 (540:618:696)(528:599:671))
          (PORT IN5 (914:1050:1189)(909:1024:1141))
          (PORT IN6 (1325:1483:1647)(1363:1518:1678))
          (PORT IN8 (1959:2174:2396)(2048:2251:2458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x147y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1519:1705:1897)(1536:1719:1905))
          (PORT IN7 (1559:1783:2012)(1643:1848:2059))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (877:976:1075)(910:1000:1092))
          (PORT IN3 (1974:2189:2408)(2064:2278:2496))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x135y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1549:1734:1919)(1634:1820:2008))
          (PORT IN7 (1155:1316:1482)(1182:1339:1499))
          (PORT IN8 (1547:1751:1958)(1554:1740:1930))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///AND/    Pos: x145y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3659_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1264:1425:1588)(1312:1460:1612))
          (PORT IN4 (1273:1425:1581)(1315:1456:1602))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x141y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1636:1808:1985)(1679:1844:2014))
          (PORT IN8 (811:918:1029)(843:953:1064))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x148y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1462:1658:1858)(1513:1692:1874))
          (PORT IN8 (2049:2319:2594)(2141:2399:2663))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (860:977:1095)(863:958:1055))
          (PORT IN2 (1758:1964:2174)(1804:1991:2184))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x144y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1282:1457:1634)(1296:1459:1625))
          (PORT IN3 (1092:1197:1305)(1118:1216:1314))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///OR/    Pos: x139y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1189:1346:1507)(1259:1406:1556))
          (PORT IN3 (564:646:729)(578:654:732))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x141y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (383:442:501)(351:396:443))
          (PORT IN7 (2219:2465:2720)(2273:2503:2737))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3669_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1174:1314:1456)(1221:1352:1484))
          (PORT IN2 (693:802:912)(683:767:852))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x147y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1499:1682:1869)(1536:1705:1878))
          (PORT IN7 (1430:1624:1822)(1483:1661:1843))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3673_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1613:1814:2021)(1672:1874:2079))
          (PORT IN4 (1826:2044:2268)(1930:2138:2352))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x131y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1558:1779:2003)(1628:1841:2056))
          (PORT IN5 (788:897:1008)(807:915:1025))
          (PORT IN6 (396:453:512)(384:436:490))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND////    Pos: x141y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1106:1272:1441)(1116:1266:1418))
          (PORT IN4 (546:626:708)(541:614:687))
          (PORT IN5 (1412:1590:1775)(1497:1669:1845))
          (PORT IN6 (1066:1205:1346)(1034:1142:1254))
          (PORT IN7 (1550:1738:1932)(1581:1755:1935))
          (PORT IN8 (536:616:697)(530:601:675))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x132y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3680_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1260:1427:1598)(1284:1445:1608))
          (PORT IN4 (1522:1702:1885)(1598:1767:1940))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x136y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (554:637:722)(523:588:656))
          (PORT IN7 (3867:4248:4639)(4043:4401:4766))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x142y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (735:854:975)(725:827:931))
          (PORT IN8 (1736:1984:2235)(1793:2014:2240))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3682_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1350:1504:1661)(1405:1560:1720))
          (PORT IN4 (1798:1983:2172)(1855:2033:2215))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x138y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3688_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1882:2059:2237)(1935:2092:2251))
          (PORT IN3 (575:658:742)(558:635:713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x140y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3690_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1630:1792:1960)(1662:1800:1942))
          (PORT IN7 (901:1035:1172)(919:1048:1179))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x141y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (580:664:751)(581:663:746))
          (PORT IN7 (1301:1467:1636)(1376:1532:1691))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3691_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1263:1419:1577)(1286:1435:1588))
          (PORT IN4 (1645:1848:2054)(1686:1876:2068))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x138y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1815:2015:2220)(1860:2043:2231))
          (PORT IN7 (2362:2622:2886)(2384:2618:2856))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3695_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1526:1696:1868)(1534:1678:1824))
          (PORT IN2 (1080:1223:1371)(1127:1263:1401))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x135y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3700_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2137:2414:2697)(2244:2513:2785))
          (PORT IN4 (1507:1686:1869)(1533:1694:1859))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x148y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (570:655:741)(571:651:734))
          (PORT IN8 (719:823:929)(711:800:892))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x141y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (567:648:729)(554:624:695))
          (PORT IN6 (1085:1211:1339)(1099:1214:1331))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR///XOR/    Pos: x82y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (382:440:500)(365:409:454))
          (PORT IN8 (1262:1407:1554)(1331:1472:1616))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3705_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1033:1161:1291)(1029:1135:1244))
          (PORT IN3 (1438:1606:1778)(1479:1631:1788))
          (PORT IN4 (379:439:500)(374:426:478))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x79y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (968:1105:1244)(988:1116:1247))
          (PORT IN8 (1204:1328:1457)(1224:1338:1454))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x91y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (577:651:727)(577:641:706))
          (PORT IN8 (558:642:728)(545:620:697))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3711_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (770:881:995)(771:871:972))
          (PORT IN3 (888:1026:1165)(895:1021:1148))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x88y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (567:645:724)(561:630:701))
          (PORT IN7 (436:494:554)(418:469:520))
          (PORT IN8 (574:656:740)(552:623:696))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x89y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1112:1261:1414)(1176:1321:1471))
          (PORT IN3 (1077:1217:1358)(1093:1227:1363))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x80y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (778:888:1001)(793:892:993))
          (PORT IN7 (779:891:1005)(789:890:993))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x85y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3718_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1063:1211:1363)(1088:1234:1383))
          (PORT IN3 (1137:1278:1422)(1124:1244:1366))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x80y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (585:665:746)(592:667:745))
          (PORT IN8 (386:443:500)(380:429:479))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x79y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (733:845:958)(742:846:951))
          (PORT IN4 (578:659:741)(585:660:737))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x83y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (906:1037:1170)(909:1027:1147))
          (PORT IN8 (1405:1587:1776)(1448:1617:1791))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x85y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (358:412:467)(343:385:428))
          (PORT IN4 (1467:1627:1789)(1547:1703:1861))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x81y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (741:835:931)(755:839:923))
          (PORT IN8 (792:887:984)(824:914:1006))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3723_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1226:1380:1537)(1233:1369:1508))
          (PORT IN2 (854:964:1077)(834:927:1023))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x86y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1434:1596:1760)(1501:1667:1835))
          (PORT IN7 (1406:1568:1735)(1469:1614:1762))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR///XOR/    Pos: x88y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (777:877:979)(788:879:972))
          (PORT IN6 (1793:2010:2234)(1873:2083:2300))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1414:1598:1785)(1477:1658:1845))
          (PORT IN4 (378:441:505)(350:398:447))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x84y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3729_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1044:1196:1352)(1092:1241:1394))
          (PORT IN3 (901:1028:1156)(930:1047:1165))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x120y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1635:1799:1965)(1704:1852:2002))
          (PORT IN7 (1319:1469:1624)(1379:1526:1675))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x89y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3732_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (963:1079:1196)(979:1085:1192))
          (PORT IN4 (938:1067:1198)(975:1095:1217))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x82y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3734_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (746:860:977)(750:848:947))
          (PORT IN7 (594:669:745)(603:668:734))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x118y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1189:1357:1529)(1208:1367:1530))
          (PORT IN7 (3215:3526:3846)(3375:3667:3964))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x121y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3736_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1821:2034:2250)(1834:2011:2193))
          (PORT IN8 (1455:1604:1756)(1490:1629:1770))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x88y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3737_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1764:1966:2173)(1830:2024:2222))
          (PORT IN2 (1332:1480:1631)(1401:1550:1701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x92y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1122:1257:1395)(1157:1287:1420))
          (PORT IN7 (760:871:984)(752:853:957))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x125y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3739_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1615:1799:1988)(1708:1889:2074))
          (PORT IN3 (1383:1547:1714)(1408:1558:1714))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x118y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3740_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1705:1911:2122)(1740:1931:2129))
          (PORT IN8 (1731:1948:2167)(1751:1933:2118))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x117y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2008:2258:2513)(2066:2293:2527))
          (PORT IN4 (1579:1777:1977)(1678:1856:2038))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x119y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3742_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1783:1971:2164)(1855:2031:2211))
          (PORT IN4 (1609:1798:1992)(1663:1846:2033))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x118y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3743_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1502:1689:1879)(1533:1707:1886))
          (PORT IN4 (1824:2022:2226)(1896:2095:2297))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x149y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3744_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2673:3022:3378)(2787:3121:3459))
          (PORT IN8 (561:647:734)(552:623:696))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3744_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1475:1654:1836)(1518:1695:1876))
          (PORT IN3 (1711:1894:2082)(1749:1921:2096))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x151y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3745_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (549:632:718)(534:605:676))
          (PORT IN8 (1089:1241:1396)(1143:1288:1437))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x144y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (538:623:710)(545:621:698))
          (PORT IN4 (929:1056:1186)(968:1084:1203))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x147y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1372:1557:1747)(1398:1572:1749))
          (PORT IN8 (742:833:925)(752:839:930))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x137y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (945:1085:1229)(924:1042:1161))
          (PORT IN7 (5863:6470:7090)(6082:6659:7249))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3753_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (989:1088:1191)(1020:1112:1206))
          (PORT IN2 (2121:2363:2608)(2204:2421:2642))
          (PORT IN4 (4614:5135:5671)(4812:5304:5804))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x154y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3756_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (702:779:859)(706:774:843))
          (PORT IN3 (789:891:996)(807:903:1001))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x154y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1408:1577:1750)(1471:1643:1818))
          (PORT IN6 (1235:1373:1515)(1239:1370:1505))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR////    Pos: x153y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (393:450:508)(364:407:451))
          (PORT IN7 (783:886:991)(793:888:986))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR///XOR/    Pos: x148y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (595:672:750)(586:645:707))
          (PORT IN8 (383:442:502)(376:430:484))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3759_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (993:1132:1273)(970:1084:1200))
          (PORT IN2 (1182:1333:1490)(1200:1342:1486))
          (PORT IN4 (699:815:933)(670:759:849))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x149y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1752:1963:2183)(1794:1986:2184))
          (PORT IN8 (848:958:1072)(823:914:1005))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3763_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (937:1068:1202)(973:1107:1243))
          (PORT IN2 (902:1023:1147)(924:1036:1153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR///XOR/    Pos: x149y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (560:641:723)(554:621:689))
          (PORT IN7 (1365:1561:1762)(1382:1559:1741))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3765_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1594:1798:2008)(1586:1772:1962))
          (PORT IN2 (1278:1436:1596)(1320:1480:1646))
          (PORT IN4 (1093:1230:1368)(1144:1283:1427))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x140y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (745:844:944)(746:835:926))
          (PORT IN8 (881:1010:1143)(869:981:1094))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3358:3695:4041)(3485:3798:4119))
          (PORT IN4 (2977:3295:3621)(3099:3395:3696))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x149y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1461:1656:1854)(1472:1655:1844))
          (PORT IN8 (365:420:476)(343:387:432))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x149y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (732:842:954)(716:807:900))
          (PORT IN8 (1284:1447:1614)(1325:1488:1656))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3768_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (708:818:931)(693:785:879))
          (PORT IN4 (998:1127:1258)(994:1109:1228))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x146y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3769_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1264:1434:1609)(1310:1473:1638))
          (PORT IN2 (1278:1442:1610)(1365:1527:1692))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x149y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1626:1843:2062)(1711:1912:2120))
          (PORT IN8 (1133:1252:1374)(1173:1279:1387))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x155y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3771_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (731:830:931)(744:841:940))
          (PORT IN3 (1471:1623:1778)(1478:1620:1766))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x151y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3772_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (576:658:741)(567:640:714))
          (PORT IN6 (771:874:978)(788:889:993))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x153y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1383:1548:1720)(1372:1515:1663))
          (PORT IN2 (382:435:490)(354:398:442))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x146y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1170:1291:1416)(1192:1304:1418))
          (PORT IN8 (858:964:1073)(864:953:1045))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x155y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2905:3210:3520)(2965:3239:3523))
          (PORT IN3 (1773:1951:2134)(1794:1951:2111))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x144y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1226:1394:1567)(1286:1453:1623))
          (PORT IN7 (789:874:962)(781:862:944))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x149y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3778_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1154:1320:1489)(1198:1356:1518))
          (PORT IN3 (763:857:954)(790:878:967))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x147y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1310:1456:1605)(1347:1484:1624))
          (PORT IN8 (2048:2312:2581)(2126:2374:2631))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x143y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2309:2512:2719)(2355:2532:2713))
          (PORT IN3 (2165:2414:2669)(2214:2443:2681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x140y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3781_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1601:1794:1988)(1652:1829:2008))
          (PORT IN3 (2545:2824:3106)(2606:2852:3104))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x142y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1333:1475:1620)(1349:1469:1594))
          (PORT IN4 (3039:3351:3668)(3197:3487:3787))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x146y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1704:1896:2092)(1793:1972:2155))
          (PORT IN8 (1265:1399:1537)(1335:1462:1594))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x92y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3786_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1237:1423:1613)(1273:1445:1621))
          (PORT IN4 (1404:1614:1829)(1460:1671:1886))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x97y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1697:1917:2140)(1781:1999:2223))
          (PORT IN8 (1535:1743:1955)(1613:1822:2035))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x103y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3792_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1052:1199:1350)(1070:1209:1353))
          (PORT IN4 (1520:1699:1882)(1556:1730:1910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x104y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3793_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3271:3662:4069)(3312:3667:4031))
          (PORT IN6 (1043:1179:1316)(1035:1148:1264))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3793_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1275:1451:1630)(1285:1446:1612))
          (PORT IN3 (979:1116:1254)(1001:1129:1259))
          (PORT IN4 (1230:1384:1541)(1306:1457:1608))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x91y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3796_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (978:1093:1209)(987:1092:1201))
          (PORT IN8 (1402:1613:1829)(1455:1665:1879))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x93y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (379:439:499)(356:404:454))
          (PORT IN8 (879:1017:1158)(906:1039:1176))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x96y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (580:661:745)(563:635:709))
          (PORT IN7 (591:676:761)(581:654:728))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3800_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (382:441:501)(377:432:488))
          (PORT IN2 (901:1036:1171)(897:1011:1127))
          (PORT IN3 (1034:1165:1300)(1080:1204:1330))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x99y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1037:1170:1307)(1047:1171:1297))
          (PORT IN6 (1419:1583:1752)(1438:1591:1749))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x104y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3802_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (918:1040:1165)(939:1048:1161))
          (PORT IN2 (1243:1412:1583)(1279:1441:1607))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x103y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3804_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (565:637:711)(542:602:664))
          (PORT IN8 (1277:1424:1574)(1334:1482:1636))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x109y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3806_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1056:1206:1358)(1073:1212:1354))
          (PORT IN3 (904:1034:1166)(915:1035:1159))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x102y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3808_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1447:1618:1793)(1487:1649:1815))
          (PORT IN6 (1043:1185:1329)(1050:1177:1307))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x126y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3809_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1568:1708:1850)(1648:1774:1904))
          (PORT IN4 (1594:1763:1933)(1647:1797:1951))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x100y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3811_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (950:1075:1200)(980:1100:1223))
          (PORT IN3 (547:632:718)(542:614:689))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x108y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3813_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (931:1071:1214)(936:1061:1186))
          (PORT IN2 (521:605:691)(494:562:632))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x135y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3814_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1601:1758:1918)(1665:1808:1955))
          (PORT IN8 (1418:1620:1826)(1489:1690:1893))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x133y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3815_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1753:1936:2124)(1834:1996:2163))
          (PORT IN2 (1006:1140:1278)(1003:1118:1235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x100y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3816_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (375:431:487)(355:399:444))
          (PORT IN7 (1196:1372:1551)(1202:1357:1516))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x109y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3817_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1740:1953:2171)(1815:2026:2242))
          (PORT IN4 (1929:2129:2335)(1991:2186:2387))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x134y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3818_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1771:1954:2140)(1842:2012:2185))
          (PORT IN7 (1609:1776:1948)(1640:1780:1927))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x129y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2122:2361:2603)(2223:2446:2672))
          (PORT IN8 (2180:2396:2619)(2265:2454:2649))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x126y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3820_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2217:2446:2678)(2280:2483:2693))
          (PORT IN7 (1531:1673:1819)(1558:1685:1816))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x129y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2064:2271:2484)(2152:2349:2550))
          (PORT IN7 (2012:2229:2450)(2055:2245:2439))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x128y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3822_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2046:2270:2497)(2097:2282:2473))
          (PORT IN3 (1543:1736:1934)(1595:1768:1943))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x105y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2553:2842:3136)(2684:2986:3291))
          (PORT IN8 (2021:2238:2461)(2095:2312:2534))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3871_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1795:1962:2134)(1864:2023:2186))
          (PORT IN2 (1763:1949:2139)(1856:2027:2199))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x128y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1230:1394:1564)(1253:1400:1551))
          (PORT IN8 (1839:2056:2278)(1934:2140:2353))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x129y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3873_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2155:2389:2630)(2243:2474:2708))
          (PORT IN4 (2070:2320:2574)(2135:2369:2606))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x125y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3874_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1374:1542:1715)(1389:1546:1706))
          (PORT IN6 (1397:1549:1707)(1431:1571:1716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x117y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3875_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1846:2052:2262)(1897:2088:2281))
          (PORT IN4 (1270:1429:1589)(1313:1468:1628))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x122y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3876_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2285:2543:2806)(2375:2623:2873))
          (PORT IN4 (1892:2092:2297)(1958:2156:2359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x120y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1387:1566:1750)(1456:1620:1789))
          (PORT IN8 (1421:1600:1784)(1413:1571:1735))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x116y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3878_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1433:1628:1825)(1521:1705:1895))
          (PORT IN4 (1769:1964:2162)(1858:2040:2228))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x153y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3952_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (949:1064:1180)(966:1077:1190))
          (PORT IN3 (587:667:748)(582:659:736))
          (PORT IN4 (913:1032:1153)(925:1029:1138))
          (PORT IN5 (1227:1378:1531)(1270:1411:1556))
          (PORT IN7 (387:443:501)(362:407:453))
          (PORT IN8 (725:827:930)(729:821:914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x155y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1789:1988:2190)(1863:2048:2240))
          (PORT IN4 (965:1095:1227)(1030:1167:1306))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x152y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1891:2067:2245)(1950:2102:2260))
          (PORT IN8 (1275:1462:1652)(1317:1478:1643))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x149y80
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3955_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1550:1725)(1440:1600:1764))
          (PORT IN3 (1456:1623:1792)(1533:1687:1844))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x146y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3956_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1982:2225:2472)(2031:2246:2467))
          (PORT IN4 (1416:1579:1746)(1475:1631:1790))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x153y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2348:2590:2838)(2442:2681:2925))
          (PORT IN2 (1070:1203:1340)(1130:1257:1387))
          (PORT IN3 (2377:2680:2988)(2475:2767:3066))
          (PORT IN4 (3476:3943:4420)(3567:3996:4436))
          (PORT IN5 (2456:2716:2980)(2531:2769:3013))
          (PORT IN6 (1090:1225:1363)(1109:1235:1365))
          (PORT IN7 (2082:2319:2560)(2175:2392:2612))
          (PORT IN8 (1037:1187:1341)(1043:1179:1318))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR////    Pos: x152y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1416:1597:1782)(1503:1679:1856))
          (PORT IN8 (1904:2122:2345)(1940:2134:2335))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x151y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3960_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1549:1754:1961)(1588:1768:1953))
          (PORT IN2 (1231:1397:1567)(1258:1414:1571))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_OR////    Pos: x149y80
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1312:1459:1607)(1362:1493:1627))
          (PORT IN8 (1436:1598:1763)(1473:1623:1778))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x153y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3962_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1037:1162:1289)(1052:1163:1275))
          (PORT IN3 (1264:1424:1587)(1322:1484:1649))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x155y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3963_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1383:1541:1701)(1424:1568:1716))
          (PORT IN8 (1487:1671:1859)(1492:1647:1806))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x152y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3964_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1500:1678:1861)(1549:1726:1905))
          (PORT IN4 (1743:1927:2116)(1782:1941:2103))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x148y75
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1748:1965:2186)(1847:2058:2272))
          (PORT IN8 (1672:1858:2051)(1745:1919:2097))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x148y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1583:1750:1919)(1621:1772:1927))
          (PORT IN7 (1777:1984:2195)(1846:2045:2252))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x154y88
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (722:833:945)(704:794:885))
          (PORT IN7 (1383:1559:1738)(1444:1612:1784))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3967_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (914:1037:1163)(933:1042:1152))
          (PORT IN4 (1269:1420:1573)(1343:1483:1625))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x150y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1506:1672:1842)(1595:1751:1911))
          (PORT IN8 (1573:1765:1963)(1595:1769:1950))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x149y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3970_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1519:1684:1854)(1533:1676:1824))
          (PORT IN8 (922:1042:1165)(958:1075:1194))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x154y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1385:1551:1723)(1458:1619:1784))
          (PORT IN2 (828:935:1042)(801:889:977))
          (PORT IN3 (1308:1461:1618)(1355:1505:1659))
          (PORT IN4 (1705:1922:2142)(1742:1944:2153))
          (PORT IN5 (1923:2148:2375)(1993:2211:2437))
          (PORT IN6 (739:839:941)(745:837:931))
          (PORT IN7 (826:937:1049)(803:898:993))
          (PORT IN8 (876:994:1114)(864:966:1070))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR////    Pos: x153y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3972_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1532:1730:1933)(1600:1778:1962))
          (PORT IN8 (594:666:739)(603:668:733))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x147y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3973_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1673:1872:2074)(1763:1952:2145))
          (PORT IN4 (1578:1765:1955)(1623:1801:1982))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///OR/    Pos: x149y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3974_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1669:1879:2093)(1740:1925:2114))
          (PORT IN3 (1569:1753:1941)(1612:1780:1955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x152y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3975_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1495:1673:1854)(1535:1708:1886))
          (PORT IN4 (1707:1912:2121)(1741:1930:2122))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x152y82
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2112:2342:2577)(2170:2389:2613))
          (PORT IN8 (1364:1527:1693)(1413:1567:1724))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x151y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3977_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1376:1544:1714)(1407:1553:1700))
          (PORT IN4 (1170:1312:1458)(1190:1321:1454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x154y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1491:1681:1876)(1531:1710:1892))
          (PORT IN6 (1041:1166:1294)(1065:1178:1292))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///OR/    Pos: x154y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1248:1386:1524)(1288:1422:1560))
          (PORT IN2 (718:819:924)(720:814:911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x153y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3985_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2057:2280:2508)(2065:2254:2452))
          (PORT IN6 (1791:2014:2237)(1887:2090:2297))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_OR////    Pos: x151y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1419:1566:1714)(1444:1582:1723))
          (PORT IN7 (2128:2336:2547)(2178:2368:2562))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x151y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3987_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1396:1565:1738)(1442:1597:1755))
          (PORT IN3 (1573:1777:1985)(1637:1825:2014))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x152y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1808:2013:2223)(1880:2082:2288))
          (PORT IN8 (1244:1379:1517)(1272:1394:1518))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x151y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3989_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1666:1832:2003)(1703:1861:2023))
          (PORT IN3 (903:996:1091)(916:997:1079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x154y90
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1681:1871:2066)(1738:1920:2107))
          (PORT IN8 (738:846:955)(746:846:947))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x156y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3991_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1223:1391:1559)(1221:1362:1506))
          (PORT IN4 (1734:1951:2174)(1790:1994:2202))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x149y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1821:2048:2283)(1862:2070:2282))
          (PORT IN7 (1873:2112:2355)(1932:2152:2380))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x156y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1425:1583:1744)(1475:1627:1781))
          (PORT IN8 (1336:1517:1701)(1418:1595:1774))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x149y82
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2288:2546:2808)(2353:2597:2848))
          (PORT IN4 (1340:1498:1661)(1378:1522:1671))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x152y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (736:842:949)(729:817:908))
          (PORT IN8 (883:1020:1160)(884:1001:1120))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x152y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3998_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (994:1124:1256)(1006:1115:1226))
          (PORT IN4 (562:657:754)(541:616:692))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x153y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3999_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (740:825:911)(764:843:923))
          (PORT IN2 (1444:1615:1790)(1485:1649:1817))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///OR/    Pos: x154y76
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4000_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1394:1566:1744)(1470:1636:1807))
          (PORT IN4 (1361:1535:1712)(1417:1577:1740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x153y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4001_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (850:954:1063)(820:908:997))
          (PORT IN2 (1559:1738:1921)(1582:1744:1909))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///OR/    Pos: x149y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4003_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1335:1518:1705)(1394:1557:1725))
          (PORT IN3 (1521:1707:1897)(1563:1733:1911))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///OR/    Pos: x150y75
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4005_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1586:1740)(1464:1598:1736))
          (PORT IN4 (1624:1858:2096)(1646:1849:2057))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x152y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1473:1662:1858)(1499:1680:1864))
          (PORT IN8 (1411:1597:1786)(1406:1573:1744))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4006_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (911:1035:1162)(918:1027:1138))
          (PORT IN3 (1118:1277:1442)(1159:1307:1458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x151y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4013_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1473:1619:1766)(1494:1619:1746))
          (PORT IN2 (1071:1216:1364)(1110:1242:1377))
          (PORT IN3 (1325:1502:1682)(1354:1530:1707))
          (PORT IN4 (912:1027:1145)(921:1028:1136))
          (PORT IN5 (1443:1607:1775)(1496:1653:1813))
          (PORT IN6 (1491:1665:1844)(1530:1690:1855))
          (PORT IN7 (829:934:1041)(833:929:1028))
          (PORT IN8 (1174:1356:1543)(1176:1343:1513))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x150y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1442:1603:1771)(1452:1599:1751))
          (PORT IN6 (1509:1711:1916)(1561:1730:1903))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_OR////    Pos: x146y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1630:1811:1996)(1674:1841:2011))
          (PORT IN7 (1567:1776:1991)(1584:1773:1965))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x152y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4016_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1092:1226:1364)(1125:1250:1376))
          (PORT IN4 (1687:1887:2093)(1761:1950:2144))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x154y73
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2061:2303:2547)(2158:2392:2632))
          (PORT IN8 (365:425:485)(342:386:430))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (398:461:525)(376:421:468))
          (PORT IN4 (1338:1507:1680)(1365:1520:1679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x153y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1642:1854:2072)(1743:1956:2173))
          (PORT IN7 (1484:1663:1847)(1523:1686:1852))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x150y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4028_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1129:1273:1420)(1175:1304:1437))
          (PORT IN2 (1556:1775:1998)(1586:1775:1969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x152y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (603:688:773)(602:678:755))
          (PORT IN2 (701:811:923)(695:791:890))
          (PORT IN3 (571:656:742)(555:624:694))
          (PORT IN4 (980:1110:1243)(975:1092:1213))
          (PORT IN5 (1842:2076:2316)(1867:2078:2295))
          (PORT IN6 (939:1079:1221)(961:1083:1207))
          (PORT IN7 (784:881:981)(783:871:961))
          (PORT IN8 (539:622:706)(512:578:645))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR////    Pos: x151y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1663:1877:2097)(1750:1969:2190))
          (PORT IN8 (425:486:548)(412:465:518))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x153y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (726:835:944)(730:827:924))
          (PORT IN8 (1407:1587:1769)(1439:1598:1762))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x148y75
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4032_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1610:1813:2018)(1713:1912:2116))
          (PORT IN3 (1488:1643:1803)(1541:1684:1831))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x150y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1888:2106:2328)(1933:2142:2355))
          (PORT IN8 (3196:3514:3840)(3331:3624:3925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x148y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4034_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1424:1565:1710)(1424:1548:1676))
          (PORT IN4 (1357:1538:1723)(1368:1532:1700))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x150y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4035_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1331:1491:1655)(1357:1499:1647))
          (PORT IN4 (1588:1782:1981)(1660:1834:2012))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x151y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (737:843:951)(755:854:955))
          (PORT IN6 (2007:2219:2436)(2078:2279:2482))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4041_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1319:1452:1586)(1342:1459:1580))
          (PORT IN3 (1550:1717:1889)(1568:1716:1867))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x148y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4042_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (739:854:969)(727:824:922))
          (PORT IN2 (2075:2309:2546)(2131:2338:2552))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x148y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4044_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (885:999:1114)(855:944:1035))
          (PORT IN3 (2833:3186:3551)(2953:3301:3655))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x149y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1206:1367:1532)(1212:1359:1512))
          (PORT IN2 (726:831:938)(727:818:912))
          (PORT IN3 (1084:1217:1352)(1124:1244:1367))
          (PORT IN4 (910:1035:1161)(943:1056:1171))
          (PORT IN5 (1797:2018:2242)(1864:2073:2286))
          (PORT IN6 (907:1032:1162)(955:1074:1195))
          (PORT IN7 (579:655:732)(569:631:695))
          (PORT IN8 (1234:1387:1544)(1281:1427:1578))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x148y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4046_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1193:1340:1492)(1190:1313:1440))
          (PORT IN4 (1084:1212:1344)(1096:1212:1333))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x153y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2014:2273:2538)(2089:2318:2550))
          (PORT IN8 (608:682:757)(610:677:744))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x147y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4048_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1422:1603:1786)(1497:1660:1828))
          (PORT IN4 (1182:1340:1503)(1182:1319:1458))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x150y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4057_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1916:2119:2329)(1960:2160:2365))
          (PORT IN7 (1770:1996:2225)(1825:2041:2261))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4057_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (720:826:934)(730:827:926))
          (PORT IN2 (1501:1675:1851)(1572:1732:1898))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x151y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4058_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (564:645:728)(545:615:686))
          (PORT IN4 (1175:1307:1441)(1213:1334:1458))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x149y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1017:1166:1319)(1034:1176:1322))
          (PORT IN7 (1573:1740:1909)(1577:1722:1870))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x151y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1787:1997:2215)(1853:2050:2251))
          (PORT IN2 (1034:1178:1325)(1033:1164:1295))
          (PORT IN3 (757:854:953)(751:838:927))
          (PORT IN4 (702:811:922)(694:784:876))
          (PORT IN5 (1804:2032:2267)(1921:2142:2368))
          (PORT IN6 (1592:1786:1983)(1657:1846:2038))
          (PORT IN7 (582:675:769)(594:677:762))
          (PORT IN8 (1715:1916:2125)(1801:1998:2198))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x148y76
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2672:2965:3267)(2766:3036:3314))
          (PORT IN4 (747:857:969)(755:856:957))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x153y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4065_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (724:830:938)(710:797:887))
          (PORT IN8 (705:816:929)(696:788:883))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x145y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (892:988:1085)(920:1005:1093))
          (PORT IN7 (1246:1406:1569)(1242:1379:1520))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4066_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1335:1485:1640)(1344:1476:1610))
          (PORT IN4 (1752:1983:2216)(1802:2012:2228))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x147y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1806:1996:2190)(1873:2043:2216))
          (PORT IN6 (1281:1437:1598)(1310:1462:1618))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4072_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2819:3148:3484)(2915:3220:3531))
          (PORT IN3 (1593:1772:1955)(1682:1844:2008))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x154y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4073_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1136:1256:1380)(1172:1291:1412))
          (PORT IN4 (1338:1489:1643)(1394:1536:1683))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x150y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4075_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1746:1984:2227)(1792:2018:2250))
          (PORT IN6 (1312:1458:1606)(1364:1491:1623))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///AND/    Pos: x116y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4076_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1668:1844:2022)(1730:1908:2089))
          (PORT IN4 (1763:2000:2242)(1838:2072:2312))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x118y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4077_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1296:1450:1606)(1325:1472:1620))
          (PORT IN7 (1305:1432:1561)(1338:1459:1583))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x90y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4078_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1552:1754:1961)(1608:1805:2005))
          (PORT IN3 (1110:1256:1405)(1170:1310:1454))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x81y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4081_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (924:1045:1170)(969:1079:1192))
          (PORT IN3 (870:1006:1144)(882:1001:1123))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///OR/    Pos: x85y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4084_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (553:626:701)(539:601:664))
          (PORT IN3 (398:461:524)(387:441:496))
          (PORT IN4 (1385:1567:1750)(1448:1621:1796))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x127y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4088_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1231:1398:1567)(1256:1431:1608))
          (PORT IN4 (13061:14496:15968)(13618:14958:16344))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x134y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1096:1210:1326)(1110:1203:1298))
          (PORT IN7 (1089:1236:1388)(1141:1280:1422))
          (PORT IN8 (1747:1983:2226)(1854:2087:2322))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND////    Pos: x130y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4091_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1825:2011:2205)(1883:2052:2227))
          (PORT IN7 (1532:1766:2003)(1533:1738:1944))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x132y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1456:1640:1830)(1552:1733:1918))
          (PORT IN8 (2427:2754:3088)(2551:2862:3183))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x111y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4103_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (938:1073:1210)(959:1079:1202))
          (PORT IN2 (1640:1840:2044)(1673:1850:2030))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x140y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (364:421:479)(355:403:453))
          (PORT IN8 (378:436:496)(370:420:471))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x139y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (385:449:514)(367:413:460))
          (PORT IN4 (352:409:467)(333:380:429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x88y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (424:483:544)(417:469:522))
          (PORT IN8 (1243:1418:1595)(1293:1457:1625))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4106_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1586:1794:2006)(1668:1875:2086))
          (PORT IN2 (741:848:955)(752:849:948))
          (PORT IN3 (1470:1650:1835)(1552:1730:1909))
          (PORT IN4 (1443:1643:1845)(1513:1706:1903))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x87y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (607:697:788)(590:661:733))
          (PORT IN7 (850:967:1087)(854:966:1078))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x87y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1473:1653:1836)(1529:1705:1886))
          (PORT IN4 (730:851:973)(731:830:933))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x121y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (392:446:501)(375:422:470))
          (PORT IN7 (1210:1356:1506)(1245:1380:1518))
          (PORT IN8 (1200:1341:1484)(1274:1407:1542))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x130y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2543:2909:3282)(2648:3000:3357))
          (PORT IN6 (1350:1537:1728)(1411:1581:1753))
          (PORT IN8 (1735:1965:2198)(1835:2056:2281))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x119y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1536:1734:1935)(1608:1792:1981))
          (PORT IN3 (1612:1788:1967)(1649:1808:1970))
          (PORT IN4 (13487:14971:16482)(13908:15248:16621))
          (PORT IN5 (871:968:1066)(876:951:1028))
          (PORT IN6 (1558:1754:1955)(1655:1841:2030))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///AND/    Pos: x131y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4116_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2600:2874:3154)(2717:2971:3230))
          (PORT IN4 (717:800:884)(720:789:860))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x131y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1757:1975:2196)(1816:2039:2268))
          (PORT IN5 (1310:1496:1685)(1344:1519:1696))
          (PORT IN6 (1063:1170:1280)(1076:1174:1274))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x134y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1794:2026:2264)(1826:2040:2258))
          (PORT IN6 (934:1056:1180)(979:1097:1217))
          (PORT IN8 (1576:1749:1927)(1608:1764:1924))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x125y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1806:2012:2221)(1890:2088:2292))
          (PORT IN3 (1855:2095:2340)(1910:2137:2368))
          (PORT IN4 (9390:10352:11331)(9851:10757:11689))
          (PORT IN5 (865:979:1096)(838:930:1025))
          (PORT IN6 (955:1078:1204)(984:1096:1211))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///AND/    Pos: x136y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1995:2247:2505)(2055:2290:2531))
          (PORT IN4 (889:1013:1138)(933:1048:1165))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x131y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4680:5206:5747)(4831:5321:5822))
          (PORT IN7 (2190:2418:2650)(2257:2475:2698))
          (PORT IN8 (1837:2064:2297)(1826:2025:2231))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x138y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3063:3446:3837)(3170:3533:3903))
          (PORT IN6 (1516:1683:1857)(1521:1669:1823))
          (PORT IN7 (1756:1983:2213)(1745:1938:2137))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x120y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (418:478:539)(399:451:503))
          (PORT IN3 (1485:1669:1857)(1509:1691:1877))
          (PORT IN4 (12737:14112:15514)(13143:14397:15679))
          (PORT IN5 (1676:1836:1997)(1699:1832:1969))
          (PORT IN6 (742:843:946)(765:862:960))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND////    Pos: x144y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2775:3087:3406)(2845:3146:3454))
          (PORT IN8 (3820:4250:4695)(3894:4268:4652))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x125y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1556:1723:1893)(1588:1741:1898))
          (PORT IN7 (1498:1699:1903)(1550:1753:1960))
          (PORT IN8 (1374:1541:1712)(1441:1589:1743))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x128y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:811:885)(746:810:874))
          (PORT IN2 (1886:2108:2336)(1991:2197:2410))
          (PORT IN3 (1969:2200:2436)(1977:2178:2384))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x117y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:841:955)(714:810:907))
          (PORT IN3 (401:460:520)(378:426:475))
          (PORT IN4 (13365:14806:16272)(13954:15292:16667))
          (PORT IN5 (1861:2070:2284)(1945:2151:2361))
          (PORT IN6 (1001:1117:1235)(1016:1130:1245))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND////    Pos: x127y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1368:1531:1697)(1413:1560:1712))
          (PORT IN8 (1569:1795:2025)(1660:1890:2122))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x139y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1697:1871:2047)(1782:1935:2089))
          (PORT IN8 (737:844:955)(764:872:981))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x108y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1092:1208:1328)(1115:1220:1329))
          (PORT IN3 (1048:1171:1296)(1075:1185:1299))
          (PORT IN4 (18508:20568:22675)(19268:21195:23167))
          (PORT IN5 (1707:1889:2073)(1779:1954:2133))
          (PORT IN6 (1739:1988:2240)(1799:2032:2271))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x86y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (559:636:715)(542:611:682))
          (PORT IN5 (542:619:696)(547:618:689))
          (PORT IN7 (1343:1507:1677)(1382:1540:1703))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_///AND/    Pos: x85y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1072:1200:1332)(1071:1180:1293))
          (PORT IN2 (386:442:499)(366:410:456))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x89y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (593:667:744)(586:647:709))
          (PORT IN6 (733:824:917)(740:823:908))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4143_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (724:820:918)(730:817:906))
          (PORT IN4 (578:654:731)(564:628:693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x97y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1564:1743:1923)(1651:1817:1988))
          (PORT IN6 (705:812:922)(715:810:906))
          (PORT IN8 (561:634:709)(550:612:675))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND////    Pos: x122y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1203:1377:1555)(1248:1419:1593))
          (PORT IN8 (555:637:720)(553:621:691))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x120y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1655:1854:2057)(1728:1928:2129))
          (PORT IN8 (1222:1399:1578)(1261:1423:1590))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x129y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (5684:6317:6971)(5842:6409:6992))
          (PORT IN5 (744:820:898)(744:808:874))
          (PORT IN6 (772:860:951)(753:835:918))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x129y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1284:1415:1548)(1305:1419:1538))
          (PORT IN2 (540:625:710)(521:590:659))
          (PORT IN3 (1053:1200:1350)(1074:1210:1350))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x160y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1733:1927:2127)(1793:1977:2164))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4158_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x107y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2569:2780:3001)(2700:2886:3077))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4159_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x111y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2511:2724:2941)(2626:2824:3028))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4160_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x115y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4161_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2438:2645:2855)(2579:2759:2944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4161_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x119y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4162_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2919:3198:3479)(3049:3308:3574))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4162_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x123y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2757:2996:3240)(2889:3101:3318))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4163_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x127y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4164_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2756:3030:3308)(2932:3179:3429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4164_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x86y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4165_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1611:1835:2062)(1669:1868:2071))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x150y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4166_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1393:1557:1723)(1434:1580:1731))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x156y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4167_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1520:1701:1888)(1586:1767:1953))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x158y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4168_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1378:1557:1741)(1414:1586:1763))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x112y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4169_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (813:920:1028)(809:901:996))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x115y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4170_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1100:1260:1424)(1141:1299:1459))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x136y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4171_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (886:986:1087)(891:983:1076))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x118y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4172_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1740:1972:2209)(1778:1990:2206))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x138y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4173_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1696:1885:2077)(1731:1908:2089))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x123y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4174_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (11918:13216:14544)(12436:13650:14903))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4175_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (20320:22538:24812)(21208:23243:25339))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x130y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4176_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (11957:13247:14570)(12459:13660:14901))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x138y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4177_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1369:1551:1737)(1453:1627:1805))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x140y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4178_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1686:1942:2205)(1707:1934:2168))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x85y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4179_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (925:1046:1172)(907:1012:1119))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x84y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4180_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1315:1470:1626)(1381:1531:1684))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x80y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4181_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1774:1995:2221)(1833:2049:2267))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x83y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4182_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (930:1028:1129)(973:1068:1164))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4183_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (941:1052:1165)(957:1048:1141))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4184_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (954:1061:1169)(970:1061:1153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x86y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4185_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1400:1584:1772)(1498:1679:1863))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x84y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4186_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1435:1609:1785)(1512:1675:1843))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x87y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4187_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1430:1640:1855)(1454:1642:1832))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x81y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4188_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (937:1051:1168)(992:1106:1222))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x85y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4189_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1366:1559:1752)(1421:1608:1797))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x87y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4190_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1393:1574:1760)(1419:1580:1748))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x132y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4191_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1938:2153:2373)(2000:2205:2413))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x129y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4192_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1357:1523:1694)(1403:1557:1715))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x95y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4193_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (851:958:1068)(877:973:1070))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x143y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4194_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1406:1606:1810)(1465:1659:1858))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x136y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4195_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (398:457:518)(373:417:463))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x141y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4196_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1138:1265:1394)(1139:1251:1366))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x144y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4197_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (411:468:526)(392:440:490))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x139y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4198_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1846:2073:2305)(1894:2107:2324))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x146y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4199_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3793:4233:4683)(3869:4269:4675))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x144y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4200_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2197:2447:2699)(2311:2560:2816))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x140y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4201_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1268:1433:1602)(1276:1430:1589))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x142y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4202_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1067:1197:1329)(1058:1169:1282))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x102y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4203_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1594:1771:1954)(1675:1848:2023))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x91y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4204_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1788:2001:2216)(1909:2117:2330))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x99y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4205_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1719:1975:2236)(1758:1979:2206))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x96y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4206_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1581:1801:2026)(1596:1784:1978))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x101y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4207_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1441:1637:1838)(1465:1646:1829))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x129y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4208_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1272:1456:1644)(1294:1464:1637))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x126y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4209_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1225:1369:1515)(1290:1428:1569))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x128y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4210_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1881:2120:2364)(1962:2194:2431))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x111y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4211_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1524:1717:1915)(1545:1722:1903))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x126y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4212_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1656:1861)(1492:1690:1891))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x105y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4213_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1421:1591:1766)(1449:1614:1784))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x115y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4214_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1816:2000:2188)(1862:2042:2224))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x117y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4215_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1113:1247:1384)(1156:1283:1413))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x106y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4216_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1573:1775:1981)(1665:1857:2053))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x103y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4217_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1479:1634:1792)(1499:1643:1790))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x101y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4218_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1300:1493:1689)(1317:1489:1663))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x109y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4219_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2141:2427:2719)(2178:2431:2688))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x110y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4220_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (796:898:1002)(797:889:983))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x97y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4221_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:635:718)(558:635:713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x101y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4222_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1590:1793:2001)(1677:1861:2050))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x98y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4223_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1386:1554:1726)(1443:1594:1747))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x102y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4224_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (803:909:1016)(815:920:1027))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x109y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4225_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (729:843:961)(721:814:909))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x121y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4226_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2057:2290:2527)(2103:2320:2541))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x117y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4227_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1495:1680:1870)(1539:1717:1899))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x108y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4228_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1953:2171:2395)(1988:2178:2370))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x122y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4229_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1651:1860:2074)(1739:1938:2142))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x99y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4230_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1570:1779:1991)(1673:1875:2080))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x122y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4231_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1378:1553:1733)(1370:1528:1687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x115y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4232_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1079:1213:1350)(1109:1243:1379))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x95y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4233_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (850:947:1048)(850:930:1013))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x100y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4234_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1609:1826:2047)(1702:1902:2107))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x131y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4235_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1520:1731:1947)(1566:1761:1959))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x132y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4236_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2365:2617:2875)(2433:2671:2914))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x117y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4237_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (912:1048:1188)(924:1046:1170))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x107y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4238_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1628:1834:2044)(1661:1845:2033))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x96y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4239_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1587:1799:2016)(1579:1763:1951))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x105y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4240_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1815:2056:2301)(1885:2103:2329))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x92y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4241_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1535:1748:1965)(1568:1765:1964))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x81y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4242_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1329:1472:1620)(1369:1502:1639))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x80y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4243_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1148:1270:1395)(1165:1271:1380))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x83y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4244_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1046:1188:1331)(1046:1166:1288))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x88y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4245_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1623:1812:2006)(1681:1853:2031))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x81y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4246_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (953:1089:1227)(937:1047:1161))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x82y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4247_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1149:1290:1432)(1162:1295:1431))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x85y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4248_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (567:641:715)(563:623:683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x84y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4249_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (374:431:489)(346:389:432))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x88y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4250_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1217:1379:1544)(1271:1431:1594))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x90y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4251_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1061:1213:1368)(1102:1240:1381))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x82y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4252_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1603:1810:2020)(1649:1839:2032))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x81y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4253_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1262:1440:1621)(1297:1465:1637))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x82y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4254_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1580:1744:1913)(1636:1793:1952))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x86y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4255_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1222:1367:1516)(1267:1396:1528))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x91y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4256_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (845:947:1050)(855:943:1033))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x86y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4257_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1289:1442:1600)(1305:1435:1570))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x83y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4258_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (945:1069:1195)(971:1092:1216))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x89y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4259_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1734:1926:2122)(1799:1980:2165))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x86y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4260_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1091:1245:1401)(1112:1258:1408))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4261_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (951:1054:1159)(989:1082:1177))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x89y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4262_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (971:1080:1190)(985:1089:1195))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x88y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4263_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1936:2161:2391)(1984:2196:2413))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x152y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4264_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1544:1717:1896)(1581:1738:1902))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x150y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4265_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1151:1267:1386)(1173:1275:1380))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x148y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4266_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2180:2442:2711)(2243:2486:2734))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x150y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4267_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2355:2608:2869)(2446:2683:2928))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x149y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4268_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1348:1512:1681)(1406:1553:1702))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x145y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4269_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (379:444:509)(350:397:446))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x144y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4270_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (548:636:724)(532:605:681))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x141y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4271_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (875:998:1124)(907:1022:1138))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x138y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4272_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (976:1122:1270)(986:1122:1259))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x147y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4273_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1207:1371:1538)(1219:1364:1514))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x143y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4274_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1566:1766:1970)(1616:1804:1998))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x145y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4275_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1823:2050:2283)(1859:2074:2294))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x158y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4276_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1068:1200:1334)(1091:1213:1338))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x150y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4277_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1388:1589:1794)(1415:1598:1785))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x147y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4278_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1967:2176:2389)(2041:2233:2431))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x144y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4279_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (603:689:778)(598:677:757))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x152y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4280_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (774:876:980)(798:886:977))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x149y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4281_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1408:1562:1720)(1444:1583:1727))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x144y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4282_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1262:1432:1605)(1335:1499:1667))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x146y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4283_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1236:1397:1562)(1282:1437:1595))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x150y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4284_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (707:816:926)(700:798:897))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x138y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4285_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1140:1282:1425)(1191:1331:1472))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x152y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4286_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (882:1003:1126)(878:988:1102))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x136y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4287_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1693:1897:2104)(1738:1923:2112))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x106y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4288_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (937:1080:1224)(937:1060:1185))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x105y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4289_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1601:1797:1999)(1705:1906:2113))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x106y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4290_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (734:849:965)(724:825:928))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x97y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4291_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (729:844:960)(734:835:937))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x98y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4292_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (379:439:500)(374:426:478))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x101y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4293_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (761:869:979)(792:903:1015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x99y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4294_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (763:877:994)(776:881:986))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x95y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4295_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (376:428:481)(359:401:444))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x93y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4296_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (558:639:721)(545:610:678))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x96y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4297_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (541:631:722)(538:610:684))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x96y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4298_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (569:651:734)(584:662:742))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x110y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4299_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (932:1065:1200)(941:1062:1185))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x102y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4300_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1455:1640:1829)(1498:1671:1850))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x107y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4301_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:662:751)(559:632:706))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x108y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4302_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1401:1607:1818)(1445:1641:1841))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x110y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4303_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1775:1982:2193)(1860:2059:2262))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x104y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4304_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1110:1262:1416)(1150:1288:1429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x113y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4305_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1103:1255:1410)(1132:1274:1417))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x114y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4306_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (606:680:756)(609:674:740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x102y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4307_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (585:670:755)(581:657:733))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x113y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4308_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1422:1587:1754)(1482:1630:1782))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x139y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4309_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1140:1293:1447)(1199:1347:1498))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x154y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4310_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1611:1796:1986)(1635:1793:1957))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x139y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4311_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1433:1588:1749)(1462:1602:1744))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x154y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4312_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2100:2340:2582)(2204:2424:2652))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x154y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4313_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2233:2484:2738)(2368:2616:2867))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x136y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4314_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (938:1076:1216)(959:1086:1214))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x129y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4315_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1366:1554:1745)(1422:1593:1767))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x91y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4316_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1048:1207:1370)(1082:1222:1366))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x86y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4317_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1617:1840:2068)(1655:1861:2072))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x92y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4318_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1025:1170:1318)(1049:1190:1333))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x93y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4319_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (563:633:706)(548:607:667))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x90y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4320_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2150:2452:2759)(2202:2485:2773))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x88y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4321_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1867:2074:2286)(1934:2125:2319))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x90y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4322_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1126:1250:1376)(1129:1242:1356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x91y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4323_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (880:1016:1154)(882:1006:1132))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x84y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4324_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1200:1357:1516)(1241:1382:1528))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x155y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4325_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1883:2094:2311)(1995:2212:2431))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x137y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4326_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (5628:6248:6880)(5876:6451:7044))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x96y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4327_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1867:2084:2306)(1928:2125:2328))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x102y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4328_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (723:834:947)(709:799:889))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x153y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4329_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (400:457:514)(384:433:484))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x149y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4330_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1172:1341:1513)(1185:1334:1487))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x147y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4331_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1313:1481:1651)(1386:1549:1715))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x153y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4332_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1272:1435:1603)(1292:1444:1597))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x155y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4333_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1191:1348:1508)(1189:1327:1467))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x149y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4334_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1606:1816:2031)(1627:1822:2020))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x152y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4335_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1006:1120:1236)(1001:1101:1203))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x150y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4336_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1049:1194:1342)(1020:1135:1252))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x149y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4337_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1261:1403:1547)(1298:1434:1572))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x154y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4338_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (906:1044:1183)(906:1023:1142))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x152y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4339_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1077:1211:1346)(1095:1219:1346))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x156y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4340_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2011:2203:2400)(2086:2266:2449))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x109y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4341_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1678:1880:2088)(1728:1911:2097))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x136y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4342_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:871:984)(759:855:954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x79y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4343_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (891:1020:1150)(908:1027:1148))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x87y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4344_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1325:1511:1701)(1301:1453:1606))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x149y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4345_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1107:1254:1405)(1166:1309:1453))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x90y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4346_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1888:2098:2315)(1950:2145:2345))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x116y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4347_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1901:2095:2294)(1986:2171:2361))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x92y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4348_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1099:1218:1341)(1162:1280:1398))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x137y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4349_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1192:1352:1515)(1230:1370:1514))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x135y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4350_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1451:1614:1780)(1539:1694:1852))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4351_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4702:5158:5628)(4843:5267:5701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x130y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4352_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (5332:5880:6443)(5542:6058:6588))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x106y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4353_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1246:1431:1621)(1278:1439:1603))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x93y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4354_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (718:824:932)(704:793:885))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x140y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4355_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (565:649:734)(560:630:702))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x118y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4356_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1412:1599:1789)(1494:1681:1871))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x91y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4357_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (909:1040:1174)(936:1057:1181))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x103y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4358_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (960:1098:1238)(971:1093:1218))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x109y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4359_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1837:2070:2306)(1897:2111:2330))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x80y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4360_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1347:1498:1652)(1405:1550:1698))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x150y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4361_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1105:1244:1385)(1150:1277:1405))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x81y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4362_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1239:1386:1535)(1295:1432:1571))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x157y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4363_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (754:861:970)(751:845:940))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x97y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4364_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (537:613:690)(534:601:670))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x124y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4365_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1224:1388:1554)(1267:1417:1570))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x124y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4366_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1112:1235:1361)(1119:1229:1340))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x83y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4367_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1690:1859:2033)(1735:1892:2053))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x86y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4368_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:447:510)(377:432:489))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x96y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4369_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1452:1609:1769)(1509:1655:1801))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x122y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4370_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (584:662:741)(561:628:696))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x96y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4371_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1428:1620:1815)(1445:1621:1801))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x103y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4372_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (749:845:943)(758:844:933))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x81y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4373_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1787:2009:2236)(1837:2046:2258))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x83y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4374_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1160:1291:1424)(1171:1283:1400))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x87y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4375_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1488:1651:1818)(1522:1678:1840))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x84y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4376_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (772:881:992)(787:887:989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x81y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4377_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1817:2021:2232)(1890:2090:2294))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x84y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4378_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1692:1911:2135)(1767:1974:2186))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x87y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4379_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1575:1747:1923)(1627:1788:1954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x84y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4380_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (766:876:988)(791:901:1011))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x128y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4381_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2077:2307:2544)(2134:2350:2572))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x144y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4382_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1885:2091:2303)(1983:2192:2408))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x150y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4383_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (550:630:713)(534:602:670))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x150y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4384_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1326:1483:1642)(1399:1557:1719))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x81y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4385_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (714:821:929)(720:810:902))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x88y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4386_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (776:887:1001)(774:879:985))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x77y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4387_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (541:628:715)(509:576:646))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x87y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4388_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (782:878:976)(798:885:974))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x135y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4389_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1733:1937:2147)(1767:1952:2140))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4390_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1107:1250:1395)(1142:1275:1412))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x138y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4391_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1901:2142:2388)(1974:2200:2434))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x138y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4392_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1101:1230:1362)(1148:1268:1390))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x127y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4393_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1512:1681:1853)(1534:1688:1845))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x132y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4394_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (728:826:924)(739:837:936))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x134y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4395_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1291:1442:1595)(1330:1487:1647))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x155y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4396_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1072:1193:1314)(1085:1195:1307))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x156y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4397_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1044:1198:1357)(1039:1178:1318))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x157y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4398_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1086:1222:1362)(1114:1242:1373))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x138y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4399_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (384:440:498)(361:407:453))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x151y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4400_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1171:1322:1475)(1217:1369:1526))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x154y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4401_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1211:1376:1544)(1222:1371:1523))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x147y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4402_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (945:1083:1224)(971:1099:1230))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x156y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4403_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1683:1883:2087)(1705:1887:2075))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x141y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4404_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1284:1442:1603)(1313:1466:1622))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x153y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4405_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:834:939)(722:815:909))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x158y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4406_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1051:1173:1298)(1080:1195:1315))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x150y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4407_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (731:828:925)(748:834:923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x145y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4408_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (392:449:508)(371:418:466))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x152y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4409_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (590:672:757)(573:644:716))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x148y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4410_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (531:618:707)(521:594:668))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x148y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4411_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1591:1777:1969)(1599:1769:1946))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x149y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4412_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2062:2334:2614)(2158:2414:2675))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x145y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4413_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (751:854:960)(780:882:987))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x143y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4414_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1174:1307:1442)(1181:1303:1427))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x98y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4415_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1014:1166:1320)(1030:1169:1309))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x105y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4416_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (568:646:725)(591:668:746))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x93y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4417_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:653:734)(587:661:738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x95y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4418_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (717:831:949)(731:840:951))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x98y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4419_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1276:1435:1599)(1307:1459:1614))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x101y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4420_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (972:1098:1226)(1003:1128:1255))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x106y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4421_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (544:620:697)(536:604:674))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x103y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4422_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1092:1220:1351)(1118:1244:1374))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x139y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4423_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1679:1869:2063)(1781:1966:2155))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x142y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4424_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1121:1256:1392)(1131:1254:1380))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x144y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4425_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1288:1438:1591)(1348:1497:1649))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x139y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4426_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1409:1593:1779)(1457:1634:1813))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x138y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4427_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1002:1141:1284)(990:1100:1212))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x135y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4428_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1401:1553:1709)(1415:1552:1693))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x142y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4429_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1097:1209:1324)(1107:1213:1321))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x137y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4430_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1582:1795:2012)(1642:1847:2056))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x106y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4431_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3802:4304:4819)(4008:4484:4969))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x85y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4432_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1089:1228:1371)(1115:1245:1378))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4433_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1121:1241:1364)(1139:1246:1356))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x78y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2001:2143:2288)(2070:2198:2329))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (16740:18544:20391)(17381:19039:20745))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4512_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT1 (0:0:0)(0:0:0))
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT1 COUTX (401:414:428)(400:391:427))  // in 26 out 3
          (IOPATH OUT1 POUTX (376:392:408)(375:368:407))  // in 26 out 6
          (IOPATH OUT2 COUTX (401:414:428)(400:391:427))  // in 27 out 3
          (IOPATH OUT2 POUTX (376:392:408)(375:368:407))  // in 27 out 6
    )))
)
// 
// 
// Min/Max-Timing
//         4158/10      1  min:  100  max:  100
//         4159/10      1  min:  100  max:  100
//         4160/10      1  min:  100  max:  100
//         4161/10      1  min:  100  max:  100
//         4162/10      1  min:  100  max:  100
//         4163/10      1  min:  100  max:  100
//         4164/10      1  min:  100  max:  100
