Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jul 21 15:07:38 2022
| Host         : CB428-EE10977 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tx_top_timing_summary_routed.rpt -pb tx_top_timing_summary_routed.pb -rpx tx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tx_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (35)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (35)
-------------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.842        0.000                      0                   61        0.053        0.000                      0                   61        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 48.077}     96.154          10.400          
  clkfbout_clk_wiz_1    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 48.077}     96.154          10.400          
  clkfbout_clk_wiz_1_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         91.842        0.000                      0                   61        0.232        0.000                      0                   61       47.577        0.000                       0                    37  
  clkfbout_clk_wiz_1                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1       91.853        0.000                      0                   61        0.232        0.000                      0                   61       47.577        0.000                       0                    37  
  clkfbout_clk_wiz_1_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1         91.842        0.000                      0                   61        0.053        0.000                      0                   61  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1       91.842        0.000                      0                   61        0.053        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_1                          
(none)                clk_out1_clk_wiz_1_1                        
(none)                clkfbout_clk_wiz_1                          
(none)                clkfbout_clk_wiz_1_1                        
(none)                                      clk_out1_clk_wiz_1    
(none)                                      clk_out1_clk_wiz_1_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       91.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       47.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[0]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[1]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[2]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[3]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.967ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.890ns (25.703%)  route 2.573ns (74.297%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     2.578    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    94.545    nolabel_line48/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.545    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                 91.967    

Slack (MET) :             91.967ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.890ns (25.703%)  route 2.573ns (74.297%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     2.578    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    94.545    nolabel_line48/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.545    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                 91.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.588    -0.593    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/Q
                         net (fo=1, routed)           0.156    -0.296    nolabel_line48/preamble_mod/pn11_bits_reg[7]_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.042    -0.254 r  nolabel_line48/preamble_mod/pn11_bits[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    nolabel_line48/pn11_mod/pn11_bits_reg[7]_1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.107    -0.486    nolabel_line48/pn11_mod/pn11_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.586    -0.595    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/Q
                         net (fo=1, routed)           0.161    -0.293    nolabel_line48/preamble_mod/pn11_bits_reg[5]_0
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.042    -0.251 r  nolabel_line48/preamble_mod/pn11_bits[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    nolabel_line48/pn11_mod/pn11_bits_reg[5]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.107    -0.488    nolabel_line48/pn11_mod/pn11_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[2]/Q
                         net (fo=7, routed)           0.159    -0.292    nolabel_line48/preamble_mod/counter16_reg[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  nolabel_line48/preamble_mod/counter8[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    nolabel_line48/preamble_mod/counter8[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091    -0.488    nolabel_line48/preamble_mod/counter8_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.227ns (61.015%)  route 0.145ns (38.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.321    nolabel_line48/pn11_mod/p_0_in
    SLICE_X4Y18          LUT3 (Prop_lut3_I2_O)        0.099    -0.222 r  nolabel_line48/pn11_mod/pn11_bits[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    nolabel_line48/pn11_mod/pn11_bits[2]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.092    -0.468    nolabel_line48/pn11_mod/pn11_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.852%)  route 0.146ns (39.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/Q
                         net (fo=4, routed)           0.146    -0.320    nolabel_line48/preamble_mod/p_0_in
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.099    -0.221 r  nolabel_line48/preamble_mod/pn11_bits[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    nolabel_line48/pn11_mod/pn11_bits_reg[0]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.091    -0.469    nolabel_line48/pn11_mod/pn11_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line48/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.588    -0.593    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line48/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    nolabel_line48/counter3200_reg_n_0_[6]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  nolabel_line48/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    nolabel_line48/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line48/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line48/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.168    -0.285    nolabel_line48/pn11_mod/pn11Out
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.045    -0.240 r  nolabel_line48/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    nolabel_line48/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.856    -0.834    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
                         clock pessimism              0.239    -0.594    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.091    -0.503    nolabel_line48/pn11_mod/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[0]/Q
                         net (fo=9, routed)           0.196    -0.255    nolabel_line48/preamble_mod/counter16_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.043    -0.212 r  nolabel_line48/preamble_mod/counter16[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    nolabel_line48/preamble_mod/counter16[3]_i_2_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.107    -0.485    nolabel_line48/preamble_mod/counter16_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line48/counter3200_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line48/counter3200_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.294    nolabel_line48/counter3200_reg[10]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  nolabel_line48/counter3200_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    nolabel_line48/counter3200_reg[8]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.856    -0.834    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134    -0.460    nolabel_line48/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.244    nolabel_line48/preamble_mod/counter16_reg[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  nolabel_line48/preamble_mod/counter16[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    nolabel_line48/preamble_mod/counter16[1]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.107    -0.485    nolabel_line48/preamble_mod/counter16_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 48.077 }
Period(ns):         96.154
Sources:            { nolabel_line49/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         96.154      93.999     BUFGCTRL_X0Y0    nolabel_line49/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         96.154      94.905     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y17      nolabel_line48/counter3200_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y17      nolabel_line48/counter3200_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y17      nolabel_line48/counter3200_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       96.154      117.206    MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    nolabel_line49/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       91.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       47.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.853ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.553    nolabel_line48/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.553    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.853    

Slack (MET) :             91.853ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.553    nolabel_line48/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.553    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.853    

Slack (MET) :             91.853ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.553    nolabel_line48/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.553    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.853    

Slack (MET) :             91.853ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.168    95.077    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.553    nolabel_line48/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.553    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.853    

Slack (MET) :             91.935ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.168    95.080    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.651    nolabel_line48/preamble_mod/counter16_reg[0]
  -------------------------------------------------------------------
                         required time                         94.651    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.935    

Slack (MET) :             91.935ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.168    95.080    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.651    nolabel_line48/preamble_mod/counter16_reg[1]
  -------------------------------------------------------------------
                         required time                         94.651    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.935    

Slack (MET) :             91.935ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.168    95.080    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.651    nolabel_line48/preamble_mod/counter16_reg[2]
  -------------------------------------------------------------------
                         required time                         94.651    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.935    

Slack (MET) :             91.935ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.168    95.080    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.651    nolabel_line48/preamble_mod/counter16_reg[3]
  -------------------------------------------------------------------
                         required time                         94.651    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.935    

Slack (MET) :             91.977ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.890ns (25.703%)  route 2.573ns (74.297%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     2.578    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.168    95.080    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    94.556    nolabel_line48/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.556    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                 91.977    

Slack (MET) :             91.977ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.890ns (25.703%)  route 2.573ns (74.297%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     2.578    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.168    95.080    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    94.556    nolabel_line48/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.556    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                 91.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.588    -0.593    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/Q
                         net (fo=1, routed)           0.156    -0.296    nolabel_line48/preamble_mod/pn11_bits_reg[7]_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.042    -0.254 r  nolabel_line48/preamble_mod/pn11_bits[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    nolabel_line48/pn11_mod/pn11_bits_reg[7]_1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.107    -0.486    nolabel_line48/pn11_mod/pn11_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.586    -0.595    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/Q
                         net (fo=1, routed)           0.161    -0.293    nolabel_line48/preamble_mod/pn11_bits_reg[5]_0
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.042    -0.251 r  nolabel_line48/preamble_mod/pn11_bits[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    nolabel_line48/pn11_mod/pn11_bits_reg[5]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.107    -0.488    nolabel_line48/pn11_mod/pn11_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[2]/Q
                         net (fo=7, routed)           0.159    -0.292    nolabel_line48/preamble_mod/counter16_reg[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  nolabel_line48/preamble_mod/counter8[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    nolabel_line48/preamble_mod/counter8[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091    -0.488    nolabel_line48/preamble_mod/counter8_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.227ns (61.015%)  route 0.145ns (38.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.321    nolabel_line48/pn11_mod/p_0_in
    SLICE_X4Y18          LUT3 (Prop_lut3_I2_O)        0.099    -0.222 r  nolabel_line48/pn11_mod/pn11_bits[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    nolabel_line48/pn11_mod/pn11_bits[2]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.092    -0.468    nolabel_line48/pn11_mod/pn11_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.852%)  route 0.146ns (39.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/Q
                         net (fo=4, routed)           0.146    -0.320    nolabel_line48/preamble_mod/p_0_in
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.099    -0.221 r  nolabel_line48/preamble_mod/pn11_bits[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    nolabel_line48/pn11_mod/pn11_bits_reg[0]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.091    -0.469    nolabel_line48/pn11_mod/pn11_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line48/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.588    -0.593    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line48/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    nolabel_line48/counter3200_reg_n_0_[6]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  nolabel_line48/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    nolabel_line48/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line48/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line48/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.168    -0.285    nolabel_line48/pn11_mod/pn11Out
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.045    -0.240 r  nolabel_line48/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    nolabel_line48/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.856    -0.834    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
                         clock pessimism              0.239    -0.594    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.091    -0.503    nolabel_line48/pn11_mod/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[0]/Q
                         net (fo=9, routed)           0.196    -0.255    nolabel_line48/preamble_mod/counter16_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.043    -0.212 r  nolabel_line48/preamble_mod/counter16[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    nolabel_line48/preamble_mod/counter16[3]_i_2_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.107    -0.485    nolabel_line48/preamble_mod/counter16_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line48/counter3200_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line48/counter3200_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.294    nolabel_line48/counter3200_reg[10]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  nolabel_line48/counter3200_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    nolabel_line48/counter3200_reg[8]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.856    -0.834    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134    -0.460    nolabel_line48/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.244    nolabel_line48/preamble_mod/counter16_reg[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  nolabel_line48/preamble_mod/counter16[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    nolabel_line48/preamble_mod/counter16[1]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.107    -0.485    nolabel_line48/preamble_mod/counter16_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 48.077 }
Period(ns):         96.154
Sources:            { nolabel_line49/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         96.154      93.999     BUFGCTRL_X0Y0    nolabel_line49/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         96.154      94.905     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y17      nolabel_line48/counter3200_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y17      nolabel_line48/counter3200_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y17      nolabel_line48/counter3200_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       96.154      117.206    MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y17      nolabel_line48/FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y19      nolabel_line48/FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y17      nolabel_line48/counter3200_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y19      nolabel_line48/counter3200_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    nolabel_line49/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       91.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[0]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[1]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[2]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[3]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.967ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.890ns (25.703%)  route 2.573ns (74.297%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     2.578    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    94.545    nolabel_line48/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.545    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                 91.967    

Slack (MET) :             91.967ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.890ns (25.703%)  route 2.573ns (74.297%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     2.578    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    94.545    nolabel_line48/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.545    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                 91.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.588    -0.593    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/Q
                         net (fo=1, routed)           0.156    -0.296    nolabel_line48/preamble_mod/pn11_bits_reg[7]_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.042    -0.254 r  nolabel_line48/preamble_mod/pn11_bits[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    nolabel_line48/pn11_mod/pn11_bits_reg[7]_1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.179    -0.415    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.107    -0.308    nolabel_line48/pn11_mod/pn11_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.586    -0.595    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/Q
                         net (fo=1, routed)           0.161    -0.293    nolabel_line48/preamble_mod/pn11_bits_reg[5]_0
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.042    -0.251 r  nolabel_line48/preamble_mod/pn11_bits[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    nolabel_line48/pn11_mod/pn11_bits_reg[5]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.179    -0.417    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.107    -0.310    nolabel_line48/pn11_mod/pn11_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[2]/Q
                         net (fo=7, routed)           0.159    -0.292    nolabel_line48/preamble_mod/counter16_reg[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  nolabel_line48/preamble_mod/counter8[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    nolabel_line48/preamble_mod/counter8[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.179    -0.401    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091    -0.310    nolabel_line48/preamble_mod/counter8_reg[0]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.227ns (61.015%)  route 0.145ns (38.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.321    nolabel_line48/pn11_mod/p_0_in
    SLICE_X4Y18          LUT3 (Prop_lut3_I2_O)        0.099    -0.222 r  nolabel_line48/pn11_mod/pn11_bits[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    nolabel_line48/pn11_mod/pn11_bits[2]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.179    -0.382    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.092    -0.290    nolabel_line48/pn11_mod/pn11_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.852%)  route 0.146ns (39.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/Q
                         net (fo=4, routed)           0.146    -0.320    nolabel_line48/preamble_mod/p_0_in
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.099    -0.221 r  nolabel_line48/preamble_mod/pn11_bits[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    nolabel_line48/pn11_mod/pn11_bits_reg[0]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.179    -0.382    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.091    -0.291    nolabel_line48/pn11_mod/pn11_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line48/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.588    -0.593    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line48/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    nolabel_line48/counter3200_reg_n_0_[6]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  nolabel_line48/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    nolabel_line48/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.179    -0.415    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134    -0.281    nolabel_line48/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line48/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.168    -0.285    nolabel_line48/pn11_mod/pn11Out
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.045    -0.240 r  nolabel_line48/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    nolabel_line48/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.856    -0.834    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.091    -0.325    nolabel_line48/pn11_mod/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[0]/Q
                         net (fo=9, routed)           0.196    -0.255    nolabel_line48/preamble_mod/counter16_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.043    -0.212 r  nolabel_line48/preamble_mod/counter16[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    nolabel_line48/preamble_mod/counter16[3]_i_2_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.107    -0.307    nolabel_line48/preamble_mod/counter16_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line48/counter3200_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line48/counter3200_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.294    nolabel_line48/counter3200_reg[10]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  nolabel_line48/counter3200_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    nolabel_line48/counter3200_reg[8]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.856    -0.834    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134    -0.282    nolabel_line48/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.244    nolabel_line48/preamble_mod/counter16_reg[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  nolabel_line48/preamble_mod/counter16[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    nolabel_line48/preamble_mod/counter16[1]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.107    -0.307    nolabel_line48/preamble_mod/counter16_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       91.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.842ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.832%)  route 2.694ns (75.168%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 94.667 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     2.700    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    94.667    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/C
                         clock pessimism              0.578    95.244    
                         clock uncertainty           -0.179    95.066    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    94.542    nolabel_line48/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.542    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 91.842    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[0]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[1]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[2]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.890ns (24.724%)  route 2.710ns (75.276%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.976     1.552    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.124     1.676 r  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.334     2.010    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  nolabel_line48/preamble_mod/counter16[3]_i_1/O
                         net (fo=4, routed)           0.581     2.715    nolabel_line48/preamble_mod/counter16[3]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    94.640    nolabel_line48/preamble_mod/counter16_reg[3]
  -------------------------------------------------------------------
                         required time                         94.640    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             91.967ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.890ns (25.703%)  route 2.573ns (74.297%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     2.578    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    94.545    nolabel_line48/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.545    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                 91.967    

Slack (MET) :             91.967ns  (required time - arrival time)
  Source:                 nolabel_line48/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.890ns (25.703%)  route 2.573ns (74.297%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 94.670 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.627    -0.885    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  nolabel_line48/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.818     0.452    nolabel_line48/pn11_mod/counter3200_reg[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     0.576 f  nolabel_line48/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.660     1.236    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     1.360 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     1.953    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     2.077 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     2.578    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    94.670    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/C
                         clock pessimism              0.578    95.247    
                         clock uncertainty           -0.179    95.069    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    94.545    nolabel_line48/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.545    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                 91.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.588    -0.593    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/Q
                         net (fo=1, routed)           0.156    -0.296    nolabel_line48/preamble_mod/pn11_bits_reg[7]_0
    SLICE_X3Y18          LUT2 (Prop_lut2_I1_O)        0.042    -0.254 r  nolabel_line48/preamble_mod/pn11_bits[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    nolabel_line48/pn11_mod/pn11_bits_reg[7]_1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.179    -0.415    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.107    -0.308    nolabel_line48/pn11_mod/pn11_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.586    -0.595    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/Q
                         net (fo=1, routed)           0.161    -0.293    nolabel_line48/preamble_mod/pn11_bits_reg[5]_0
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.042    -0.251 r  nolabel_line48/preamble_mod/pn11_bits[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    nolabel_line48/pn11_mod/pn11_bits_reg[5]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.179    -0.417    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.107    -0.310    nolabel_line48/pn11_mod/pn11_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[2]/Q
                         net (fo=7, routed)           0.159    -0.292    nolabel_line48/preamble_mod/counter16_reg[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  nolabel_line48/preamble_mod/counter8[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    nolabel_line48/preamble_mod/counter8[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.179    -0.401    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091    -0.310    nolabel_line48/preamble_mod/counter8_reg[0]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.227ns (61.015%)  route 0.145ns (38.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.321    nolabel_line48/pn11_mod/p_0_in
    SLICE_X4Y18          LUT3 (Prop_lut3_I2_O)        0.099    -0.222 r  nolabel_line48/pn11_mod/pn11_bits[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    nolabel_line48/pn11_mod/pn11_bits[2]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.179    -0.382    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.092    -0.290    nolabel_line48/pn11_mod/pn11_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.852%)  route 0.146ns (39.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  nolabel_line48/pn11_mod/pn11_bits_reg[10]/Q
                         net (fo=4, routed)           0.146    -0.320    nolabel_line48/preamble_mod/p_0_in
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.099    -0.221 r  nolabel_line48/preamble_mod/pn11_bits[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    nolabel_line48/pn11_mod/pn11_bits_reg[0]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.179    -0.382    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.091    -0.291    nolabel_line48/pn11_mod/pn11_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line48/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.588    -0.593    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line48/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    nolabel_line48/counter3200_reg_n_0_[6]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  nolabel_line48/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    nolabel_line48/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/clk_out1
    SLICE_X2Y18          FDRE                                         r  nolabel_line48/counter3200_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.179    -0.415    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134    -0.281    nolabel_line48/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line48/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line48/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.168    -0.285    nolabel_line48/pn11_mod/pn11Out
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.045    -0.240 r  nolabel_line48/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    nolabel_line48/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.856    -0.834    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.091    -0.325    nolabel_line48/pn11_mod/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[0]/Q
                         net (fo=9, routed)           0.196    -0.255    nolabel_line48/preamble_mod/counter16_reg[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.043    -0.212 r  nolabel_line48/preamble_mod/counter16[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    nolabel_line48/preamble_mod/counter16[3]_i_2_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[3]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.107    -0.307    nolabel_line48/preamble_mod/counter16_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line48/counter3200_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/counter3200_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line48/counter3200_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.294    nolabel_line48/counter3200_reg[10]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  nolabel_line48/counter3200_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    nolabel_line48/counter3200_reg[8]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.856    -0.834    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.179    -0.416    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134    -0.282    nolabel_line48/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line48/preamble_mod/counter16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            nolabel_line48/preamble_mod/counter16_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.183ns (46.930%)  route 0.207ns (53.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.589    -0.592    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  nolabel_line48/preamble_mod/counter16_reg[0]/Q
                         net (fo=9, routed)           0.207    -0.244    nolabel_line48/preamble_mod/counter16_reg[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  nolabel_line48/preamble_mod/counter16[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    nolabel_line48/preamble_mod/counter16[1]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X0Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter16_reg[1]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.179    -0.414    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.107    -0.307    nolabel_line48/preamble_mod/counter16_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.104    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.314ns  (logic 5.083ns (41.275%)  route 7.231ns (58.725%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          2.110     3.563    nolabel_line48/pn11_mod/reset
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     3.687 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.122     8.809    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.314 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.314    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.582ns  (logic 5.107ns (53.305%)  route 4.474ns (46.695%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          2.110     3.563    nolabel_line48/pn11_mod/reset
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     3.687 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.364     6.052    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.582 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.582    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.497ns (51.255%)  route 1.424ns (48.745%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.829     1.051    nolabel_line48/pn11_mod/reset
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.096 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.595     1.691    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.922 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.922    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.215ns  (logic 1.473ns (34.942%)  route 2.742ns (65.058%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.829     1.051    nolabel_line48/pn11_mod/reset
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.096 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.914     3.009    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.215 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.215    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 3.601ns (43.894%)  route 4.603ns (56.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          2.941    48.506    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.505    52.011 f  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.011    LED[0]
    U16                                                               f  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.612ns (44.042%)  route 4.589ns (55.957%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          2.928    48.493    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516    52.009 f  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    52.009    JA[1]
    L2                                                                f  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/preamble_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.150ns  (logic 4.223ns (41.606%)  route 5.927ns (58.394%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.629    -0.883    nolabel_line48/preamble_mod/clk_out1
    SLICE_X3Y17          FDRE                                         r  nolabel_line48/preamble_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  nolabel_line48/preamble_mod/out_bit_reg/Q
                         net (fo=1, routed)           0.805     0.342    nolabel_line48/pn11_mod/preambleOut
    SLICE_X3Y19          LUT5 (Prop_lut5_I3_O)        0.299     0.641 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.122     5.762    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     9.267 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.267    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/preamble_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.248ns (57.268%)  route 3.170ns (42.732%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.629    -0.883    nolabel_line48/preamble_mod/clk_out1
    SLICE_X3Y17          FDRE                                         r  nolabel_line48/preamble_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  nolabel_line48/preamble_mod/out_bit_reg/Q
                         net (fo=1, routed)           0.805     0.342    nolabel_line48/pn11_mod/preambleOut
    SLICE_X3Y19          LUT5 (Prop_lut5_I3_O)        0.299     0.641 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.364     3.005    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.535 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.535    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.232ns (49.932%)  route 1.235ns (50.068%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.749    -0.432    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.206     0.774 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.774    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.243ns (50.215%)  route 1.232ns (49.785%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.746    -0.434    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     0.783 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.783    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.417ns (65.603%)  route 0.743ns (34.397%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line48/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.147    -0.306    nolabel_line48/pn11_mod/pn11Out
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.595     0.334    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.565 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.565    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.453ns  (logic 1.392ns (40.313%)  route 2.061ns (59.687%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line48/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.147    -0.306    nolabel_line48/pn11_mod/pn11Out
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.914     1.653    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.859 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.859    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 3.601ns (43.894%)  route 4.603ns (56.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          2.941    48.506    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.505    52.011 f  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.011    LED[0]
    U16                                                               f  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.612ns (44.042%)  route 4.589ns (55.957%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          2.928    48.493    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516    52.009 f  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    52.009    JA[1]
    L2                                                                f  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/preamble_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.150ns  (logic 4.223ns (41.606%)  route 5.927ns (58.394%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.629    -0.883    nolabel_line48/preamble_mod/clk_out1
    SLICE_X3Y17          FDRE                                         r  nolabel_line48/preamble_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  nolabel_line48/preamble_mod/out_bit_reg/Q
                         net (fo=1, routed)           0.805     0.342    nolabel_line48/pn11_mod/preambleOut
    SLICE_X3Y19          LUT5 (Prop_lut5_I3_O)        0.299     0.641 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.122     5.762    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     9.267 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.267    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/preamble_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.248ns (57.268%)  route 3.170ns (42.732%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.629    -0.883    nolabel_line48/preamble_mod/clk_out1
    SLICE_X3Y17          FDRE                                         r  nolabel_line48/preamble_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  nolabel_line48/preamble_mod/out_bit_reg/Q
                         net (fo=1, routed)           0.805     0.342    nolabel_line48/pn11_mod/preambleOut
    SLICE_X3Y19          LUT5 (Prop_lut5_I3_O)        0.299     0.641 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.364     3.005    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.535 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.535    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.232ns (49.932%)  route 1.235ns (50.068%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.749    -0.432    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.206     0.774 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.774    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.243ns (50.215%)  route 1.232ns (49.785%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.746    -0.434    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     0.783 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.783    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.417ns (65.603%)  route 0.743ns (34.397%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line48/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.147    -0.306    nolabel_line48/pn11_mod/pn11Out
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.595     0.334    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.565 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.565    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line48/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.453ns  (logic 1.392ns (40.313%)  route 2.061ns (59.687%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.587    -0.594    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y19          FDRE                                         r  nolabel_line48/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  nolabel_line48/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.147    -0.306    nolabel_line48/pn11_mod/pn11Out
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.045    -0.261 r  nolabel_line48/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.914     1.653    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.859 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.859    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    nolabel_line49/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  nolabel_line49/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    nolabel_line49/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    nolabel_line49/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    nolabel_line49/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  nolabel_line49/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    nolabel_line49/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    nolabel_line49/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 1.732ns (35.339%)  route 3.169ns (64.661%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 r  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          1.300     4.746    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.154     4.900 r  nolabel_line48/preamble_mod/pn11_bits[3]_i_1/O
                         net (fo=1, routed)           0.000     4.900    nolabel_line48/pn11_mod/pn11_bits_reg[3]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.507    -1.488    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 1.702ns (34.941%)  route 3.169ns (65.059%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 r  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          1.300     4.746    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  nolabel_line48/preamble_mod/pn11_bits[1]_i_1/O
                         net (fo=1, routed)           0.000     4.870    nolabel_line48/pn11_mod/pn11_bits_reg[1]_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.507    -1.488    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.702ns (35.560%)  route 3.084ns (64.440%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.786    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    -1.487    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.702ns (35.560%)  route 3.084ns (64.440%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.786    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    -1.487    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.702ns (35.560%)  route 3.084ns (64.440%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.786    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    -1.487    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.702ns (35.560%)  route 3.084ns (64.440%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.786    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    -1.487    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.702ns (36.486%)  route 2.962ns (63.514%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     4.664    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    -1.484    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.702ns (36.486%)  route 2.962ns (63.514%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     4.664    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    -1.484    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.702ns (36.486%)  route 2.962ns (63.514%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     4.664    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    -1.484    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.702ns (36.486%)  route 2.962ns (63.514%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     4.664    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    -1.484    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.267ns (38.539%)  route 0.426ns (61.461%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.426     0.647    nolabel_line48/preamble_mod/reset
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.692 r  nolabel_line48/preamble_mod/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.692    nolabel_line48/preamble_mod_n_3
    SLICE_X3Y17          FDRE                                         r  nolabel_line48/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/clk_out1
    SLICE_X3Y17          FDRE                                         r  nolabel_line48/FSM_sequential_cs_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line48/preamble_mod/counter8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.300ns (35.076%)  route 0.554ns (64.924%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.419     0.628    nolabel_line48/preamble_mod/btnC_IBUF
    SLICE_X3Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.673 f  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.136     0.809    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.854 r  nolabel_line48/preamble_mod/counter8[0]_i_1/O
                         net (fo=1, routed)           0.000     0.854    nolabel_line48/preamble_mod/counter8[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.222ns (23.436%)  route 0.725ns (76.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.725     0.947    nolabel_line48/pn11_mod/reset
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.222ns (23.436%)  route 0.725ns (76.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.725     0.947    nolabel_line48/pn11_mod/reset
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 1.732ns (35.339%)  route 3.169ns (64.661%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 r  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          1.300     4.746    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.154     4.900 r  nolabel_line48/preamble_mod/pn11_bits[3]_i_1/O
                         net (fo=1, routed)           0.000     4.900    nolabel_line48/pn11_mod/pn11_bits_reg[3]_1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.507    -1.488    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 1.702ns (34.941%)  route 3.169ns (65.059%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 r  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          1.300     4.746    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  nolabel_line48/preamble_mod/pn11_bits[1]_i_1/O
                         net (fo=1, routed)           0.000     4.870    nolabel_line48/pn11_mod/pn11_bits_reg[1]_0
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.507    -1.488    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.702ns (35.560%)  route 3.084ns (64.440%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.786    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    -1.487    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.702ns (35.560%)  route 3.084ns (64.440%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.786    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    -1.487    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[11]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.702ns (35.560%)  route 3.084ns (64.440%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.786    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    -1.487    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.702ns (35.560%)  route 3.084ns (64.440%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.786    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.508    -1.487    nolabel_line48/clk_out1
    SLICE_X2Y19          FDRE                                         r  nolabel_line48/counter3200_reg[9]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.702ns (36.486%)  route 2.962ns (63.514%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     4.664    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    -1.484    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.702ns (36.486%)  route 2.962ns (63.514%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     4.664    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    -1.484    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.702ns (36.486%)  route 2.962ns (63.514%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     4.664    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    -1.484    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.702ns (36.486%)  route 2.962ns (63.514%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.868     3.322    nolabel_line48/preamble_mod/reset
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     3.446 f  nolabel_line48/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.593     4.039    nolabel_line48/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.163 r  nolabel_line48/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.501     4.664    nolabel_line48/preamble_mod_n_1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          1.511    -1.484    nolabel_line48/clk_out1
    SLICE_X2Y17          FDRE                                         r  nolabel_line48/counter3200_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.267ns (38.539%)  route 0.426ns (61.461%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.426     0.647    nolabel_line48/preamble_mod/reset
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.692 r  nolabel_line48/preamble_mod/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.692    nolabel_line48/preamble_mod_n_3
    SLICE_X3Y17          FDRE                                         r  nolabel_line48/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/clk_out1
    SLICE_X3Y17          FDRE                                         r  nolabel_line48/FSM_sequential_cs_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line48/preamble_mod/counter8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.300ns (35.076%)  route 0.554ns (64.924%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.419     0.628    nolabel_line48/preamble_mod/btnC_IBUF
    SLICE_X3Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.673 f  nolabel_line48/preamble_mod/counter8[2]_i_3/O
                         net (fo=6, routed)           0.136     0.809    nolabel_line48/preamble_mod/counter8[2]_i_3_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.854 r  nolabel_line48/preamble_mod/counter8[0]_i_1/O
                         net (fo=1, routed)           0.000     0.854    nolabel_line48/preamble_mod/counter8[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.858    -0.832    nolabel_line48/preamble_mod/clk_out1
    SLICE_X1Y17          FDRE                                         r  nolabel_line48/preamble_mod/counter8_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.222ns (23.727%)  route 0.713ns (76.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.713     0.935    nolabel_line48/pn11_mod/reset
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.855    -0.835    nolabel_line48/pn11_mod/clk_out1
    SLICE_X4Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.222ns (23.436%)  route 0.725ns (76.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.725     0.947    nolabel_line48/pn11_mod/reset
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line48/pn11_mod/pn11_bits_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.222ns (23.436%)  route 0.725ns (76.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.725     0.947    nolabel_line48/pn11_mod/reset
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line49/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line49/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line49/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=37, routed)          0.857    -0.833    nolabel_line48/pn11_mod/clk_out1
    SLICE_X3Y18          FDRE                                         r  nolabel_line48/pn11_mod/pn11_bits_reg[7]/C





