// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_compute_i (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataMetaFifo_V_dat_dout,
        ipDataMetaFifo_V_dat_empty_n,
        ipDataMetaFifo_V_dat_read,
        ipDataMetaFifo_V_kee_dout,
        ipDataMetaFifo_V_kee_empty_n,
        ipDataMetaFifo_V_kee_read,
        ipDataMetaFifo_V_las_dout,
        ipDataMetaFifo_V_las_empty_n,
        ipDataMetaFifo_V_las_read,
        ipDataCheckFifo_V_din,
        ipDataCheckFifo_V_full_n,
        ipDataCheckFifo_V_write,
        iph_subSumsFifoOut_V_din,
        iph_subSumsFifoOut_V_full_n,
        iph_subSumsFifoOut_V_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] ipDataMetaFifo_V_dat_dout;
input   ipDataMetaFifo_V_dat_empty_n;
output   ipDataMetaFifo_V_dat_read;
input  [63:0] ipDataMetaFifo_V_kee_dout;
input   ipDataMetaFifo_V_kee_empty_n;
output   ipDataMetaFifo_V_kee_read;
input  [0:0] ipDataMetaFifo_V_las_dout;
input   ipDataMetaFifo_V_las_empty_n;
output   ipDataMetaFifo_V_las_read;
output  [576:0] ipDataCheckFifo_V_din;
input   ipDataCheckFifo_V_full_n;
output   ipDataCheckFifo_V_write;
output  [543:0] iph_subSumsFifoOut_V_din;
input   iph_subSumsFifoOut_V_full_n;
output   iph_subSumsFifoOut_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ipDataMetaFifo_V_dat_read;
reg ipDataMetaFifo_V_kee_read;
reg ipDataMetaFifo_V_las_read;
reg ipDataCheckFifo_V_write;
reg iph_subSumsFifoOut_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    io_acc_block_signal_op5;
wire   [0:0] tmp_nbreadreq_fu_388_p5;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_3994;
reg   [0:0] cics_firstWord_load_reg_4064;
reg    ap_predicate_op429_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] cics_firstWord;
reg   [16:0] cics_ip_sums_sum_V_0;
reg   [16:0] cics_ip_sums_sum_V_1;
reg   [16:0] cics_ip_sums_sum_V_2;
reg   [16:0] cics_ip_sums_sum_V_3;
reg   [16:0] cics_ip_sums_sum_V_4;
reg   [16:0] cics_ip_sums_sum_V_5;
reg   [16:0] cics_ip_sums_sum_V_6;
reg   [16:0] cics_ip_sums_sum_V_7;
reg   [16:0] cics_ip_sums_sum_V_8;
reg   [16:0] cics_ip_sums_sum_V_9;
reg   [16:0] cics_ip_sums_sum_V_10;
reg   [16:0] cics_ip_sums_sum_V_11;
reg   [16:0] cics_ip_sums_sum_V_12;
reg   [16:0] cics_ip_sums_sum_V_13;
reg   [16:0] cics_ip_sums_sum_V_14;
reg   [16:0] cics_ip_sums_sum_V_15;
reg   [16:0] cics_ip_sums_sum_V_16;
reg   [16:0] cics_ip_sums_sum_V_17;
reg   [16:0] cics_ip_sums_sum_V_18;
reg   [16:0] cics_ip_sums_sum_V_19;
reg   [16:0] cics_ip_sums_sum_V_20;
reg   [16:0] cics_ip_sums_sum_V_21;
reg   [16:0] cics_ip_sums_sum_V_22;
reg   [16:0] cics_ip_sums_sum_V_23;
reg   [16:0] cics_ip_sums_sum_V_24;
reg   [16:0] cics_ip_sums_sum_V_25;
reg   [16:0] cics_ip_sums_sum_V_26;
reg   [16:0] cics_ip_sums_sum_V_27;
reg   [16:0] cics_ip_sums_sum_V_28;
reg   [16:0] cics_ip_sums_sum_V_29;
reg    ipDataMetaFifo_V_dat_blk_n;
wire    ap_block_pp0_stage0;
reg    ipDataMetaFifo_V_kee_blk_n;
reg    ipDataMetaFifo_V_las_blk_n;
reg    ipDataCheckFifo_V_blk_n;
reg    iph_subSumsFifoOut_V_blk_n;
reg   [511:0] tmp_data_V_reg_3998;
reg   [63:0] tmp_keep_V_reg_4007;
reg   [0:0] tmp_last_V_reg_4012;
wire   [0:0] cics_firstWord_load_load_fu_943_p1;
reg   [16:0] cics_ip_sums_sum_V_0_1_reg_4068;
reg   [16:0] cics_ip_sums_sum_V_1_1_reg_4074;
reg   [16:0] cics_ip_sums_sum_V_2_1_reg_4080;
reg   [16:0] cics_ip_sums_sum_V_3_1_reg_4086;
reg   [16:0] cics_ip_sums_sum_V_4_1_reg_4092;
reg   [16:0] cics_ip_sums_sum_V_5_1_reg_4098;
reg   [16:0] cics_ip_sums_sum_V_6_1_reg_4104;
reg   [16:0] cics_ip_sums_sum_V_7_1_reg_4110;
reg   [16:0] cics_ip_sums_sum_V_8_1_reg_4116;
reg   [16:0] cics_ip_sums_sum_V_9_1_reg_4122;
reg   [16:0] cics_ip_sums_sum_V_1_2_reg_4128;
reg   [16:0] cics_ip_sums_sum_V_1_3_reg_4134;
reg   [16:0] cics_ip_sums_sum_V_1_4_reg_4140;
reg   [16:0] cics_ip_sums_sum_V_1_5_reg_4146;
reg   [16:0] cics_ip_sums_sum_V_1_6_reg_4152;
reg   [16:0] cics_ip_sums_sum_V_1_7_reg_4158;
reg   [16:0] cics_ip_sums_sum_V_1_8_reg_4164;
reg   [16:0] cics_ip_sums_sum_V_1_9_reg_4170;
reg   [16:0] cics_ip_sums_sum_V_1_10_reg_4176;
reg   [16:0] cics_ip_sums_sum_V_1_11_reg_4182;
reg   [16:0] cics_ip_sums_sum_V_2_2_reg_4188;
reg   [16:0] cics_ip_sums_sum_V_2_3_reg_4194;
reg   [16:0] cics_ip_sums_sum_V_2_4_reg_4200;
reg   [16:0] cics_ip_sums_sum_V_2_5_reg_4206;
reg   [16:0] cics_ip_sums_sum_V_2_6_reg_4212;
reg   [16:0] cics_ip_sums_sum_V_2_7_reg_4218;
reg   [16:0] cics_ip_sums_sum_V_2_8_reg_4224;
reg   [16:0] cics_ip_sums_sum_V_2_9_reg_4230;
reg   [16:0] cics_ip_sums_sum_V_2_10_reg_4236;
reg   [16:0] cics_ip_sums_sum_V_2_11_reg_4242;
wire   [15:0] agg_result_V_0_1_i_i_fu_1081_p3;
reg   [15:0] agg_result_V_0_1_i_i_reg_4248;
reg   [0:0] tmp_13_reg_4253;
wire   [15:0] agg_result_V_0_1_i_fu_1127_p3;
reg   [15:0] agg_result_V_0_1_i_reg_4258;
reg   [0:0] tmp_14_reg_4263;
wire   [15:0] agg_result_V_0_1_i1_fu_1173_p3;
reg   [15:0] agg_result_V_0_1_i1_reg_4268;
reg   [0:0] tmp_16_reg_4273;
wire   [15:0] agg_result_V_0_1_i14_1_fu_1219_p3;
reg   [15:0] agg_result_V_0_1_i14_1_reg_4278;
reg   [0:0] tmp_17_reg_4283;
wire   [15:0] agg_result_V_0_1_i14_2_fu_1265_p3;
reg   [15:0] agg_result_V_0_1_i14_2_reg_4288;
reg   [0:0] tmp_18_reg_4293;
wire   [15:0] agg_result_V_0_1_i14_3_fu_1311_p3;
reg   [15:0] agg_result_V_0_1_i14_3_reg_4298;
reg   [0:0] tmp_19_reg_4303;
wire   [15:0] agg_result_V_0_1_i2_fu_1357_p3;
reg   [15:0] agg_result_V_0_1_i2_reg_4308;
reg   [0:0] tmp_21_reg_4313;
wire   [15:0] agg_result_V_0_1_i15_1_fu_1403_p3;
reg   [15:0] agg_result_V_0_1_i15_1_reg_4318;
reg   [0:0] tmp_22_reg_4323;
wire   [15:0] agg_result_V_0_1_i15_2_fu_1449_p3;
reg   [15:0] agg_result_V_0_1_i15_2_reg_4328;
reg   [0:0] tmp_23_reg_4333;
wire   [15:0] agg_result_V_0_1_i3_fu_1495_p3;
reg   [15:0] agg_result_V_0_1_i3_reg_4338;
reg   [0:0] tmp_24_reg_4343;
wire   [15:0] agg_result_V_0_1_i16_1_fu_1541_p3;
reg   [15:0] agg_result_V_0_1_i16_1_reg_4348;
reg   [0:0] tmp_25_reg_4353;
wire   [15:0] agg_result_V_0_1_i16_2_fu_1587_p3;
reg   [15:0] agg_result_V_0_1_i16_2_reg_4358;
reg   [0:0] tmp_26_reg_4363;
wire   [15:0] agg_result_V_0_1_i4_fu_1633_p3;
reg   [15:0] agg_result_V_0_1_i4_reg_4368;
reg   [0:0] tmp_27_reg_4373;
wire   [15:0] agg_result_V_0_1_i17_1_fu_1679_p3;
reg   [15:0] agg_result_V_0_1_i17_1_reg_4378;
reg   [0:0] tmp_28_reg_4383;
wire   [15:0] agg_result_V_0_1_i17_2_fu_1725_p3;
reg   [15:0] agg_result_V_0_1_i17_2_reg_4388;
reg   [0:0] tmp_30_reg_4393;
wire   [15:0] agg_result_V_0_1_i17_3_fu_1771_p3;
reg   [15:0] agg_result_V_0_1_i17_3_reg_4398;
reg   [0:0] tmp_31_reg_4403;
wire   [15:0] agg_result_V_0_1_i5_fu_1817_p3;
reg   [15:0] agg_result_V_0_1_i5_reg_4408;
reg   [0:0] tmp_32_reg_4413;
wire   [15:0] agg_result_V_0_1_i18_1_fu_1863_p3;
reg   [15:0] agg_result_V_0_1_i18_1_reg_4418;
reg   [0:0] tmp_33_reg_4423;
wire   [15:0] agg_result_V_0_1_i18_2_fu_1909_p3;
reg   [15:0] agg_result_V_0_1_i18_2_reg_4428;
reg   [0:0] tmp_34_reg_4433;
wire   [15:0] agg_result_V_0_1_i6_fu_1955_p3;
reg   [15:0] agg_result_V_0_1_i6_reg_4438;
reg   [0:0] tmp_35_reg_4443;
wire   [15:0] agg_result_V_0_1_i19_1_fu_2001_p3;
reg   [15:0] agg_result_V_0_1_i19_1_reg_4448;
reg   [0:0] tmp_36_reg_4453;
wire   [15:0] agg_result_V_0_1_i19_2_fu_2047_p3;
reg   [15:0] agg_result_V_0_1_i19_2_reg_4458;
reg   [0:0] tmp_37_reg_4463;
wire   [15:0] agg_result_V_0_1_i7_fu_2093_p3;
reg   [15:0] agg_result_V_0_1_i7_reg_4468;
reg   [0:0] tmp_38_reg_4473;
wire   [15:0] agg_result_V_0_1_i20_1_fu_2139_p3;
reg   [15:0] agg_result_V_0_1_i20_1_reg_4478;
reg   [0:0] tmp_39_reg_4483;
wire   [15:0] agg_result_V_0_1_i20_2_fu_2185_p3;
reg   [15:0] agg_result_V_0_1_i20_2_reg_4488;
reg   [0:0] tmp_40_reg_4493;
wire   [15:0] agg_result_V_0_1_i20_3_fu_2231_p3;
reg   [15:0] agg_result_V_0_1_i20_3_reg_4498;
reg   [0:0] tmp_41_reg_4503;
wire   [15:0] agg_result_V_0_1_i8_fu_2277_p3;
reg   [15:0] agg_result_V_0_1_i8_reg_4508;
reg   [0:0] tmp_42_reg_4513;
wire   [15:0] agg_result_V_0_1_i21_1_fu_2323_p3;
reg   [15:0] agg_result_V_0_1_i21_1_reg_4518;
reg   [0:0] tmp_43_reg_4523;
wire   [15:0] agg_result_V_0_1_i21_2_fu_2369_p3;
reg   [15:0] agg_result_V_0_1_i21_2_reg_4528;
reg   [0:0] tmp_44_reg_4533;
wire   [15:0] agg_result_V_0_1_i9_fu_2415_p3;
reg   [15:0] agg_result_V_0_1_i9_reg_4538;
reg   [0:0] tmp_45_reg_4543;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_cics_firstWord_flag_s_phi_fu_428_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_424;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_440_p4;
wire   [0:0] xor_ln887_fu_2479_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_436;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_451_p4;
wire   [16:0] select_ln887_fu_2486_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_447;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_462_p4;
wire   [16:0] select_ln887_1_fu_2515_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_458;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_473_p4;
wire   [0:0] icmp_ln887_1_fu_2532_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_469;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_484_p4;
wire   [16:0] select_ln887_2_fu_2560_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_480;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_495_p4;
wire   [16:0] select_ln887_3_fu_2589_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_491;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_506_p4;
wire   [0:0] icmp_ln887_2_fu_2597_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_502;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_517_p4;
wire   [16:0] select_ln887_4_fu_2625_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_513;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_5_2_phi_fu_528_p4;
wire   [16:0] select_ln887_5_fu_2654_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_2_reg_524;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_539_p4;
wire   [0:0] icmp_ln887_3_fu_2671_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_535;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_550_p4;
wire   [16:0] select_ln887_6_fu_2699_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_546;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_561_p4;
wire   [16:0] select_ln887_7_fu_2728_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_557;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_572_p4;
wire   [0:0] icmp_ln887_4_fu_2736_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_568;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_583_p4;
wire   [16:0] select_ln887_8_fu_2764_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_579;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_594_p4;
wire   [16:0] select_ln887_9_fu_2793_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_590;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_605_p4;
wire   [0:0] icmp_ln887_5_fu_2801_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_601;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_616_p4;
wire   [16:0] select_ln887_10_fu_2829_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_612;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_627_p4;
wire   [16:0] select_ln887_11_fu_2858_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_623;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_638_p4;
wire   [0:0] icmp_ln887_6_fu_2866_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_634;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_649_p4;
wire   [16:0] select_ln887_12_fu_2894_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_645;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_660_p4;
wire   [16:0] select_ln887_13_fu_2923_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_656;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_671_p4;
wire   [0:0] tmp_29_fu_2931_p3;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_667;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_682_p4;
wire   [16:0] select_ln887_14_fu_2960_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_678;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_693_p4;
wire   [16:0] select_ln887_15_fu_2989_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_689;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_704_p4;
wire   [0:0] icmp_ln887_7_fu_2997_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_700;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_715_p4;
wire   [16:0] select_ln887_16_fu_3025_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_711;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_726_p4;
wire   [16:0] select_ln887_17_fu_3054_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_722;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_737_p4;
wire   [0:0] icmp_ln887_8_fu_3062_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_733;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_748_p4;
wire   [16:0] select_ln887_18_fu_3090_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_744;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_759_p4;
wire   [16:0] select_ln887_19_fu_3119_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_755;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_770_p4;
wire   [0:0] icmp_ln887_9_fu_3127_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_766;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_781_p4;
wire   [16:0] select_ln887_20_fu_3155_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_777;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_792_p4;
wire   [16:0] select_ln887_21_fu_3184_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_788;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_803_p4;
wire   [0:0] icmp_ln887_10_fu_3192_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_799;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_814_p4;
wire   [16:0] select_ln887_22_fu_3220_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_810;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_825_p4;
wire   [16:0] select_ln887_23_fu_3249_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_821;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_836_p4;
wire   [0:0] icmp_ln887_11_fu_3257_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_832;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_847_p4;
wire   [16:0] select_ln887_24_fu_3285_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_843;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_858_p4;
wire   [16:0] select_ln887_25_fu_3314_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_854;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_869_p4;
wire   [0:0] icmp_ln887_12_fu_3322_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_865;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_880_p4;
wire   [16:0] select_ln887_26_fu_3350_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_876;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_891_p4;
wire   [16:0] select_ln887_27_fu_3379_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_887;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_902_p4;
wire   [0:0] icmp_ln887_13_fu_3387_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_898;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_913_p4;
wire   [16:0] select_ln887_28_fu_3415_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_909;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_924_p4;
wire   [16:0] select_ln887_29_fu_3444_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_920;
wire   [0:0] or_ln566_fu_3519_p2;
reg   [0:0] ap_sig_allocacmp_cics_firstWord_load;
wire   [16:0] select_ln566_fu_3529_p3;
wire   [0:0] or_ln566_1_fu_3524_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_0_1;
wire   [16:0] select_ln566_1_fu_3536_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_1;
wire   [16:0] select_ln566_2_fu_3548_p3;
wire   [0:0] or_ln566_2_fu_3543_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_1;
wire   [16:0] select_ln566_3_fu_3555_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_3_1;
wire   [16:0] select_ln566_4_fu_3567_p3;
wire   [0:0] or_ln566_3_fu_3562_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_4_1;
wire   [16:0] select_ln566_5_fu_3574_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_5_1;
wire   [16:0] select_ln566_6_fu_3586_p3;
wire   [0:0] or_ln566_4_fu_3581_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_6_1;
wire   [16:0] select_ln566_7_fu_3593_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_7_1;
wire   [16:0] select_ln566_8_fu_3605_p3;
wire   [0:0] or_ln566_5_fu_3600_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_8_1;
wire   [16:0] select_ln566_9_fu_3612_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_9_1;
wire   [16:0] select_ln566_10_fu_3624_p3;
wire   [0:0] or_ln566_6_fu_3619_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_2;
wire   [16:0] select_ln566_11_fu_3631_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_3;
wire   [16:0] select_ln566_12_fu_3643_p3;
wire   [0:0] or_ln566_7_fu_3638_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_4;
wire   [16:0] select_ln566_13_fu_3650_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_5;
wire   [16:0] select_ln566_14_fu_3662_p3;
wire   [0:0] or_ln566_8_fu_3657_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_6;
wire   [16:0] select_ln566_15_fu_3669_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_7;
wire   [16:0] select_ln566_16_fu_3681_p3;
wire   [0:0] or_ln566_9_fu_3676_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_8;
wire   [16:0] select_ln566_17_fu_3688_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_9;
wire   [16:0] select_ln566_18_fu_3700_p3;
wire   [0:0] or_ln566_10_fu_3695_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_10;
wire   [16:0] select_ln566_19_fu_3707_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_1_11;
wire   [16:0] select_ln566_20_fu_3719_p3;
wire   [0:0] or_ln566_11_fu_3714_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_2;
wire   [16:0] select_ln566_21_fu_3726_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_3;
wire   [16:0] select_ln566_22_fu_3738_p3;
wire   [0:0] or_ln566_12_fu_3733_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_4;
wire   [16:0] select_ln566_23_fu_3745_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_5;
wire   [16:0] select_ln566_24_fu_3757_p3;
wire   [0:0] or_ln566_13_fu_3752_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_6;
wire   [16:0] select_ln566_25_fu_3764_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_7;
wire   [16:0] select_ln566_26_fu_3776_p3;
wire   [0:0] or_ln566_14_fu_3771_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_8;
wire   [16:0] select_ln566_27_fu_3783_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_9;
wire   [16:0] select_ln566_28_fu_3795_p3;
wire   [0:0] or_ln566_15_fu_3790_p2;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_10;
wire   [16:0] select_ln566_29_fu_3802_p3;
reg   [16:0] ap_sig_allocacmp_cics_ip_sums_sum_V_2_11;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln647_3_fu_1077_p1;
wire   [7:0] p_Result_2_i_i_fu_1067_p4;
wire   [16:0] zext_ln700_fu_1089_p1;
wire   [16:0] add_ln700_fu_1093_p2;
wire   [7:0] p_Result_2_1_i136_s_fu_1117_p4;
wire   [7:0] p_Result_2_i135_i_fu_1107_p4;
wire   [16:0] zext_ln700_1_fu_1135_p1;
wire   [16:0] add_ln700_1_fu_1139_p2;
wire   [7:0] p_Result_2_1_i139_s_fu_1163_p4;
wire   [7:0] p_Result_2_i138_i_fu_1153_p4;
wire   [16:0] zext_ln700_2_fu_1181_p1;
wire   [16:0] add_ln700_2_fu_1185_p2;
wire   [7:0] p_Result_2_1_i142_s_fu_1209_p4;
wire   [7:0] p_Result_2_i141_i_fu_1199_p4;
wire   [16:0] zext_ln700_3_fu_1227_p1;
wire   [16:0] add_ln700_3_fu_1231_p2;
wire   [7:0] p_Result_2_1_i145_s_fu_1255_p4;
wire   [7:0] p_Result_2_i144_i_fu_1245_p4;
wire   [16:0] zext_ln700_4_fu_1273_p1;
wire   [16:0] add_ln700_4_fu_1277_p2;
wire   [7:0] p_Result_2_1_i148_s_fu_1301_p4;
wire   [7:0] p_Result_2_i147_i_fu_1291_p4;
wire   [16:0] zext_ln700_5_fu_1319_p1;
wire   [16:0] add_ln700_5_fu_1323_p2;
wire   [7:0] p_Result_2_1_i151_s_fu_1347_p4;
wire   [7:0] p_Result_2_i150_i_fu_1337_p4;
wire   [16:0] zext_ln700_6_fu_1365_p1;
wire   [16:0] add_ln700_6_fu_1369_p2;
wire   [7:0] p_Result_2_1_i154_s_fu_1393_p4;
wire   [7:0] p_Result_2_i153_i_fu_1383_p4;
wire   [16:0] zext_ln700_7_fu_1411_p1;
wire   [16:0] add_ln700_7_fu_1415_p2;
wire   [7:0] p_Result_2_1_i157_s_fu_1439_p4;
wire   [7:0] p_Result_2_i156_i_fu_1429_p4;
wire   [16:0] zext_ln700_8_fu_1457_p1;
wire   [16:0] add_ln700_8_fu_1461_p2;
wire   [7:0] p_Result_2_1_i160_s_fu_1485_p4;
wire   [7:0] p_Result_2_i159_i_fu_1475_p4;
wire   [16:0] zext_ln700_9_fu_1503_p1;
wire   [16:0] add_ln700_9_fu_1507_p2;
wire   [7:0] p_Result_2_1_i163_s_fu_1531_p4;
wire   [7:0] p_Result_2_i162_i_fu_1521_p4;
wire   [16:0] zext_ln700_10_fu_1549_p1;
wire   [16:0] add_ln700_10_fu_1553_p2;
wire   [7:0] p_Result_2_1_i166_s_fu_1577_p4;
wire   [7:0] p_Result_2_i165_i_fu_1567_p4;
wire   [16:0] zext_ln700_11_fu_1595_p1;
wire   [16:0] add_ln700_11_fu_1599_p2;
wire   [7:0] p_Result_2_1_i169_s_fu_1623_p4;
wire   [7:0] p_Result_2_i168_i_fu_1613_p4;
wire   [16:0] zext_ln700_12_fu_1641_p1;
wire   [16:0] add_ln700_12_fu_1645_p2;
wire   [7:0] p_Result_2_1_i172_s_fu_1669_p4;
wire   [7:0] p_Result_2_i171_i_fu_1659_p4;
wire   [16:0] zext_ln700_13_fu_1687_p1;
wire   [16:0] add_ln700_13_fu_1691_p2;
wire   [7:0] p_Result_2_1_i175_s_fu_1715_p4;
wire   [7:0] p_Result_2_i174_i_fu_1705_p4;
wire   [16:0] zext_ln700_14_fu_1733_p1;
wire   [16:0] add_ln700_14_fu_1737_p2;
wire   [7:0] p_Result_2_1_i178_s_fu_1761_p4;
wire   [7:0] p_Result_2_i177_i_fu_1751_p4;
wire   [16:0] zext_ln700_15_fu_1779_p1;
wire   [16:0] add_ln700_15_fu_1783_p2;
wire   [7:0] p_Result_2_1_i181_s_fu_1807_p4;
wire   [7:0] p_Result_2_i180_i_fu_1797_p4;
wire   [16:0] zext_ln700_16_fu_1825_p1;
wire   [16:0] add_ln700_16_fu_1829_p2;
wire   [7:0] p_Result_2_1_i184_s_fu_1853_p4;
wire   [7:0] p_Result_2_i183_i_fu_1843_p4;
wire   [16:0] zext_ln700_17_fu_1871_p1;
wire   [16:0] add_ln700_17_fu_1875_p2;
wire   [7:0] p_Result_2_1_i187_s_fu_1899_p4;
wire   [7:0] p_Result_2_i186_i_fu_1889_p4;
wire   [16:0] zext_ln700_18_fu_1917_p1;
wire   [16:0] add_ln700_18_fu_1921_p2;
wire   [7:0] p_Result_2_1_i190_s_fu_1945_p4;
wire   [7:0] p_Result_2_i189_i_fu_1935_p4;
wire   [16:0] zext_ln700_19_fu_1963_p1;
wire   [16:0] add_ln700_19_fu_1967_p2;
wire   [7:0] p_Result_2_1_i193_s_fu_1991_p4;
wire   [7:0] p_Result_2_i192_i_fu_1981_p4;
wire   [16:0] zext_ln700_20_fu_2009_p1;
wire   [16:0] add_ln700_20_fu_2013_p2;
wire   [7:0] p_Result_2_1_i196_s_fu_2037_p4;
wire   [7:0] p_Result_2_i195_i_fu_2027_p4;
wire   [16:0] zext_ln700_21_fu_2055_p1;
wire   [16:0] add_ln700_21_fu_2059_p2;
wire   [7:0] p_Result_2_1_i199_s_fu_2083_p4;
wire   [7:0] p_Result_2_i198_i_fu_2073_p4;
wire   [16:0] zext_ln700_22_fu_2101_p1;
wire   [16:0] add_ln700_22_fu_2105_p2;
wire   [7:0] p_Result_2_1_i202_s_fu_2129_p4;
wire   [7:0] p_Result_2_i201_i_fu_2119_p4;
wire   [16:0] zext_ln700_23_fu_2147_p1;
wire   [16:0] add_ln700_23_fu_2151_p2;
wire   [7:0] p_Result_2_1_i205_s_fu_2175_p4;
wire   [7:0] p_Result_2_i204_i_fu_2165_p4;
wire   [16:0] zext_ln700_24_fu_2193_p1;
wire   [16:0] add_ln700_24_fu_2197_p2;
wire   [7:0] p_Result_2_1_i208_s_fu_2221_p4;
wire   [7:0] p_Result_2_i207_i_fu_2211_p4;
wire   [16:0] zext_ln700_25_fu_2239_p1;
wire   [16:0] add_ln700_25_fu_2243_p2;
wire   [7:0] p_Result_2_1_i211_s_fu_2267_p4;
wire   [7:0] p_Result_2_i210_i_fu_2257_p4;
wire   [16:0] zext_ln700_26_fu_2285_p1;
wire   [16:0] add_ln700_26_fu_2289_p2;
wire   [7:0] p_Result_2_1_i214_s_fu_2313_p4;
wire   [7:0] p_Result_2_i213_i_fu_2303_p4;
wire   [16:0] zext_ln700_27_fu_2331_p1;
wire   [16:0] add_ln700_27_fu_2335_p2;
wire   [7:0] p_Result_2_1_i217_s_fu_2359_p4;
wire   [7:0] p_Result_2_i216_i_fu_2349_p4;
wire   [16:0] zext_ln700_28_fu_2377_p1;
wire   [16:0] add_ln700_28_fu_2381_p2;
wire   [7:0] p_Result_2_1_i220_s_fu_2405_p4;
wire   [7:0] p_Result_2_i219_i_fu_2395_p4;
wire   [16:0] zext_ln700_29_fu_2423_p1;
wire   [16:0] add_ln700_29_fu_2427_p2;
wire   [3:0] trunc_ln647_fu_2449_p1;
wire   [15:0] zext_ln214_30_fu_2461_p1;
wire   [15:0] trunc_ln700_fu_2458_p1;
wire   [15:0] add_ln214_fu_2464_p2;
wire   [15:0] add_ln214_1_fu_2470_p2;
wire   [0:0] icmp_ln887_fu_2452_p2;
wire   [16:0] zext_ln214_fu_2475_p1;
wire   [15:0] zext_ln214_31_fu_2497_p1;
wire   [15:0] trunc_ln700_1_fu_2494_p1;
wire   [15:0] add_ln214_2_fu_2500_p2;
wire   [15:0] add_ln214_3_fu_2506_p2;
wire   [16:0] zext_ln214_1_fu_2511_p1;
wire   [2:0] tmp_15_fu_2523_p4;
wire   [15:0] zext_ln214_32_fu_2542_p1;
wire   [15:0] trunc_ln700_2_fu_2539_p1;
wire   [15:0] add_ln214_4_fu_2545_p2;
wire   [15:0] add_ln214_5_fu_2551_p2;
wire   [16:0] zext_ln214_2_fu_2556_p1;
wire   [15:0] zext_ln214_33_fu_2571_p1;
wire   [15:0] trunc_ln700_3_fu_2568_p1;
wire   [15:0] add_ln214_6_fu_2574_p2;
wire   [15:0] add_ln214_7_fu_2580_p2;
wire   [16:0] zext_ln214_3_fu_2585_p1;
wire   [15:0] zext_ln214_34_fu_2607_p1;
wire   [15:0] trunc_ln700_4_fu_2604_p1;
wire   [15:0] add_ln214_8_fu_2610_p2;
wire   [15:0] add_ln214_9_fu_2616_p2;
wire   [16:0] zext_ln214_4_fu_2621_p1;
wire   [15:0] zext_ln214_35_fu_2636_p1;
wire   [15:0] trunc_ln700_5_fu_2633_p1;
wire   [15:0] add_ln214_10_fu_2639_p2;
wire   [15:0] add_ln214_11_fu_2645_p2;
wire   [16:0] zext_ln214_5_fu_2650_p1;
wire   [1:0] tmp_20_fu_2662_p4;
wire   [15:0] zext_ln214_36_fu_2681_p1;
wire   [15:0] trunc_ln700_6_fu_2678_p1;
wire   [15:0] add_ln214_12_fu_2684_p2;
wire   [15:0] add_ln214_13_fu_2690_p2;
wire   [16:0] zext_ln214_6_fu_2695_p1;
wire   [15:0] zext_ln214_37_fu_2710_p1;
wire   [15:0] trunc_ln700_7_fu_2707_p1;
wire   [15:0] add_ln214_14_fu_2713_p2;
wire   [15:0] add_ln214_15_fu_2719_p2;
wire   [16:0] zext_ln214_7_fu_2724_p1;
wire   [15:0] zext_ln214_38_fu_2746_p1;
wire   [15:0] trunc_ln700_8_fu_2743_p1;
wire   [15:0] add_ln214_16_fu_2749_p2;
wire   [15:0] add_ln214_17_fu_2755_p2;
wire   [16:0] zext_ln214_8_fu_2760_p1;
wire   [15:0] zext_ln214_39_fu_2775_p1;
wire   [15:0] trunc_ln700_9_fu_2772_p1;
wire   [15:0] add_ln214_18_fu_2778_p2;
wire   [15:0] add_ln214_19_fu_2784_p2;
wire   [16:0] zext_ln214_9_fu_2789_p1;
wire   [15:0] zext_ln214_40_fu_2811_p1;
wire   [15:0] trunc_ln700_10_fu_2808_p1;
wire   [15:0] add_ln214_20_fu_2814_p2;
wire   [15:0] add_ln214_21_fu_2820_p2;
wire   [16:0] zext_ln214_10_fu_2825_p1;
wire   [15:0] zext_ln214_41_fu_2840_p1;
wire   [15:0] trunc_ln700_11_fu_2837_p1;
wire   [15:0] add_ln214_22_fu_2843_p2;
wire   [15:0] add_ln214_23_fu_2849_p2;
wire   [16:0] zext_ln214_11_fu_2854_p1;
wire   [15:0] zext_ln214_42_fu_2876_p1;
wire   [15:0] trunc_ln700_12_fu_2873_p1;
wire   [15:0] add_ln214_24_fu_2879_p2;
wire   [15:0] add_ln214_25_fu_2885_p2;
wire   [16:0] zext_ln214_12_fu_2890_p1;
wire   [15:0] zext_ln214_43_fu_2905_p1;
wire   [15:0] trunc_ln700_13_fu_2902_p1;
wire   [15:0] add_ln214_26_fu_2908_p2;
wire   [15:0] add_ln214_27_fu_2914_p2;
wire   [16:0] zext_ln214_13_fu_2919_p1;
wire   [15:0] zext_ln214_44_fu_2942_p1;
wire   [15:0] trunc_ln700_14_fu_2939_p1;
wire   [15:0] add_ln214_28_fu_2945_p2;
wire   [15:0] add_ln214_29_fu_2951_p2;
wire   [16:0] zext_ln214_14_fu_2956_p1;
wire   [15:0] zext_ln214_45_fu_2971_p1;
wire   [15:0] trunc_ln700_15_fu_2968_p1;
wire   [15:0] add_ln214_30_fu_2974_p2;
wire   [15:0] add_ln214_31_fu_2980_p2;
wire   [16:0] zext_ln214_15_fu_2985_p1;
wire   [15:0] zext_ln214_46_fu_3007_p1;
wire   [15:0] trunc_ln700_16_fu_3004_p1;
wire   [15:0] add_ln214_32_fu_3010_p2;
wire   [15:0] add_ln214_33_fu_3016_p2;
wire   [16:0] zext_ln214_16_fu_3021_p1;
wire   [15:0] zext_ln214_47_fu_3036_p1;
wire   [15:0] trunc_ln700_17_fu_3033_p1;
wire   [15:0] add_ln214_34_fu_3039_p2;
wire   [15:0] add_ln214_35_fu_3045_p2;
wire   [16:0] zext_ln214_17_fu_3050_p1;
wire   [15:0] zext_ln214_48_fu_3072_p1;
wire   [15:0] trunc_ln700_18_fu_3069_p1;
wire   [15:0] add_ln214_36_fu_3075_p2;
wire   [15:0] add_ln214_37_fu_3081_p2;
wire   [16:0] zext_ln214_18_fu_3086_p1;
wire   [15:0] zext_ln214_49_fu_3101_p1;
wire   [15:0] trunc_ln700_19_fu_3098_p1;
wire   [15:0] add_ln214_38_fu_3104_p2;
wire   [15:0] add_ln214_39_fu_3110_p2;
wire   [16:0] zext_ln214_19_fu_3115_p1;
wire   [15:0] zext_ln214_50_fu_3137_p1;
wire   [15:0] trunc_ln700_20_fu_3134_p1;
wire   [15:0] add_ln214_40_fu_3140_p2;
wire   [15:0] add_ln214_41_fu_3146_p2;
wire   [16:0] zext_ln214_20_fu_3151_p1;
wire   [15:0] zext_ln214_51_fu_3166_p1;
wire   [15:0] trunc_ln700_21_fu_3163_p1;
wire   [15:0] add_ln214_42_fu_3169_p2;
wire   [15:0] add_ln214_43_fu_3175_p2;
wire   [16:0] zext_ln214_21_fu_3180_p1;
wire   [15:0] zext_ln214_52_fu_3202_p1;
wire   [15:0] trunc_ln700_22_fu_3199_p1;
wire   [15:0] add_ln214_44_fu_3205_p2;
wire   [15:0] add_ln214_45_fu_3211_p2;
wire   [16:0] zext_ln214_22_fu_3216_p1;
wire   [15:0] zext_ln214_53_fu_3231_p1;
wire   [15:0] trunc_ln700_23_fu_3228_p1;
wire   [15:0] add_ln214_46_fu_3234_p2;
wire   [15:0] add_ln214_47_fu_3240_p2;
wire   [16:0] zext_ln214_23_fu_3245_p1;
wire   [15:0] zext_ln214_54_fu_3267_p1;
wire   [15:0] trunc_ln700_24_fu_3264_p1;
wire   [15:0] add_ln214_48_fu_3270_p2;
wire   [15:0] add_ln214_49_fu_3276_p2;
wire   [16:0] zext_ln214_24_fu_3281_p1;
wire   [15:0] zext_ln214_55_fu_3296_p1;
wire   [15:0] trunc_ln700_25_fu_3293_p1;
wire   [15:0] add_ln214_50_fu_3299_p2;
wire   [15:0] add_ln214_51_fu_3305_p2;
wire   [16:0] zext_ln214_25_fu_3310_p1;
wire   [15:0] zext_ln214_56_fu_3332_p1;
wire   [15:0] trunc_ln700_26_fu_3329_p1;
wire   [15:0] add_ln214_52_fu_3335_p2;
wire   [15:0] add_ln214_53_fu_3341_p2;
wire   [16:0] zext_ln214_26_fu_3346_p1;
wire   [15:0] zext_ln214_57_fu_3361_p1;
wire   [15:0] trunc_ln700_27_fu_3358_p1;
wire   [15:0] add_ln214_54_fu_3364_p2;
wire   [15:0] add_ln214_55_fu_3370_p2;
wire   [16:0] zext_ln214_27_fu_3375_p1;
wire   [15:0] zext_ln214_58_fu_3397_p1;
wire   [15:0] trunc_ln700_28_fu_3394_p1;
wire   [15:0] add_ln214_56_fu_3400_p2;
wire   [15:0] add_ln214_57_fu_3406_p2;
wire   [16:0] zext_ln214_28_fu_3411_p1;
wire   [15:0] zext_ln214_59_fu_3426_p1;
wire   [15:0] trunc_ln700_29_fu_3423_p1;
wire   [15:0] add_ln214_58_fu_3429_p2;
wire   [15:0] add_ln214_59_fu_3435_p2;
wire   [16:0] zext_ln214_29_fu_3440_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_86;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 cics_firstWord = 1'd1;
#0 cics_ip_sums_sum_V_0 = 17'd0;
#0 cics_ip_sums_sum_V_1 = 17'd0;
#0 cics_ip_sums_sum_V_2 = 17'd0;
#0 cics_ip_sums_sum_V_3 = 17'd0;
#0 cics_ip_sums_sum_V_4 = 17'd0;
#0 cics_ip_sums_sum_V_5 = 17'd0;
#0 cics_ip_sums_sum_V_6 = 17'd0;
#0 cics_ip_sums_sum_V_7 = 17'd0;
#0 cics_ip_sums_sum_V_8 = 17'd0;
#0 cics_ip_sums_sum_V_9 = 17'd0;
#0 cics_ip_sums_sum_V_10 = 17'd0;
#0 cics_ip_sums_sum_V_11 = 17'd0;
#0 cics_ip_sums_sum_V_12 = 17'd0;
#0 cics_ip_sums_sum_V_13 = 17'd0;
#0 cics_ip_sums_sum_V_14 = 17'd0;
#0 cics_ip_sums_sum_V_15 = 17'd0;
#0 cics_ip_sums_sum_V_16 = 17'd0;
#0 cics_ip_sums_sum_V_17 = 17'd0;
#0 cics_ip_sums_sum_V_18 = 17'd0;
#0 cics_ip_sums_sum_V_19 = 17'd0;
#0 cics_ip_sums_sum_V_20 = 17'd0;
#0 cics_ip_sums_sum_V_21 = 17'd0;
#0 cics_ip_sums_sum_V_22 = 17'd0;
#0 cics_ip_sums_sum_V_23 = 17'd0;
#0 cics_ip_sums_sum_V_24 = 17'd0;
#0 cics_ip_sums_sum_V_25 = 17'd0;
#0 cics_ip_sums_sum_V_26 = 17'd0;
#0 cics_ip_sums_sum_V_27 = 17'd0;
#0 cics_ip_sums_sum_V_28 = 17'd0;
#0 cics_ip_sums_sum_V_29 = 17'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424 <= ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_424;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_634;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_667;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_700;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_733;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_469;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_766;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_799;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_832;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_865;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_898;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_502;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_535;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_86)) begin
        if (((tmp_nbreadreq_fu_388_p5 == 1'd1) & (cics_firstWord_load_load_fu_943_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_568;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cics_firstWord_load_load_fu_943_p1 == 1'd1) & (tmp_nbreadreq_fu_388_p5 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        agg_result_V_0_1_i14_1_reg_4278 <= agg_result_V_0_1_i14_1_fu_1219_p3;
        agg_result_V_0_1_i14_2_reg_4288 <= agg_result_V_0_1_i14_2_fu_1265_p3;
        agg_result_V_0_1_i14_3_reg_4298 <= agg_result_V_0_1_i14_3_fu_1311_p3;
        agg_result_V_0_1_i15_1_reg_4318 <= agg_result_V_0_1_i15_1_fu_1403_p3;
        agg_result_V_0_1_i15_2_reg_4328 <= agg_result_V_0_1_i15_2_fu_1449_p3;
        agg_result_V_0_1_i16_1_reg_4348 <= agg_result_V_0_1_i16_1_fu_1541_p3;
        agg_result_V_0_1_i16_2_reg_4358 <= agg_result_V_0_1_i16_2_fu_1587_p3;
        agg_result_V_0_1_i17_1_reg_4378 <= agg_result_V_0_1_i17_1_fu_1679_p3;
        agg_result_V_0_1_i17_2_reg_4388 <= agg_result_V_0_1_i17_2_fu_1725_p3;
        agg_result_V_0_1_i17_3_reg_4398 <= agg_result_V_0_1_i17_3_fu_1771_p3;
        agg_result_V_0_1_i18_1_reg_4418 <= agg_result_V_0_1_i18_1_fu_1863_p3;
        agg_result_V_0_1_i18_2_reg_4428 <= agg_result_V_0_1_i18_2_fu_1909_p3;
        agg_result_V_0_1_i19_1_reg_4448 <= agg_result_V_0_1_i19_1_fu_2001_p3;
        agg_result_V_0_1_i19_2_reg_4458 <= agg_result_V_0_1_i19_2_fu_2047_p3;
        agg_result_V_0_1_i1_reg_4268 <= agg_result_V_0_1_i1_fu_1173_p3;
        agg_result_V_0_1_i20_1_reg_4478 <= agg_result_V_0_1_i20_1_fu_2139_p3;
        agg_result_V_0_1_i20_2_reg_4488 <= agg_result_V_0_1_i20_2_fu_2185_p3;
        agg_result_V_0_1_i20_3_reg_4498 <= agg_result_V_0_1_i20_3_fu_2231_p3;
        agg_result_V_0_1_i21_1_reg_4518 <= agg_result_V_0_1_i21_1_fu_2323_p3;
        agg_result_V_0_1_i21_2_reg_4528 <= agg_result_V_0_1_i21_2_fu_2369_p3;
        agg_result_V_0_1_i2_reg_4308 <= agg_result_V_0_1_i2_fu_1357_p3;
        agg_result_V_0_1_i3_reg_4338 <= agg_result_V_0_1_i3_fu_1495_p3;
        agg_result_V_0_1_i4_reg_4368 <= agg_result_V_0_1_i4_fu_1633_p3;
        agg_result_V_0_1_i5_reg_4408 <= agg_result_V_0_1_i5_fu_1817_p3;
        agg_result_V_0_1_i6_reg_4438 <= agg_result_V_0_1_i6_fu_1955_p3;
        agg_result_V_0_1_i7_reg_4468 <= agg_result_V_0_1_i7_fu_2093_p3;
        agg_result_V_0_1_i8_reg_4508 <= agg_result_V_0_1_i8_fu_2277_p3;
        agg_result_V_0_1_i9_reg_4538 <= agg_result_V_0_1_i9_fu_2415_p3;
        agg_result_V_0_1_i_i_reg_4248 <= agg_result_V_0_1_i_i_fu_1081_p3;
        agg_result_V_0_1_i_reg_4258 <= agg_result_V_0_1_i_fu_1127_p3;
        tmp_13_reg_4253 <= add_ln700_fu_1093_p2[32'd16];
        tmp_14_reg_4263 <= add_ln700_1_fu_1139_p2[32'd16];
        tmp_16_reg_4273 <= add_ln700_2_fu_1185_p2[32'd16];
        tmp_17_reg_4283 <= add_ln700_3_fu_1231_p2[32'd16];
        tmp_18_reg_4293 <= add_ln700_4_fu_1277_p2[32'd16];
        tmp_19_reg_4303 <= add_ln700_5_fu_1323_p2[32'd16];
        tmp_21_reg_4313 <= add_ln700_6_fu_1369_p2[32'd16];
        tmp_22_reg_4323 <= add_ln700_7_fu_1415_p2[32'd16];
        tmp_23_reg_4333 <= add_ln700_8_fu_1461_p2[32'd16];
        tmp_24_reg_4343 <= add_ln700_9_fu_1507_p2[32'd16];
        tmp_25_reg_4353 <= add_ln700_10_fu_1553_p2[32'd16];
        tmp_26_reg_4363 <= add_ln700_11_fu_1599_p2[32'd16];
        tmp_27_reg_4373 <= add_ln700_12_fu_1645_p2[32'd16];
        tmp_28_reg_4383 <= add_ln700_13_fu_1691_p2[32'd16];
        tmp_30_reg_4393 <= add_ln700_14_fu_1737_p2[32'd16];
        tmp_31_reg_4403 <= add_ln700_15_fu_1783_p2[32'd16];
        tmp_32_reg_4413 <= add_ln700_16_fu_1829_p2[32'd16];
        tmp_33_reg_4423 <= add_ln700_17_fu_1875_p2[32'd16];
        tmp_34_reg_4433 <= add_ln700_18_fu_1921_p2[32'd16];
        tmp_35_reg_4443 <= add_ln700_19_fu_1967_p2[32'd16];
        tmp_36_reg_4453 <= add_ln700_20_fu_2013_p2[32'd16];
        tmp_37_reg_4463 <= add_ln700_21_fu_2059_p2[32'd16];
        tmp_38_reg_4473 <= add_ln700_22_fu_2105_p2[32'd16];
        tmp_39_reg_4483 <= add_ln700_23_fu_2151_p2[32'd16];
        tmp_40_reg_4493 <= add_ln700_24_fu_2197_p2[32'd16];
        tmp_41_reg_4503 <= add_ln700_25_fu_2243_p2[32'd16];
        tmp_42_reg_4513 <= add_ln700_26_fu_2289_p2[32'd16];
        tmp_43_reg_4523 <= add_ln700_27_fu_2335_p2[32'd16];
        tmp_44_reg_4533 <= add_ln700_28_fu_2381_p2[32'd16];
        tmp_45_reg_4543 <= add_ln700_29_fu_2427_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3994 == 1'd1) & (or_ln566_fu_3519_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord <= tmp_last_V_reg_4012;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_388_p5 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord_load_reg_4064 <= ap_sig_allocacmp_cics_firstWord_load;
        cics_ip_sums_sum_V_0_1_reg_4068 <= ap_sig_allocacmp_cics_ip_sums_sum_V_0_1;
        cics_ip_sums_sum_V_1_10_reg_4176 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_10;
        cics_ip_sums_sum_V_1_11_reg_4182 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_11;
        cics_ip_sums_sum_V_1_1_reg_4074 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_1;
        cics_ip_sums_sum_V_1_2_reg_4128 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_2;
        cics_ip_sums_sum_V_1_3_reg_4134 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_3;
        cics_ip_sums_sum_V_1_4_reg_4140 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_4;
        cics_ip_sums_sum_V_1_5_reg_4146 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_5;
        cics_ip_sums_sum_V_1_6_reg_4152 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_6;
        cics_ip_sums_sum_V_1_7_reg_4158 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_7;
        cics_ip_sums_sum_V_1_8_reg_4164 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_8;
        cics_ip_sums_sum_V_1_9_reg_4170 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_9;
        cics_ip_sums_sum_V_2_10_reg_4236 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_10;
        cics_ip_sums_sum_V_2_11_reg_4242 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_11;
        cics_ip_sums_sum_V_2_1_reg_4080 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_1;
        cics_ip_sums_sum_V_2_2_reg_4188 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_2;
        cics_ip_sums_sum_V_2_3_reg_4194 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_3;
        cics_ip_sums_sum_V_2_4_reg_4200 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_4;
        cics_ip_sums_sum_V_2_5_reg_4206 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_5;
        cics_ip_sums_sum_V_2_6_reg_4212 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_6;
        cics_ip_sums_sum_V_2_7_reg_4218 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_7;
        cics_ip_sums_sum_V_2_8_reg_4224 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_8;
        cics_ip_sums_sum_V_2_9_reg_4230 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_9;
        cics_ip_sums_sum_V_3_1_reg_4086 <= ap_sig_allocacmp_cics_ip_sums_sum_V_3_1;
        cics_ip_sums_sum_V_4_1_reg_4092 <= ap_sig_allocacmp_cics_ip_sums_sum_V_4_1;
        cics_ip_sums_sum_V_5_1_reg_4098 <= ap_sig_allocacmp_cics_ip_sums_sum_V_5_1;
        cics_ip_sums_sum_V_6_1_reg_4104 <= ap_sig_allocacmp_cics_ip_sums_sum_V_6_1;
        cics_ip_sums_sum_V_7_1_reg_4110 <= ap_sig_allocacmp_cics_ip_sums_sum_V_7_1;
        cics_ip_sums_sum_V_8_1_reg_4116 <= ap_sig_allocacmp_cics_ip_sums_sum_V_8_1;
        cics_ip_sums_sum_V_9_1_reg_4122 <= ap_sig_allocacmp_cics_ip_sums_sum_V_9_1;
        tmp_data_V_reg_3998 <= ipDataMetaFifo_V_dat_dout;
        tmp_keep_V_reg_4007 <= ipDataMetaFifo_V_kee_dout;
        tmp_last_V_reg_4012 <= ipDataMetaFifo_V_las_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3994 == 1'd1) & (or_ln566_1_fu_3524_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_0 <= select_ln566_fu_3529_p3;
        cics_ip_sums_sum_V_1 <= select_ln566_1_fu_3536_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_6_fu_3619_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_10 <= select_ln566_10_fu_3624_p3;
        cics_ip_sums_sum_V_11 <= select_ln566_11_fu_3631_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_7_fu_3638_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_12 <= select_ln566_12_fu_3643_p3;
        cics_ip_sums_sum_V_13 <= select_ln566_13_fu_3650_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_8_fu_3657_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_14 <= select_ln566_14_fu_3662_p3;
        cics_ip_sums_sum_V_15 <= select_ln566_15_fu_3669_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_9_fu_3676_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_16 <= select_ln566_16_fu_3681_p3;
        cics_ip_sums_sum_V_17 <= select_ln566_17_fu_3688_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_10_fu_3695_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_18 <= select_ln566_18_fu_3700_p3;
        cics_ip_sums_sum_V_19 <= select_ln566_19_fu_3707_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3994 == 1'd1) & (or_ln566_2_fu_3543_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_2 <= select_ln566_2_fu_3548_p3;
        cics_ip_sums_sum_V_3 <= select_ln566_3_fu_3555_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_11_fu_3714_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_20 <= select_ln566_20_fu_3719_p3;
        cics_ip_sums_sum_V_21 <= select_ln566_21_fu_3726_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_12_fu_3733_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_22 <= select_ln566_22_fu_3738_p3;
        cics_ip_sums_sum_V_23 <= select_ln566_23_fu_3745_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_13_fu_3752_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_24 <= select_ln566_24_fu_3757_p3;
        cics_ip_sums_sum_V_25 <= select_ln566_25_fu_3764_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_14_fu_3771_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_26 <= select_ln566_26_fu_3776_p3;
        cics_ip_sums_sum_V_27 <= select_ln566_27_fu_3783_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_15_fu_3790_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_28 <= select_ln566_28_fu_3795_p3;
        cics_ip_sums_sum_V_29 <= select_ln566_29_fu_3802_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3994 == 1'd1) & (or_ln566_3_fu_3562_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_4 <= select_ln566_4_fu_3567_p3;
        cics_ip_sums_sum_V_5 <= select_ln566_5_fu_3574_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3994 == 1'd1) & (or_ln566_4_fu_3581_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_6 <= select_ln566_6_fu_3586_p3;
        cics_ip_sums_sum_V_7 <= select_ln566_7_fu_3593_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_5_fu_3600_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_8 <= select_ln566_8_fu_3605_p3;
        cics_ip_sums_sum_V_9 <= select_ln566_9_fu_3612_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_3994 <= tmp_nbreadreq_fu_388_p5;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_firstWord_flag_s_phi_fu_428_p4 = 1'd1;
    end else begin
        ap_phi_mux_cics_firstWord_flag_s_phi_fu_428_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_424;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_440_p4 = xor_ln887_fu_2479_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_440_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_436;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_451_p4 = select_ln887_fu_2486_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_451_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_447;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_462_p4 = select_ln887_1_fu_2515_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_462_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_458;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_605_p4 = icmp_ln887_5_fu_2801_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_605_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_601;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_616_p4 = select_ln887_10_fu_2829_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_616_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_612;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_627_p4 = select_ln887_11_fu_2858_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_627_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_623;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_638_p4 = icmp_ln887_6_fu_2866_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_638_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_634;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_649_p4 = select_ln887_12_fu_2894_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_649_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_645;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_660_p4 = select_ln887_13_fu_2923_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_660_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_656;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_671_p4 = tmp_data_V_reg_3998[32'd3];
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_671_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_667;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_682_p4 = select_ln887_14_fu_2960_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_682_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_678;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_693_p4 = select_ln887_15_fu_2989_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_693_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_689;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_704_p4 = icmp_ln887_7_fu_2997_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_704_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_700;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_715_p4 = select_ln887_16_fu_3025_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_715_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_711;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_726_p4 = select_ln887_17_fu_3054_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_726_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_722;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_737_p4 = icmp_ln887_8_fu_3062_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_737_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_733;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_748_p4 = select_ln887_18_fu_3090_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_748_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_744;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_759_p4 = select_ln887_19_fu_3119_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_759_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_755;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_473_p4 = icmp_ln887_1_fu_2532_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_473_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_469;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_484_p4 = select_ln887_2_fu_2560_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_484_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_480;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_770_p4 = icmp_ln887_9_fu_3127_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_770_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_766;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_781_p4 = select_ln887_20_fu_3155_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_781_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_777;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_792_p4 = select_ln887_21_fu_3184_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_792_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_788;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_803_p4 = icmp_ln887_10_fu_3192_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_803_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_799;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_814_p4 = select_ln887_22_fu_3220_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_814_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_810;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_825_p4 = select_ln887_23_fu_3249_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_825_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_821;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_836_p4 = icmp_ln887_11_fu_3257_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_836_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_832;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_847_p4 = select_ln887_24_fu_3285_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_847_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_843;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_858_p4 = select_ln887_25_fu_3314_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_858_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_854;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_869_p4 = icmp_ln887_12_fu_3322_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_869_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_865;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_880_p4 = select_ln887_26_fu_3350_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_880_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_876;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_891_p4 = select_ln887_27_fu_3379_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_891_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_887;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_902_p4 = icmp_ln887_13_fu_3387_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_902_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_898;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_913_p4 = select_ln887_28_fu_3415_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_913_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_909;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_924_p4 = select_ln887_29_fu_3444_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_924_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_920;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_495_p4 = select_ln887_3_fu_2589_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_495_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_491;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_506_p4 = icmp_ln887_2_fu_2597_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_506_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_502;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_517_p4 = select_ln887_4_fu_2625_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_517_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_513;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_5_2_phi_fu_528_p4 = select_ln887_5_fu_2654_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_5_2_phi_fu_528_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_2_reg_524;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_539_p4 = icmp_ln887_3_fu_2671_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_539_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_535;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_550_p4 = select_ln887_6_fu_2699_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_550_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_546;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_561_p4 = select_ln887_7_fu_2728_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_561_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_557;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_572_p4 = icmp_ln887_4_fu_2736_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_572_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_568;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_583_p4 = select_ln887_8_fu_2764_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_583_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_579;
    end
end

always @ (*) begin
    if (((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_594_p4 = select_ln887_9_fu_2793_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_594_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_590;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (or_ln566_fu_3519_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_firstWord_load = tmp_last_V_reg_4012;
    end else begin
        ap_sig_allocacmp_cics_firstWord_load = cics_firstWord;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (or_ln566_1_fu_3524_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 = select_ln566_fu_3529_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 = cics_ip_sums_sum_V_0;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (or_ln566_1_fu_3524_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 = select_ln566_1_fu_3536_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 = cics_ip_sums_sum_V_1;
    end
end

always @ (*) begin
    if (((or_ln566_10_fu_3695_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 = select_ln566_18_fu_3700_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 = cics_ip_sums_sum_V_18;
    end
end

always @ (*) begin
    if (((or_ln566_10_fu_3695_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 = select_ln566_19_fu_3707_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 = cics_ip_sums_sum_V_19;
    end
end

always @ (*) begin
    if (((or_ln566_6_fu_3619_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 = select_ln566_10_fu_3624_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 = cics_ip_sums_sum_V_10;
    end
end

always @ (*) begin
    if (((or_ln566_6_fu_3619_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 = select_ln566_11_fu_3631_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 = cics_ip_sums_sum_V_11;
    end
end

always @ (*) begin
    if (((or_ln566_7_fu_3638_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 = select_ln566_12_fu_3643_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 = cics_ip_sums_sum_V_12;
    end
end

always @ (*) begin
    if (((or_ln566_7_fu_3638_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 = select_ln566_13_fu_3650_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 = cics_ip_sums_sum_V_13;
    end
end

always @ (*) begin
    if (((or_ln566_8_fu_3657_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 = select_ln566_14_fu_3662_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 = cics_ip_sums_sum_V_14;
    end
end

always @ (*) begin
    if (((or_ln566_8_fu_3657_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 = select_ln566_15_fu_3669_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 = cics_ip_sums_sum_V_15;
    end
end

always @ (*) begin
    if (((or_ln566_9_fu_3676_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 = select_ln566_16_fu_3681_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 = cics_ip_sums_sum_V_16;
    end
end

always @ (*) begin
    if (((or_ln566_9_fu_3676_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 = select_ln566_17_fu_3688_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 = cics_ip_sums_sum_V_17;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (or_ln566_2_fu_3543_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 = select_ln566_2_fu_3548_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 = cics_ip_sums_sum_V_2;
    end
end

always @ (*) begin
    if (((or_ln566_15_fu_3790_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 = select_ln566_28_fu_3795_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 = cics_ip_sums_sum_V_28;
    end
end

always @ (*) begin
    if (((or_ln566_15_fu_3790_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 = select_ln566_29_fu_3802_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 = cics_ip_sums_sum_V_29;
    end
end

always @ (*) begin
    if (((or_ln566_11_fu_3714_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 = select_ln566_20_fu_3719_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 = cics_ip_sums_sum_V_20;
    end
end

always @ (*) begin
    if (((or_ln566_11_fu_3714_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 = select_ln566_21_fu_3726_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 = cics_ip_sums_sum_V_21;
    end
end

always @ (*) begin
    if (((or_ln566_12_fu_3733_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 = select_ln566_22_fu_3738_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 = cics_ip_sums_sum_V_22;
    end
end

always @ (*) begin
    if (((or_ln566_12_fu_3733_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 = select_ln566_23_fu_3745_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 = cics_ip_sums_sum_V_23;
    end
end

always @ (*) begin
    if (((or_ln566_13_fu_3752_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 = select_ln566_24_fu_3757_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 = cics_ip_sums_sum_V_24;
    end
end

always @ (*) begin
    if (((or_ln566_13_fu_3752_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 = select_ln566_25_fu_3764_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 = cics_ip_sums_sum_V_25;
    end
end

always @ (*) begin
    if (((or_ln566_14_fu_3771_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 = select_ln566_26_fu_3776_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 = cics_ip_sums_sum_V_26;
    end
end

always @ (*) begin
    if (((or_ln566_14_fu_3771_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 = select_ln566_27_fu_3783_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 = cics_ip_sums_sum_V_27;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (or_ln566_2_fu_3543_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 = select_ln566_3_fu_3555_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 = cics_ip_sums_sum_V_3;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (or_ln566_3_fu_3562_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 = select_ln566_4_fu_3567_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 = cics_ip_sums_sum_V_4;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (or_ln566_3_fu_3562_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_5_1 = select_ln566_5_fu_3574_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_5_1 = cics_ip_sums_sum_V_5;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (or_ln566_4_fu_3581_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 = select_ln566_6_fu_3586_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 = cics_ip_sums_sum_V_6;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (or_ln566_4_fu_3581_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 = select_ln566_7_fu_3593_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 = cics_ip_sums_sum_V_7;
    end
end

always @ (*) begin
    if (((or_ln566_5_fu_3600_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 = select_ln566_8_fu_3605_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 = cics_ip_sums_sum_V_8;
    end
end

always @ (*) begin
    if (((or_ln566_5_fu_3600_p2 == 1'd1) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 = select_ln566_9_fu_3612_p3;
    end else begin
        ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 = cics_ip_sums_sum_V_9;
    end
end

always @ (*) begin
    if (((tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ipDataCheckFifo_V_blk_n = ipDataCheckFifo_V_full_n;
    end else begin
        ipDataCheckFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3994 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataCheckFifo_V_write = 1'b1;
    end else begin
        ipDataCheckFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_388_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ipDataMetaFifo_V_dat_blk_n = ipDataMetaFifo_V_dat_empty_n;
    end else begin
        ipDataMetaFifo_V_dat_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_388_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_V_dat_read = 1'b1;
    end else begin
        ipDataMetaFifo_V_dat_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_388_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ipDataMetaFifo_V_kee_blk_n = ipDataMetaFifo_V_kee_empty_n;
    end else begin
        ipDataMetaFifo_V_kee_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_388_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_V_kee_read = 1'b1;
    end else begin
        ipDataMetaFifo_V_kee_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_388_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ipDataMetaFifo_V_las_blk_n = ipDataMetaFifo_V_las_empty_n;
    end else begin
        ipDataMetaFifo_V_las_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_388_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_V_las_read = 1'b1;
    end else begin
        ipDataMetaFifo_V_las_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op429_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        iph_subSumsFifoOut_V_blk_n = iph_subSumsFifoOut_V_full_n;
    end else begin
        iph_subSumsFifoOut_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op429_write_state2 == 1'b1))) begin
        iph_subSumsFifoOut_V_write = 1'b1;
    end else begin
        iph_subSumsFifoOut_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_10_fu_2639_p2 = (zext_ln214_35_fu_2636_p1 + trunc_ln700_5_fu_2633_p1);

assign add_ln214_11_fu_2645_p2 = (agg_result_V_0_1_i14_3_reg_4298 + add_ln214_10_fu_2639_p2);

assign add_ln214_12_fu_2684_p2 = (zext_ln214_36_fu_2681_p1 + trunc_ln700_6_fu_2678_p1);

assign add_ln214_13_fu_2690_p2 = (agg_result_V_0_1_i2_reg_4308 + add_ln214_12_fu_2684_p2);

assign add_ln214_14_fu_2713_p2 = (zext_ln214_37_fu_2710_p1 + trunc_ln700_7_fu_2707_p1);

assign add_ln214_15_fu_2719_p2 = (agg_result_V_0_1_i15_1_reg_4318 + add_ln214_14_fu_2713_p2);

assign add_ln214_16_fu_2749_p2 = (zext_ln214_38_fu_2746_p1 + trunc_ln700_8_fu_2743_p1);

assign add_ln214_17_fu_2755_p2 = (agg_result_V_0_1_i15_2_reg_4328 + add_ln214_16_fu_2749_p2);

assign add_ln214_18_fu_2778_p2 = (zext_ln214_39_fu_2775_p1 + trunc_ln700_9_fu_2772_p1);

assign add_ln214_19_fu_2784_p2 = (agg_result_V_0_1_i3_reg_4338 + add_ln214_18_fu_2778_p2);

assign add_ln214_1_fu_2470_p2 = (agg_result_V_0_1_i_i_reg_4248 + add_ln214_fu_2464_p2);

assign add_ln214_20_fu_2814_p2 = (zext_ln214_40_fu_2811_p1 + trunc_ln700_10_fu_2808_p1);

assign add_ln214_21_fu_2820_p2 = (agg_result_V_0_1_i16_1_reg_4348 + add_ln214_20_fu_2814_p2);

assign add_ln214_22_fu_2843_p2 = (zext_ln214_41_fu_2840_p1 + trunc_ln700_11_fu_2837_p1);

assign add_ln214_23_fu_2849_p2 = (agg_result_V_0_1_i16_2_reg_4358 + add_ln214_22_fu_2843_p2);

assign add_ln214_24_fu_2879_p2 = (zext_ln214_42_fu_2876_p1 + trunc_ln700_12_fu_2873_p1);

assign add_ln214_25_fu_2885_p2 = (agg_result_V_0_1_i4_reg_4368 + add_ln214_24_fu_2879_p2);

assign add_ln214_26_fu_2908_p2 = (zext_ln214_43_fu_2905_p1 + trunc_ln700_13_fu_2902_p1);

assign add_ln214_27_fu_2914_p2 = (agg_result_V_0_1_i17_1_reg_4378 + add_ln214_26_fu_2908_p2);

assign add_ln214_28_fu_2945_p2 = (zext_ln214_44_fu_2942_p1 + trunc_ln700_14_fu_2939_p1);

assign add_ln214_29_fu_2951_p2 = (agg_result_V_0_1_i17_2_reg_4388 + add_ln214_28_fu_2945_p2);

assign add_ln214_2_fu_2500_p2 = (zext_ln214_31_fu_2497_p1 + trunc_ln700_1_fu_2494_p1);

assign add_ln214_30_fu_2974_p2 = (zext_ln214_45_fu_2971_p1 + trunc_ln700_15_fu_2968_p1);

assign add_ln214_31_fu_2980_p2 = (agg_result_V_0_1_i17_3_reg_4398 + add_ln214_30_fu_2974_p2);

assign add_ln214_32_fu_3010_p2 = (zext_ln214_46_fu_3007_p1 + trunc_ln700_16_fu_3004_p1);

assign add_ln214_33_fu_3016_p2 = (agg_result_V_0_1_i5_reg_4408 + add_ln214_32_fu_3010_p2);

assign add_ln214_34_fu_3039_p2 = (zext_ln214_47_fu_3036_p1 + trunc_ln700_17_fu_3033_p1);

assign add_ln214_35_fu_3045_p2 = (agg_result_V_0_1_i18_1_reg_4418 + add_ln214_34_fu_3039_p2);

assign add_ln214_36_fu_3075_p2 = (zext_ln214_48_fu_3072_p1 + trunc_ln700_18_fu_3069_p1);

assign add_ln214_37_fu_3081_p2 = (agg_result_V_0_1_i18_2_reg_4428 + add_ln214_36_fu_3075_p2);

assign add_ln214_38_fu_3104_p2 = (zext_ln214_49_fu_3101_p1 + trunc_ln700_19_fu_3098_p1);

assign add_ln214_39_fu_3110_p2 = (agg_result_V_0_1_i6_reg_4438 + add_ln214_38_fu_3104_p2);

assign add_ln214_3_fu_2506_p2 = (agg_result_V_0_1_i_reg_4258 + add_ln214_2_fu_2500_p2);

assign add_ln214_40_fu_3140_p2 = (zext_ln214_50_fu_3137_p1 + trunc_ln700_20_fu_3134_p1);

assign add_ln214_41_fu_3146_p2 = (agg_result_V_0_1_i19_1_reg_4448 + add_ln214_40_fu_3140_p2);

assign add_ln214_42_fu_3169_p2 = (zext_ln214_51_fu_3166_p1 + trunc_ln700_21_fu_3163_p1);

assign add_ln214_43_fu_3175_p2 = (agg_result_V_0_1_i19_2_reg_4458 + add_ln214_42_fu_3169_p2);

assign add_ln214_44_fu_3205_p2 = (zext_ln214_52_fu_3202_p1 + trunc_ln700_22_fu_3199_p1);

assign add_ln214_45_fu_3211_p2 = (agg_result_V_0_1_i7_reg_4468 + add_ln214_44_fu_3205_p2);

assign add_ln214_46_fu_3234_p2 = (zext_ln214_53_fu_3231_p1 + trunc_ln700_23_fu_3228_p1);

assign add_ln214_47_fu_3240_p2 = (agg_result_V_0_1_i20_1_reg_4478 + add_ln214_46_fu_3234_p2);

assign add_ln214_48_fu_3270_p2 = (zext_ln214_54_fu_3267_p1 + trunc_ln700_24_fu_3264_p1);

assign add_ln214_49_fu_3276_p2 = (agg_result_V_0_1_i20_2_reg_4488 + add_ln214_48_fu_3270_p2);

assign add_ln214_4_fu_2545_p2 = (zext_ln214_32_fu_2542_p1 + trunc_ln700_2_fu_2539_p1);

assign add_ln214_50_fu_3299_p2 = (zext_ln214_55_fu_3296_p1 + trunc_ln700_25_fu_3293_p1);

assign add_ln214_51_fu_3305_p2 = (agg_result_V_0_1_i20_3_reg_4498 + add_ln214_50_fu_3299_p2);

assign add_ln214_52_fu_3335_p2 = (zext_ln214_56_fu_3332_p1 + trunc_ln700_26_fu_3329_p1);

assign add_ln214_53_fu_3341_p2 = (agg_result_V_0_1_i8_reg_4508 + add_ln214_52_fu_3335_p2);

assign add_ln214_54_fu_3364_p2 = (zext_ln214_57_fu_3361_p1 + trunc_ln700_27_fu_3358_p1);

assign add_ln214_55_fu_3370_p2 = (agg_result_V_0_1_i21_1_reg_4518 + add_ln214_54_fu_3364_p2);

assign add_ln214_56_fu_3400_p2 = (zext_ln214_58_fu_3397_p1 + trunc_ln700_28_fu_3394_p1);

assign add_ln214_57_fu_3406_p2 = (agg_result_V_0_1_i21_2_reg_4528 + add_ln214_56_fu_3400_p2);

assign add_ln214_58_fu_3429_p2 = (zext_ln214_59_fu_3426_p1 + trunc_ln700_29_fu_3423_p1);

assign add_ln214_59_fu_3435_p2 = (agg_result_V_0_1_i9_reg_4538 + add_ln214_58_fu_3429_p2);

assign add_ln214_5_fu_2551_p2 = (agg_result_V_0_1_i1_reg_4268 + add_ln214_4_fu_2545_p2);

assign add_ln214_6_fu_2574_p2 = (zext_ln214_33_fu_2571_p1 + trunc_ln700_3_fu_2568_p1);

assign add_ln214_7_fu_2580_p2 = (agg_result_V_0_1_i14_1_reg_4278 + add_ln214_6_fu_2574_p2);

assign add_ln214_8_fu_2610_p2 = (zext_ln214_34_fu_2607_p1 + trunc_ln700_4_fu_2604_p1);

assign add_ln214_9_fu_2616_p2 = (agg_result_V_0_1_i14_2_reg_4288 + add_ln214_8_fu_2610_p2);

assign add_ln214_fu_2464_p2 = (zext_ln214_30_fu_2461_p1 + trunc_ln700_fu_2458_p1);

assign add_ln700_10_fu_1553_p2 = (zext_ln700_10_fu_1549_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_2);

assign add_ln700_11_fu_1599_p2 = (zext_ln700_11_fu_1595_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_3);

assign add_ln700_12_fu_1645_p2 = (zext_ln700_12_fu_1641_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_4);

assign add_ln700_13_fu_1691_p2 = (zext_ln700_13_fu_1687_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_5);

assign add_ln700_14_fu_1737_p2 = (zext_ln700_14_fu_1733_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_6);

assign add_ln700_15_fu_1783_p2 = (zext_ln700_15_fu_1779_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_7);

assign add_ln700_16_fu_1829_p2 = (zext_ln700_16_fu_1825_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_8);

assign add_ln700_17_fu_1875_p2 = (zext_ln700_17_fu_1871_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_9);

assign add_ln700_18_fu_1921_p2 = (zext_ln700_18_fu_1917_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_10);

assign add_ln700_19_fu_1967_p2 = (zext_ln700_19_fu_1963_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_11);

assign add_ln700_1_fu_1139_p2 = (zext_ln700_1_fu_1135_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_1_1);

assign add_ln700_20_fu_2013_p2 = (zext_ln700_20_fu_2009_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_2);

assign add_ln700_21_fu_2059_p2 = (zext_ln700_21_fu_2055_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_3);

assign add_ln700_22_fu_2105_p2 = (zext_ln700_22_fu_2101_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_4);

assign add_ln700_23_fu_2151_p2 = (zext_ln700_23_fu_2147_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_5);

assign add_ln700_24_fu_2197_p2 = (zext_ln700_24_fu_2193_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_6);

assign add_ln700_25_fu_2243_p2 = (zext_ln700_25_fu_2239_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_7);

assign add_ln700_26_fu_2289_p2 = (zext_ln700_26_fu_2285_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_8);

assign add_ln700_27_fu_2335_p2 = (zext_ln700_27_fu_2331_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_9);

assign add_ln700_28_fu_2381_p2 = (zext_ln700_28_fu_2377_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_10);

assign add_ln700_29_fu_2427_p2 = (zext_ln700_29_fu_2423_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_11);

assign add_ln700_2_fu_1185_p2 = (zext_ln700_2_fu_1181_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_2_1);

assign add_ln700_3_fu_1231_p2 = (zext_ln700_3_fu_1227_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_3_1);

assign add_ln700_4_fu_1277_p2 = (zext_ln700_4_fu_1273_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_4_1);

assign add_ln700_5_fu_1323_p2 = (zext_ln700_5_fu_1319_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_5_1);

assign add_ln700_6_fu_1369_p2 = (zext_ln700_6_fu_1365_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_6_1);

assign add_ln700_7_fu_1415_p2 = (zext_ln700_7_fu_1411_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_7_1);

assign add_ln700_8_fu_1461_p2 = (zext_ln700_8_fu_1457_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_8_1);

assign add_ln700_9_fu_1507_p2 = (zext_ln700_9_fu_1503_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_9_1);

assign add_ln700_fu_1093_p2 = (zext_ln700_fu_1089_p1 + ap_sig_allocacmp_cics_ip_sums_sum_V_0_1);

assign agg_result_V_0_1_i14_1_fu_1219_p3 = {{p_Result_2_1_i142_s_fu_1209_p4}, {p_Result_2_i141_i_fu_1199_p4}};

assign agg_result_V_0_1_i14_2_fu_1265_p3 = {{p_Result_2_1_i145_s_fu_1255_p4}, {p_Result_2_i144_i_fu_1245_p4}};

assign agg_result_V_0_1_i14_3_fu_1311_p3 = {{p_Result_2_1_i148_s_fu_1301_p4}, {p_Result_2_i147_i_fu_1291_p4}};

assign agg_result_V_0_1_i15_1_fu_1403_p3 = {{p_Result_2_1_i154_s_fu_1393_p4}, {p_Result_2_i153_i_fu_1383_p4}};

assign agg_result_V_0_1_i15_2_fu_1449_p3 = {{p_Result_2_1_i157_s_fu_1439_p4}, {p_Result_2_i156_i_fu_1429_p4}};

assign agg_result_V_0_1_i16_1_fu_1541_p3 = {{p_Result_2_1_i163_s_fu_1531_p4}, {p_Result_2_i162_i_fu_1521_p4}};

assign agg_result_V_0_1_i16_2_fu_1587_p3 = {{p_Result_2_1_i166_s_fu_1577_p4}, {p_Result_2_i165_i_fu_1567_p4}};

assign agg_result_V_0_1_i17_1_fu_1679_p3 = {{p_Result_2_1_i172_s_fu_1669_p4}, {p_Result_2_i171_i_fu_1659_p4}};

assign agg_result_V_0_1_i17_2_fu_1725_p3 = {{p_Result_2_1_i175_s_fu_1715_p4}, {p_Result_2_i174_i_fu_1705_p4}};

assign agg_result_V_0_1_i17_3_fu_1771_p3 = {{p_Result_2_1_i178_s_fu_1761_p4}, {p_Result_2_i177_i_fu_1751_p4}};

assign agg_result_V_0_1_i18_1_fu_1863_p3 = {{p_Result_2_1_i184_s_fu_1853_p4}, {p_Result_2_i183_i_fu_1843_p4}};

assign agg_result_V_0_1_i18_2_fu_1909_p3 = {{p_Result_2_1_i187_s_fu_1899_p4}, {p_Result_2_i186_i_fu_1889_p4}};

assign agg_result_V_0_1_i19_1_fu_2001_p3 = {{p_Result_2_1_i193_s_fu_1991_p4}, {p_Result_2_i192_i_fu_1981_p4}};

assign agg_result_V_0_1_i19_2_fu_2047_p3 = {{p_Result_2_1_i196_s_fu_2037_p4}, {p_Result_2_i195_i_fu_2027_p4}};

assign agg_result_V_0_1_i1_fu_1173_p3 = {{p_Result_2_1_i139_s_fu_1163_p4}, {p_Result_2_i138_i_fu_1153_p4}};

assign agg_result_V_0_1_i20_1_fu_2139_p3 = {{p_Result_2_1_i202_s_fu_2129_p4}, {p_Result_2_i201_i_fu_2119_p4}};

assign agg_result_V_0_1_i20_2_fu_2185_p3 = {{p_Result_2_1_i205_s_fu_2175_p4}, {p_Result_2_i204_i_fu_2165_p4}};

assign agg_result_V_0_1_i20_3_fu_2231_p3 = {{p_Result_2_1_i208_s_fu_2221_p4}, {p_Result_2_i207_i_fu_2211_p4}};

assign agg_result_V_0_1_i21_1_fu_2323_p3 = {{p_Result_2_1_i214_s_fu_2313_p4}, {p_Result_2_i213_i_fu_2303_p4}};

assign agg_result_V_0_1_i21_2_fu_2369_p3 = {{p_Result_2_1_i217_s_fu_2359_p4}, {p_Result_2_i216_i_fu_2349_p4}};

assign agg_result_V_0_1_i2_fu_1357_p3 = {{p_Result_2_1_i151_s_fu_1347_p4}, {p_Result_2_i150_i_fu_1337_p4}};

assign agg_result_V_0_1_i3_fu_1495_p3 = {{p_Result_2_1_i160_s_fu_1485_p4}, {p_Result_2_i159_i_fu_1475_p4}};

assign agg_result_V_0_1_i4_fu_1633_p3 = {{p_Result_2_1_i169_s_fu_1623_p4}, {p_Result_2_i168_i_fu_1613_p4}};

assign agg_result_V_0_1_i5_fu_1817_p3 = {{p_Result_2_1_i181_s_fu_1807_p4}, {p_Result_2_i180_i_fu_1797_p4}};

assign agg_result_V_0_1_i6_fu_1955_p3 = {{p_Result_2_1_i190_s_fu_1945_p4}, {p_Result_2_i189_i_fu_1935_p4}};

assign agg_result_V_0_1_i7_fu_2093_p3 = {{p_Result_2_1_i199_s_fu_2083_p4}, {p_Result_2_i198_i_fu_2073_p4}};

assign agg_result_V_0_1_i8_fu_2277_p3 = {{p_Result_2_1_i211_s_fu_2267_p4}, {p_Result_2_i210_i_fu_2257_p4}};

assign agg_result_V_0_1_i9_fu_2415_p3 = {{p_Result_2_1_i220_s_fu_2405_p4}, {p_Result_2_i219_i_fu_2395_p4}};

assign agg_result_V_0_1_i_fu_1127_p3 = {{p_Result_2_1_i136_s_fu_1117_p4}, {p_Result_2_i135_i_fu_1107_p4}};

assign agg_result_V_0_1_i_i_fu_1081_p3 = {{trunc_ln647_3_fu_1077_p1}, {p_Result_2_i_i_fu_1067_p4}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op429_write_state2 == 1'b1)) | ((tmp_reg_3994 == 1'd1) & (ipDataCheckFifo_V_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_388_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op429_write_state2 == 1'b1)) | ((tmp_reg_3994 == 1'd1) & (ipDataCheckFifo_V_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_388_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op429_write_state2 == 1'b1)) | ((tmp_reg_3994 == 1'd1) & (ipDataCheckFifo_V_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_388_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_388_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((iph_subSumsFifoOut_V_full_n == 1'b0) & (ap_predicate_op429_write_state2 == 1'b1)) | ((tmp_reg_3994 == 1'd1) & (ipDataCheckFifo_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_86 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_424 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_436 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_634 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_667 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_700 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_733 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_469 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_766 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_799 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_832 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_865 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_898 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_502 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_535 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_568 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_447 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_458 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_623 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_645 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_656 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_678 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_711 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_722 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_744 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_755 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_480 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_777 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_788 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_810 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_821 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_843 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_854 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_876 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_887 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_909 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_920 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_491 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_513 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_2_reg_524 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_546 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_557 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_579 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_590 = 'bx;

always @ (*) begin
    ap_predicate_op429_write_state2 = ((cics_firstWord_load_reg_4064 == 1'd1) & (tmp_reg_3994 == 1'd1));
end

assign cics_firstWord_load_load_fu_943_p1 = ap_sig_allocacmp_cics_firstWord_load;

assign icmp_ln887_10_fu_3192_p2 = ((trunc_ln647_fu_2449_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln887_11_fu_3257_p2 = ((trunc_ln647_fu_2449_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln887_12_fu_3322_p2 = ((trunc_ln647_fu_2449_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln887_13_fu_3387_p2 = ((trunc_ln647_fu_2449_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_2532_p2 = ((tmp_15_fu_2523_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_2597_p2 = ((trunc_ln647_fu_2449_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_2671_p2 = ((tmp_20_fu_2662_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_2736_p2 = ((trunc_ln647_fu_2449_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_2801_p2 = ((trunc_ln647_fu_2449_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_2866_p2 = ((trunc_ln647_fu_2449_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_2997_p2 = ((trunc_ln647_fu_2449_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_3062_p2 = ((trunc_ln647_fu_2449_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln887_9_fu_3127_p2 = ((trunc_ln647_fu_2449_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2452_p2 = ((trunc_ln647_fu_2449_p1 == 4'd0) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op5 = (ipDataMetaFifo_V_las_empty_n & ipDataMetaFifo_V_kee_empty_n & ipDataMetaFifo_V_dat_empty_n);

assign ipDataCheckFifo_V_din = {{{tmp_last_V_reg_4012}, {tmp_keep_V_reg_4007}}, {tmp_data_V_reg_3998}};

assign iph_subSumsFifoOut_V_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{34'd0}, {select_ln887_29_fu_3444_p3}}}, {select_ln887_28_fu_3415_p3}}}, {select_ln887_27_fu_3379_p3}}}, {select_ln887_26_fu_3350_p3}}}, {select_ln887_25_fu_3314_p3}}}, {select_ln887_24_fu_3285_p3}}}, {select_ln887_23_fu_3249_p3}}}, {select_ln887_22_fu_3220_p3}}}, {select_ln887_21_fu_3184_p3}}}, {select_ln887_20_fu_3155_p3}}}, {select_ln887_19_fu_3119_p3}}}, {select_ln887_18_fu_3090_p3}}}, {select_ln887_17_fu_3054_p3}}}, {select_ln887_16_fu_3025_p3}}}, {select_ln887_15_fu_2989_p3}}}, {select_ln887_14_fu_2960_p3}}}, {select_ln887_13_fu_2923_p3}}}, {select_ln887_12_fu_2894_p3}}}, {select_ln887_11_fu_2858_p3}}}, {select_ln887_10_fu_2829_p3}}}, {select_ln887_9_fu_2793_p3}}}, {select_ln887_8_fu_2764_p3}}}, {select_ln887_7_fu_2728_p3}}}, {select_ln887_6_fu_2699_p3}}}, {select_ln887_5_fu_2654_p3}}}, {select_ln887_4_fu_2625_p3}}}, {select_ln887_3_fu_2589_p3}}}, {select_ln887_2_fu_2560_p3}}}, {select_ln887_1_fu_2515_p3}}}, {select_ln887_fu_2486_p3}};

assign or_ln566_10_fu_3695_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_737_p4);

assign or_ln566_11_fu_3714_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_770_p4);

assign or_ln566_12_fu_3733_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_803_p4);

assign or_ln566_13_fu_3752_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_836_p4);

assign or_ln566_14_fu_3771_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_869_p4);

assign or_ln566_15_fu_3790_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_902_p4);

assign or_ln566_1_fu_3524_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_440_p4);

assign or_ln566_2_fu_3543_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_473_p4);

assign or_ln566_3_fu_3562_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_506_p4);

assign or_ln566_4_fu_3581_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_539_p4);

assign or_ln566_5_fu_3600_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_572_p4);

assign or_ln566_6_fu_3619_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_605_p4);

assign or_ln566_7_fu_3638_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_638_p4);

assign or_ln566_8_fu_3657_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_671_p4);

assign or_ln566_9_fu_3676_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_704_p4);

assign or_ln566_fu_3519_p2 = (tmp_last_V_reg_4012 | ap_phi_mux_cics_firstWord_flag_s_phi_fu_428_p4);

assign p_Result_2_1_i136_s_fu_1117_p4 = {{ipDataMetaFifo_V_dat_dout[23:16]}};

assign p_Result_2_1_i139_s_fu_1163_p4 = {{ipDataMetaFifo_V_dat_dout[39:32]}};

assign p_Result_2_1_i142_s_fu_1209_p4 = {{ipDataMetaFifo_V_dat_dout[55:48]}};

assign p_Result_2_1_i145_s_fu_1255_p4 = {{ipDataMetaFifo_V_dat_dout[71:64]}};

assign p_Result_2_1_i148_s_fu_1301_p4 = {{ipDataMetaFifo_V_dat_dout[87:80]}};

assign p_Result_2_1_i151_s_fu_1347_p4 = {{ipDataMetaFifo_V_dat_dout[103:96]}};

assign p_Result_2_1_i154_s_fu_1393_p4 = {{ipDataMetaFifo_V_dat_dout[119:112]}};

assign p_Result_2_1_i157_s_fu_1439_p4 = {{ipDataMetaFifo_V_dat_dout[135:128]}};

assign p_Result_2_1_i160_s_fu_1485_p4 = {{ipDataMetaFifo_V_dat_dout[151:144]}};

assign p_Result_2_1_i163_s_fu_1531_p4 = {{ipDataMetaFifo_V_dat_dout[167:160]}};

assign p_Result_2_1_i166_s_fu_1577_p4 = {{ipDataMetaFifo_V_dat_dout[183:176]}};

assign p_Result_2_1_i169_s_fu_1623_p4 = {{ipDataMetaFifo_V_dat_dout[199:192]}};

assign p_Result_2_1_i172_s_fu_1669_p4 = {{ipDataMetaFifo_V_dat_dout[215:208]}};

assign p_Result_2_1_i175_s_fu_1715_p4 = {{ipDataMetaFifo_V_dat_dout[231:224]}};

assign p_Result_2_1_i178_s_fu_1761_p4 = {{ipDataMetaFifo_V_dat_dout[247:240]}};

assign p_Result_2_1_i181_s_fu_1807_p4 = {{ipDataMetaFifo_V_dat_dout[263:256]}};

assign p_Result_2_1_i184_s_fu_1853_p4 = {{ipDataMetaFifo_V_dat_dout[279:272]}};

assign p_Result_2_1_i187_s_fu_1899_p4 = {{ipDataMetaFifo_V_dat_dout[295:288]}};

assign p_Result_2_1_i190_s_fu_1945_p4 = {{ipDataMetaFifo_V_dat_dout[311:304]}};

assign p_Result_2_1_i193_s_fu_1991_p4 = {{ipDataMetaFifo_V_dat_dout[327:320]}};

assign p_Result_2_1_i196_s_fu_2037_p4 = {{ipDataMetaFifo_V_dat_dout[343:336]}};

assign p_Result_2_1_i199_s_fu_2083_p4 = {{ipDataMetaFifo_V_dat_dout[359:352]}};

assign p_Result_2_1_i202_s_fu_2129_p4 = {{ipDataMetaFifo_V_dat_dout[375:368]}};

assign p_Result_2_1_i205_s_fu_2175_p4 = {{ipDataMetaFifo_V_dat_dout[391:384]}};

assign p_Result_2_1_i208_s_fu_2221_p4 = {{ipDataMetaFifo_V_dat_dout[407:400]}};

assign p_Result_2_1_i211_s_fu_2267_p4 = {{ipDataMetaFifo_V_dat_dout[423:416]}};

assign p_Result_2_1_i214_s_fu_2313_p4 = {{ipDataMetaFifo_V_dat_dout[439:432]}};

assign p_Result_2_1_i217_s_fu_2359_p4 = {{ipDataMetaFifo_V_dat_dout[455:448]}};

assign p_Result_2_1_i220_s_fu_2405_p4 = {{ipDataMetaFifo_V_dat_dout[471:464]}};

assign p_Result_2_i135_i_fu_1107_p4 = {{ipDataMetaFifo_V_dat_dout[31:24]}};

assign p_Result_2_i138_i_fu_1153_p4 = {{ipDataMetaFifo_V_dat_dout[47:40]}};

assign p_Result_2_i141_i_fu_1199_p4 = {{ipDataMetaFifo_V_dat_dout[63:56]}};

assign p_Result_2_i144_i_fu_1245_p4 = {{ipDataMetaFifo_V_dat_dout[79:72]}};

assign p_Result_2_i147_i_fu_1291_p4 = {{ipDataMetaFifo_V_dat_dout[95:88]}};

assign p_Result_2_i150_i_fu_1337_p4 = {{ipDataMetaFifo_V_dat_dout[111:104]}};

assign p_Result_2_i153_i_fu_1383_p4 = {{ipDataMetaFifo_V_dat_dout[127:120]}};

assign p_Result_2_i156_i_fu_1429_p4 = {{ipDataMetaFifo_V_dat_dout[143:136]}};

assign p_Result_2_i159_i_fu_1475_p4 = {{ipDataMetaFifo_V_dat_dout[159:152]}};

assign p_Result_2_i162_i_fu_1521_p4 = {{ipDataMetaFifo_V_dat_dout[175:168]}};

assign p_Result_2_i165_i_fu_1567_p4 = {{ipDataMetaFifo_V_dat_dout[191:184]}};

assign p_Result_2_i168_i_fu_1613_p4 = {{ipDataMetaFifo_V_dat_dout[207:200]}};

assign p_Result_2_i171_i_fu_1659_p4 = {{ipDataMetaFifo_V_dat_dout[223:216]}};

assign p_Result_2_i174_i_fu_1705_p4 = {{ipDataMetaFifo_V_dat_dout[239:232]}};

assign p_Result_2_i177_i_fu_1751_p4 = {{ipDataMetaFifo_V_dat_dout[255:248]}};

assign p_Result_2_i180_i_fu_1797_p4 = {{ipDataMetaFifo_V_dat_dout[271:264]}};

assign p_Result_2_i183_i_fu_1843_p4 = {{ipDataMetaFifo_V_dat_dout[287:280]}};

assign p_Result_2_i186_i_fu_1889_p4 = {{ipDataMetaFifo_V_dat_dout[303:296]}};

assign p_Result_2_i189_i_fu_1935_p4 = {{ipDataMetaFifo_V_dat_dout[319:312]}};

assign p_Result_2_i192_i_fu_1981_p4 = {{ipDataMetaFifo_V_dat_dout[335:328]}};

assign p_Result_2_i195_i_fu_2027_p4 = {{ipDataMetaFifo_V_dat_dout[351:344]}};

assign p_Result_2_i198_i_fu_2073_p4 = {{ipDataMetaFifo_V_dat_dout[367:360]}};

assign p_Result_2_i201_i_fu_2119_p4 = {{ipDataMetaFifo_V_dat_dout[383:376]}};

assign p_Result_2_i204_i_fu_2165_p4 = {{ipDataMetaFifo_V_dat_dout[399:392]}};

assign p_Result_2_i207_i_fu_2211_p4 = {{ipDataMetaFifo_V_dat_dout[415:408]}};

assign p_Result_2_i210_i_fu_2257_p4 = {{ipDataMetaFifo_V_dat_dout[431:424]}};

assign p_Result_2_i213_i_fu_2303_p4 = {{ipDataMetaFifo_V_dat_dout[447:440]}};

assign p_Result_2_i216_i_fu_2349_p4 = {{ipDataMetaFifo_V_dat_dout[463:456]}};

assign p_Result_2_i219_i_fu_2395_p4 = {{ipDataMetaFifo_V_dat_dout[479:472]}};

assign p_Result_2_i_i_fu_1067_p4 = {{ipDataMetaFifo_V_dat_dout[15:8]}};

assign select_ln566_10_fu_3624_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_616_p4);

assign select_ln566_11_fu_3631_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_627_p4);

assign select_ln566_12_fu_3643_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_649_p4);

assign select_ln566_13_fu_3650_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_660_p4);

assign select_ln566_14_fu_3662_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_682_p4);

assign select_ln566_15_fu_3669_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_693_p4);

assign select_ln566_16_fu_3681_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_715_p4);

assign select_ln566_17_fu_3688_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_726_p4);

assign select_ln566_18_fu_3700_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_748_p4);

assign select_ln566_19_fu_3707_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_759_p4);

assign select_ln566_1_fu_3536_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_462_p4);

assign select_ln566_20_fu_3719_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_781_p4);

assign select_ln566_21_fu_3726_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_792_p4);

assign select_ln566_22_fu_3738_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_814_p4);

assign select_ln566_23_fu_3745_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_825_p4);

assign select_ln566_24_fu_3757_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_847_p4);

assign select_ln566_25_fu_3764_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_858_p4);

assign select_ln566_26_fu_3776_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_880_p4);

assign select_ln566_27_fu_3783_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_891_p4);

assign select_ln566_28_fu_3795_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_913_p4);

assign select_ln566_29_fu_3802_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_924_p4);

assign select_ln566_2_fu_3548_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_484_p4);

assign select_ln566_3_fu_3555_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_495_p4);

assign select_ln566_4_fu_3567_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_517_p4);

assign select_ln566_5_fu_3574_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_5_2_phi_fu_528_p4);

assign select_ln566_6_fu_3586_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_550_p4);

assign select_ln566_7_fu_3593_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_561_p4);

assign select_ln566_8_fu_3605_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_583_p4);

assign select_ln566_9_fu_3612_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_594_p4);

assign select_ln566_fu_3529_p3 = ((tmp_last_V_reg_4012[0:0] === 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_451_p4);

assign select_ln887_10_fu_2829_p3 = ((icmp_ln887_5_fu_2801_p2[0:0] === 1'b1) ? zext_ln214_10_fu_2825_p1 : cics_ip_sums_sum_V_1_2_reg_4128);

assign select_ln887_11_fu_2858_p3 = ((icmp_ln887_5_fu_2801_p2[0:0] === 1'b1) ? zext_ln214_11_fu_2854_p1 : cics_ip_sums_sum_V_1_3_reg_4134);

assign select_ln887_12_fu_2894_p3 = ((icmp_ln887_6_fu_2866_p2[0:0] === 1'b1) ? zext_ln214_12_fu_2890_p1 : cics_ip_sums_sum_V_1_4_reg_4140);

assign select_ln887_13_fu_2923_p3 = ((icmp_ln887_6_fu_2866_p2[0:0] === 1'b1) ? zext_ln214_13_fu_2919_p1 : cics_ip_sums_sum_V_1_5_reg_4146);

assign select_ln887_14_fu_2960_p3 = ((tmp_29_fu_2931_p3[0:0] === 1'b1) ? zext_ln214_14_fu_2956_p1 : cics_ip_sums_sum_V_1_6_reg_4152);

assign select_ln887_15_fu_2989_p3 = ((tmp_29_fu_2931_p3[0:0] === 1'b1) ? zext_ln214_15_fu_2985_p1 : cics_ip_sums_sum_V_1_7_reg_4158);

assign select_ln887_16_fu_3025_p3 = ((icmp_ln887_7_fu_2997_p2[0:0] === 1'b1) ? zext_ln214_16_fu_3021_p1 : cics_ip_sums_sum_V_1_8_reg_4164);

assign select_ln887_17_fu_3054_p3 = ((icmp_ln887_7_fu_2997_p2[0:0] === 1'b1) ? zext_ln214_17_fu_3050_p1 : cics_ip_sums_sum_V_1_9_reg_4170);

assign select_ln887_18_fu_3090_p3 = ((icmp_ln887_8_fu_3062_p2[0:0] === 1'b1) ? zext_ln214_18_fu_3086_p1 : cics_ip_sums_sum_V_1_10_reg_4176);

assign select_ln887_19_fu_3119_p3 = ((icmp_ln887_8_fu_3062_p2[0:0] === 1'b1) ? zext_ln214_19_fu_3115_p1 : cics_ip_sums_sum_V_1_11_reg_4182);

assign select_ln887_1_fu_2515_p3 = ((icmp_ln887_fu_2452_p2[0:0] === 1'b1) ? cics_ip_sums_sum_V_1_1_reg_4074 : zext_ln214_1_fu_2511_p1);

assign select_ln887_20_fu_3155_p3 = ((icmp_ln887_9_fu_3127_p2[0:0] === 1'b1) ? zext_ln214_20_fu_3151_p1 : cics_ip_sums_sum_V_2_2_reg_4188);

assign select_ln887_21_fu_3184_p3 = ((icmp_ln887_9_fu_3127_p2[0:0] === 1'b1) ? zext_ln214_21_fu_3180_p1 : cics_ip_sums_sum_V_2_3_reg_4194);

assign select_ln887_22_fu_3220_p3 = ((icmp_ln887_10_fu_3192_p2[0:0] === 1'b1) ? zext_ln214_22_fu_3216_p1 : cics_ip_sums_sum_V_2_4_reg_4200);

assign select_ln887_23_fu_3249_p3 = ((icmp_ln887_10_fu_3192_p2[0:0] === 1'b1) ? zext_ln214_23_fu_3245_p1 : cics_ip_sums_sum_V_2_5_reg_4206);

assign select_ln887_24_fu_3285_p3 = ((icmp_ln887_11_fu_3257_p2[0:0] === 1'b1) ? zext_ln214_24_fu_3281_p1 : cics_ip_sums_sum_V_2_6_reg_4212);

assign select_ln887_25_fu_3314_p3 = ((icmp_ln887_11_fu_3257_p2[0:0] === 1'b1) ? zext_ln214_25_fu_3310_p1 : cics_ip_sums_sum_V_2_7_reg_4218);

assign select_ln887_26_fu_3350_p3 = ((icmp_ln887_12_fu_3322_p2[0:0] === 1'b1) ? zext_ln214_26_fu_3346_p1 : cics_ip_sums_sum_V_2_8_reg_4224);

assign select_ln887_27_fu_3379_p3 = ((icmp_ln887_12_fu_3322_p2[0:0] === 1'b1) ? zext_ln214_27_fu_3375_p1 : cics_ip_sums_sum_V_2_9_reg_4230);

assign select_ln887_28_fu_3415_p3 = ((icmp_ln887_13_fu_3387_p2[0:0] === 1'b1) ? zext_ln214_28_fu_3411_p1 : cics_ip_sums_sum_V_2_10_reg_4236);

assign select_ln887_29_fu_3444_p3 = ((icmp_ln887_13_fu_3387_p2[0:0] === 1'b1) ? zext_ln214_29_fu_3440_p1 : cics_ip_sums_sum_V_2_11_reg_4242);

assign select_ln887_2_fu_2560_p3 = ((icmp_ln887_1_fu_2532_p2[0:0] === 1'b1) ? zext_ln214_2_fu_2556_p1 : cics_ip_sums_sum_V_2_1_reg_4080);

assign select_ln887_3_fu_2589_p3 = ((icmp_ln887_1_fu_2532_p2[0:0] === 1'b1) ? zext_ln214_3_fu_2585_p1 : cics_ip_sums_sum_V_3_1_reg_4086);

assign select_ln887_4_fu_2625_p3 = ((icmp_ln887_2_fu_2597_p2[0:0] === 1'b1) ? zext_ln214_4_fu_2621_p1 : cics_ip_sums_sum_V_4_1_reg_4092);

assign select_ln887_5_fu_2654_p3 = ((icmp_ln887_2_fu_2597_p2[0:0] === 1'b1) ? zext_ln214_5_fu_2650_p1 : cics_ip_sums_sum_V_5_1_reg_4098);

assign select_ln887_6_fu_2699_p3 = ((icmp_ln887_3_fu_2671_p2[0:0] === 1'b1) ? zext_ln214_6_fu_2695_p1 : cics_ip_sums_sum_V_6_1_reg_4104);

assign select_ln887_7_fu_2728_p3 = ((icmp_ln887_3_fu_2671_p2[0:0] === 1'b1) ? zext_ln214_7_fu_2724_p1 : cics_ip_sums_sum_V_7_1_reg_4110);

assign select_ln887_8_fu_2764_p3 = ((icmp_ln887_4_fu_2736_p2[0:0] === 1'b1) ? zext_ln214_8_fu_2760_p1 : cics_ip_sums_sum_V_8_1_reg_4116);

assign select_ln887_9_fu_2793_p3 = ((icmp_ln887_4_fu_2736_p2[0:0] === 1'b1) ? zext_ln214_9_fu_2789_p1 : cics_ip_sums_sum_V_9_1_reg_4122);

assign select_ln887_fu_2486_p3 = ((icmp_ln887_fu_2452_p2[0:0] === 1'b1) ? cics_ip_sums_sum_V_0_1_reg_4068 : zext_ln214_fu_2475_p1);

assign tmp_15_fu_2523_p4 = {{tmp_data_V_reg_3998[3:1]}};

assign tmp_20_fu_2662_p4 = {{tmp_data_V_reg_3998[3:2]}};

assign tmp_29_fu_2931_p3 = tmp_data_V_reg_3998[32'd3];

assign tmp_nbreadreq_fu_388_p5 = (ipDataMetaFifo_V_las_empty_n & ipDataMetaFifo_V_kee_empty_n & ipDataMetaFifo_V_dat_empty_n);

assign trunc_ln647_3_fu_1077_p1 = ipDataMetaFifo_V_dat_dout[7:0];

assign trunc_ln647_fu_2449_p1 = tmp_data_V_reg_3998[3:0];

assign trunc_ln700_10_fu_2808_p1 = cics_ip_sums_sum_V_1_2_reg_4128[15:0];

assign trunc_ln700_11_fu_2837_p1 = cics_ip_sums_sum_V_1_3_reg_4134[15:0];

assign trunc_ln700_12_fu_2873_p1 = cics_ip_sums_sum_V_1_4_reg_4140[15:0];

assign trunc_ln700_13_fu_2902_p1 = cics_ip_sums_sum_V_1_5_reg_4146[15:0];

assign trunc_ln700_14_fu_2939_p1 = cics_ip_sums_sum_V_1_6_reg_4152[15:0];

assign trunc_ln700_15_fu_2968_p1 = cics_ip_sums_sum_V_1_7_reg_4158[15:0];

assign trunc_ln700_16_fu_3004_p1 = cics_ip_sums_sum_V_1_8_reg_4164[15:0];

assign trunc_ln700_17_fu_3033_p1 = cics_ip_sums_sum_V_1_9_reg_4170[15:0];

assign trunc_ln700_18_fu_3069_p1 = cics_ip_sums_sum_V_1_10_reg_4176[15:0];

assign trunc_ln700_19_fu_3098_p1 = cics_ip_sums_sum_V_1_11_reg_4182[15:0];

assign trunc_ln700_1_fu_2494_p1 = cics_ip_sums_sum_V_1_1_reg_4074[15:0];

assign trunc_ln700_20_fu_3134_p1 = cics_ip_sums_sum_V_2_2_reg_4188[15:0];

assign trunc_ln700_21_fu_3163_p1 = cics_ip_sums_sum_V_2_3_reg_4194[15:0];

assign trunc_ln700_22_fu_3199_p1 = cics_ip_sums_sum_V_2_4_reg_4200[15:0];

assign trunc_ln700_23_fu_3228_p1 = cics_ip_sums_sum_V_2_5_reg_4206[15:0];

assign trunc_ln700_24_fu_3264_p1 = cics_ip_sums_sum_V_2_6_reg_4212[15:0];

assign trunc_ln700_25_fu_3293_p1 = cics_ip_sums_sum_V_2_7_reg_4218[15:0];

assign trunc_ln700_26_fu_3329_p1 = cics_ip_sums_sum_V_2_8_reg_4224[15:0];

assign trunc_ln700_27_fu_3358_p1 = cics_ip_sums_sum_V_2_9_reg_4230[15:0];

assign trunc_ln700_28_fu_3394_p1 = cics_ip_sums_sum_V_2_10_reg_4236[15:0];

assign trunc_ln700_29_fu_3423_p1 = cics_ip_sums_sum_V_2_11_reg_4242[15:0];

assign trunc_ln700_2_fu_2539_p1 = cics_ip_sums_sum_V_2_1_reg_4080[15:0];

assign trunc_ln700_3_fu_2568_p1 = cics_ip_sums_sum_V_3_1_reg_4086[15:0];

assign trunc_ln700_4_fu_2604_p1 = cics_ip_sums_sum_V_4_1_reg_4092[15:0];

assign trunc_ln700_5_fu_2633_p1 = cics_ip_sums_sum_V_5_1_reg_4098[15:0];

assign trunc_ln700_6_fu_2678_p1 = cics_ip_sums_sum_V_6_1_reg_4104[15:0];

assign trunc_ln700_7_fu_2707_p1 = cics_ip_sums_sum_V_7_1_reg_4110[15:0];

assign trunc_ln700_8_fu_2743_p1 = cics_ip_sums_sum_V_8_1_reg_4116[15:0];

assign trunc_ln700_9_fu_2772_p1 = cics_ip_sums_sum_V_9_1_reg_4122[15:0];

assign trunc_ln700_fu_2458_p1 = cics_ip_sums_sum_V_0_1_reg_4068[15:0];

assign xor_ln887_fu_2479_p2 = (icmp_ln887_fu_2452_p2 ^ 1'd1);

assign zext_ln214_10_fu_2825_p1 = add_ln214_21_fu_2820_p2;

assign zext_ln214_11_fu_2854_p1 = add_ln214_23_fu_2849_p2;

assign zext_ln214_12_fu_2890_p1 = add_ln214_25_fu_2885_p2;

assign zext_ln214_13_fu_2919_p1 = add_ln214_27_fu_2914_p2;

assign zext_ln214_14_fu_2956_p1 = add_ln214_29_fu_2951_p2;

assign zext_ln214_15_fu_2985_p1 = add_ln214_31_fu_2980_p2;

assign zext_ln214_16_fu_3021_p1 = add_ln214_33_fu_3016_p2;

assign zext_ln214_17_fu_3050_p1 = add_ln214_35_fu_3045_p2;

assign zext_ln214_18_fu_3086_p1 = add_ln214_37_fu_3081_p2;

assign zext_ln214_19_fu_3115_p1 = add_ln214_39_fu_3110_p2;

assign zext_ln214_1_fu_2511_p1 = add_ln214_3_fu_2506_p2;

assign zext_ln214_20_fu_3151_p1 = add_ln214_41_fu_3146_p2;

assign zext_ln214_21_fu_3180_p1 = add_ln214_43_fu_3175_p2;

assign zext_ln214_22_fu_3216_p1 = add_ln214_45_fu_3211_p2;

assign zext_ln214_23_fu_3245_p1 = add_ln214_47_fu_3240_p2;

assign zext_ln214_24_fu_3281_p1 = add_ln214_49_fu_3276_p2;

assign zext_ln214_25_fu_3310_p1 = add_ln214_51_fu_3305_p2;

assign zext_ln214_26_fu_3346_p1 = add_ln214_53_fu_3341_p2;

assign zext_ln214_27_fu_3375_p1 = add_ln214_55_fu_3370_p2;

assign zext_ln214_28_fu_3411_p1 = add_ln214_57_fu_3406_p2;

assign zext_ln214_29_fu_3440_p1 = add_ln214_59_fu_3435_p2;

assign zext_ln214_2_fu_2556_p1 = add_ln214_5_fu_2551_p2;

assign zext_ln214_30_fu_2461_p1 = tmp_13_reg_4253;

assign zext_ln214_31_fu_2497_p1 = tmp_14_reg_4263;

assign zext_ln214_32_fu_2542_p1 = tmp_16_reg_4273;

assign zext_ln214_33_fu_2571_p1 = tmp_17_reg_4283;

assign zext_ln214_34_fu_2607_p1 = tmp_18_reg_4293;

assign zext_ln214_35_fu_2636_p1 = tmp_19_reg_4303;

assign zext_ln214_36_fu_2681_p1 = tmp_21_reg_4313;

assign zext_ln214_37_fu_2710_p1 = tmp_22_reg_4323;

assign zext_ln214_38_fu_2746_p1 = tmp_23_reg_4333;

assign zext_ln214_39_fu_2775_p1 = tmp_24_reg_4343;

assign zext_ln214_3_fu_2585_p1 = add_ln214_7_fu_2580_p2;

assign zext_ln214_40_fu_2811_p1 = tmp_25_reg_4353;

assign zext_ln214_41_fu_2840_p1 = tmp_26_reg_4363;

assign zext_ln214_42_fu_2876_p1 = tmp_27_reg_4373;

assign zext_ln214_43_fu_2905_p1 = tmp_28_reg_4383;

assign zext_ln214_44_fu_2942_p1 = tmp_30_reg_4393;

assign zext_ln214_45_fu_2971_p1 = tmp_31_reg_4403;

assign zext_ln214_46_fu_3007_p1 = tmp_32_reg_4413;

assign zext_ln214_47_fu_3036_p1 = tmp_33_reg_4423;

assign zext_ln214_48_fu_3072_p1 = tmp_34_reg_4433;

assign zext_ln214_49_fu_3101_p1 = tmp_35_reg_4443;

assign zext_ln214_4_fu_2621_p1 = add_ln214_9_fu_2616_p2;

assign zext_ln214_50_fu_3137_p1 = tmp_36_reg_4453;

assign zext_ln214_51_fu_3166_p1 = tmp_37_reg_4463;

assign zext_ln214_52_fu_3202_p1 = tmp_38_reg_4473;

assign zext_ln214_53_fu_3231_p1 = tmp_39_reg_4483;

assign zext_ln214_54_fu_3267_p1 = tmp_40_reg_4493;

assign zext_ln214_55_fu_3296_p1 = tmp_41_reg_4503;

assign zext_ln214_56_fu_3332_p1 = tmp_42_reg_4513;

assign zext_ln214_57_fu_3361_p1 = tmp_43_reg_4523;

assign zext_ln214_58_fu_3397_p1 = tmp_44_reg_4533;

assign zext_ln214_59_fu_3426_p1 = tmp_45_reg_4543;

assign zext_ln214_5_fu_2650_p1 = add_ln214_11_fu_2645_p2;

assign zext_ln214_6_fu_2695_p1 = add_ln214_13_fu_2690_p2;

assign zext_ln214_7_fu_2724_p1 = add_ln214_15_fu_2719_p2;

assign zext_ln214_8_fu_2760_p1 = add_ln214_17_fu_2755_p2;

assign zext_ln214_9_fu_2789_p1 = add_ln214_19_fu_2784_p2;

assign zext_ln214_fu_2475_p1 = add_ln214_1_fu_2470_p2;

assign zext_ln700_10_fu_1549_p1 = agg_result_V_0_1_i16_1_fu_1541_p3;

assign zext_ln700_11_fu_1595_p1 = agg_result_V_0_1_i16_2_fu_1587_p3;

assign zext_ln700_12_fu_1641_p1 = agg_result_V_0_1_i4_fu_1633_p3;

assign zext_ln700_13_fu_1687_p1 = agg_result_V_0_1_i17_1_fu_1679_p3;

assign zext_ln700_14_fu_1733_p1 = agg_result_V_0_1_i17_2_fu_1725_p3;

assign zext_ln700_15_fu_1779_p1 = agg_result_V_0_1_i17_3_fu_1771_p3;

assign zext_ln700_16_fu_1825_p1 = agg_result_V_0_1_i5_fu_1817_p3;

assign zext_ln700_17_fu_1871_p1 = agg_result_V_0_1_i18_1_fu_1863_p3;

assign zext_ln700_18_fu_1917_p1 = agg_result_V_0_1_i18_2_fu_1909_p3;

assign zext_ln700_19_fu_1963_p1 = agg_result_V_0_1_i6_fu_1955_p3;

assign zext_ln700_1_fu_1135_p1 = agg_result_V_0_1_i_fu_1127_p3;

assign zext_ln700_20_fu_2009_p1 = agg_result_V_0_1_i19_1_fu_2001_p3;

assign zext_ln700_21_fu_2055_p1 = agg_result_V_0_1_i19_2_fu_2047_p3;

assign zext_ln700_22_fu_2101_p1 = agg_result_V_0_1_i7_fu_2093_p3;

assign zext_ln700_23_fu_2147_p1 = agg_result_V_0_1_i20_1_fu_2139_p3;

assign zext_ln700_24_fu_2193_p1 = agg_result_V_0_1_i20_2_fu_2185_p3;

assign zext_ln700_25_fu_2239_p1 = agg_result_V_0_1_i20_3_fu_2231_p3;

assign zext_ln700_26_fu_2285_p1 = agg_result_V_0_1_i8_fu_2277_p3;

assign zext_ln700_27_fu_2331_p1 = agg_result_V_0_1_i21_1_fu_2323_p3;

assign zext_ln700_28_fu_2377_p1 = agg_result_V_0_1_i21_2_fu_2369_p3;

assign zext_ln700_29_fu_2423_p1 = agg_result_V_0_1_i9_fu_2415_p3;

assign zext_ln700_2_fu_1181_p1 = agg_result_V_0_1_i1_fu_1173_p3;

assign zext_ln700_3_fu_1227_p1 = agg_result_V_0_1_i14_1_fu_1219_p3;

assign zext_ln700_4_fu_1273_p1 = agg_result_V_0_1_i14_2_fu_1265_p3;

assign zext_ln700_5_fu_1319_p1 = agg_result_V_0_1_i14_3_fu_1311_p3;

assign zext_ln700_6_fu_1365_p1 = agg_result_V_0_1_i2_fu_1357_p3;

assign zext_ln700_7_fu_1411_p1 = agg_result_V_0_1_i15_1_fu_1403_p3;

assign zext_ln700_8_fu_1457_p1 = agg_result_V_0_1_i15_2_fu_1449_p3;

assign zext_ln700_9_fu_1503_p1 = agg_result_V_0_1_i3_fu_1495_p3;

assign zext_ln700_fu_1089_p1 = agg_result_V_0_1_i_i_fu_1081_p3;

endmodule //ip_handler_compute_i
