Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:02:51.196481] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -execute {set SOMADOR carry_increment_32bits; 
                set GEN_EFF high;
                set MAP_EFF high;
                set OPT_EFF high;} -files ../scripts/genus.tcl 
Date:    Mon Apr 07 17:02:51 2025
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673628KB)
PID:     909450
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[17:02:51.297026] Periodic Lic check successful
[17:02:51.821321] Feature usage summary:
[17:02:51.821321] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (9 seconds elapsed).

#@ Processing -execute option
@genus:root: 1> set SOMADOR carry_increment_32bits; 
                set GEN_EFF high;
                set MAP_EFF high;
                set OPT_EFF high;
#@ Processing -files option
@genus:root: 2> source ../scripts/genus.tcl
#@ Begin verbose source ../scripts/genus.tcl
@file(genus.tcl) 1: set DESIGNDIR /home/gme/guilherme.manske/TCC_inovame
@file(genus.tcl) 2: set TECHDIR   /home/gme/guilherme.manske/sky130_workspace
@file(genus.tcl) 3: set_db init_lib_search_path $TECHDIR/libs.ref/sky130_fd_sc_hd/lib
  Setting attribute of root '/': 'init_lib_search_path' = /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/lib
@file(genus.tcl) 4: set_db init_hdl_search_path $DESIGNDIR/rtl
  Setting attribute of root '/': 'init_hdl_search_path' = /home/gme/guilherme.manske/TCC_inovame/rtl
@file(genus.tcl) 5: read_libs { sky130_fd_sc_hd__tt_025C_1v80.lib }

  Message Summary for Library sky130_fd_sc_hd__tt_025C_1v80.lib:
  **************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 11
  **************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_fd_sc_hd__tt_025C_1v80.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
@file(genus.tcl) 7: read_physical -lef { \
   /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef   \
   /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef \
}
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'L1M1_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M1M2_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2M3_PR_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_R' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_M' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_MR' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3M4_PR_C' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probe_p_8' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'X' on cell 'sky130_fd_sc_hd__probec_p_8' without MUSTJOINALLPORTS in the pin property.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'WIDTH' for layers 'met2' and 'met5' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.0285, 12.8) of 'RPERSQ' for layers 'met5' and 'li1' is too large.
Warning : The value of the wire parameter is too big. [PHYS-13]
        : The 'RPERSQ: 12.8' of layer 'li1' is much bigger than others.
        : Check the consistency of the specified wire parameter.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'MINSPACING' for layers 'met2' and 'met5' is too large.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__fill_8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tap_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tap_2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvgnd2_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvgnd_1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell sky130_fd_sc_hd__tapvpwrvgnd_1 cannot be found in library.
@file(genus.tcl) 14: read_hdl -sv {componentes/full_adder.sv \
 componentes/generate_i.sv \
 componentes/propagate_i.sv \
 componentes/generate_ij.sv \
 componentes/propagate_ij.sv \
 componentes/bolinha.sv \
 componentes/carry_output.sv \
 componentes/carry.sv \
 componentes/soutput.sv \
 componentes/cla4x3.sv \
 componentes/cla4x3_2.sv \
 componentes/skip4.sv \
 componentes/bypass8.sv \
 somadores/normais/ripple_carry/ripple_carry_adder_8bits.sv \
 somadores/normais/ripple_carry/ripple_carry_adder_16bits.sv \
 somadores/normais/ripple_carry/ripple_carry_adder_32bits.sv \
 somadores/normais/ripple_carry/ripple_carry_adder.sv \
 somadores/normais/carry_select/carry_select_adder.sv \
 somadores/normais/carry_select/carry_select_adder_8888_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_46688_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_46814_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_56678_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_66668_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_68810_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_461012_32bits.sv \
 somadores/normais/carry_select/carry_select_adder_661010_32bits.sv \
 somadores/normais/signal/signal_32bits.sv \
 somadores/normais/carry_bypass/carry_bypass8_32bits.sv \
 somadores/normais/carry_increment/carry_increment_32bits.sv \
 somadores/normais/carry_skip/carry_skip4_32bits.sv \
 somadores/ppas/kogge_stone_32bits.sv \
 somadores/ppas/brent_kung_32bits.sv \
 somadores/ppas/sklansky_32bits.sv \
 somadores/ppas/ladner_fischer_32bits.sv \
 somadores/ppas/han_carlson_32bits.sv \
 somadores/clas/cla_16bits.sv \
 somadores/clas/cla_32bits.sv}
@file(genus.tcl) 68: elaborate $SOMADOR
  Libraries have 328 usable logic and 62 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'carry_increment_32bits' from file '/home/gme/guilherme.manske/TCC_inovame/rtl/somadores/normais/carry_increment/carry_increment_32bits.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'carry_increment_32bits' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'carry_increment_32bits'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: carry_increment_32bits, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: carry_increment_32bits, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: carry_increment_32bits, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: carry_increment_32bits, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus.tcl) 70: check_design -unresolved > check.txt

@file(genus.tcl) 71: read_sdc ../constraints/constraints.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus.tcl) 82: set_db syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(genus.tcl) 84: set_db syn_map_effort $MAP_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(genus.tcl) 85: set_db syn_opt_effort $OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(genus.tcl) 86: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 92: syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in carry_increment_32bits
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info: typical gate delay  120.9 ps   std_slew:   20.9 ps   std_load:  4.0 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: carry_increment_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist carry_increment_32bits)...
Running DP early redundancy removal
Completed DP early redundancy removal on carry_increment_32bits (runtime = 0.0s)
Multi-threaded constant propagation [4|0] ...
...done running DP early constant propagation (0 seconds CPU time, netlist carry_increment_32bits).
qor: dump_pre_qor for carry_increment_32bits (ptr: 0x7f839e694aa0,pid: 909450)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'carry_increment_32bits' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 3.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: carry_increment_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: carry_increment_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside carry_increment_32bits = 0
#Special hiers formed inside full_adder = 0
#Special hiers formed inside full_adder_24 = 0
#Special hiers formed inside ripple_carry_adder_WIDTH4 = 0
#Special hiers formed inside ripple_carry_adder_WIDTH4_7 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside carry_increment_32bits = 0
#Special hiers formed inside full_adder = 0
#Special hiers formed inside full_adder_24 = 0
#Special hiers formed inside ripple_carry_adder_WIDTH4 = 0
#Special hiers formed inside ripple_carry_adder_WIDTH4_7 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.005s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.00 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.00 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'carry_increment_32bits'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'carry_increment_32bits'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: carry_increment_32bits, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.003s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.00 | 
----------------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: carry_increment_32bits, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: carry_increment_32bits, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.00 | 
| hlo_timing_reorder |       0 |       0 |        0.00 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev  |Count|                                                                Message Text                                                                |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-250 |Info   |    2|Processing multi-dimensional arrays.                                                                                                        |
|CDFG-567 |Info   |   12|Instantiating Subdesign.                                                                                                                    |
|CDFG-818 |Warning|    1|Using default parameter value for module elaboration.                                                                                       |
|DPOPT-5  |Info   |    1|Skipping datapath optimization.                                                                                                             |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                                                                                                               |
|ELAB-1   |Info   |    1|Elaborating Design.                                                                                                                         |
|ELAB-2   |Info   |    2|Elaborating Subdesign.                                                                                                                      |
|ELAB-3   |Info   |    1|Done Elaborating Design.                                                                                                                    |
|LBR-9    |Warning|   24|Library cell has no output pins defined.                                                                                                    |
|         |       |     |Add the missing output pin(s)                                                                                                               |
|         |       |     | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not   |
|         |       |     | have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked  |
|         |       |     | to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you |
|         |       |     | query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for|
|         |       |     | the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)       |
|         |       |     | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                         |
|LBR-40   |Info   |   11|An unsupported construct was detected in this library.                                                                                      |
|         |       |     |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                           |
|LBR-81   |Warning|   12|Non-monotonic wireload model found.                                                                                                         |
|         |       |     |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a     |
|         |       |     | monotonic shape.                                                                                                                           |
|LBR-155  |Info   |  134|Mismatch in unateness between 'timing_sense' attribute and the function.                                                                    |
|         |       |     |The 'timing_sense' attribute will be respected.                                                                                             |
|LBR-161  |Info   |    1|Setting the maximum print count of this message to 10 if information_level is less than 9.                                                  |
|LBR-162  |Info   |   67|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                     |
|         |       |     |Setting the 'timing_sense' to non_unate.                                                                                                    |
|LBR-412  |Info   |    1|Created nominal operating condition.                                                                                                        |
|         |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                            |
|         |       |     | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                |
|PHYS-12  |Warning|    3|The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for    |
|         |       |     | layers, etc.                                                                                                                               |
|         |       |     |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.   |
|PHYS-13  |Warning|    1|The value of the wire parameter is too big.                                                                                                 |
|         |       |     |Check the consistency of the specified wire parameter.                                                                                      |
|PHYS-129 |Info   |   25|Via with no resistance will have a value of '0.0' assigned for resistance value.                                                            |
|         |       |     |If this is the expected behavior, this message can be ignored.                                                                              |
|PHYS-279 |Warning|    9|Physical cell not defined in library.                                                                                                       |
|         |       |     |Ensure that the proper library files are available and have been imported.                                                                  |
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                |
|PHYS-2381|Warning|    2|Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file.                                             |
|         |       |     |This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property. |
|SYNTH-1  |Info   |    1|Synthesizing.                                                                                                                               |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 62 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:  -151 ps
Target path end-point (Port: carry_increment_32bits/S[22])

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 2.6540300000000006
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) | 100.0(100.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) | 100.0(100.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'carry_increment_32bits' to generic gates.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus.tcl) 93: write_hdl > outputs/rca_generic.v
@file(genus.tcl) 94: syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay  120.9 ps   std_slew:   20.9 ps   std_load:  4.0 fF  for library domain _default_
Mapping ChipWare ICG instances in carry_increment_32bits
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'carry_increment_32bits' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 62 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) | 100.0(100.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) | 100.0(100.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 62 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:   -17 ps
Target path end-point (Port: carry_increment_32bits/S[30])

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 8645     -309  A[21] --> S[29]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default               -17     -310     -19%     1540 

 
Global incremental target info
==============================
Cost Group 'default' target slack:  -309 ps
Target path end-point (Port: carry_increment_32bits/S[29])

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------
|   Id   |Sev |Count|                 Message Text                 |
--------------------------------------------------------------------
|PA-7    |Info|   66|Resetting power analysis results.             |
|        |    |     |All computed switching activities are removed.|
|PHYS-752|Info|    1|Partition Based Synthesis execution skipped.  |
|SYNTH-2 |Info|    1|Done synthesizing.                            |
|SYNTH-4 |Info|    1|Mapping.                                      |
--------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                6829     -280  A[13] --> S[29]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default              -309     -280      +2%     1540 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 3.3151529999999987
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  44.5( 50.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:03(00:00:03) |  55.5( 50.0) |   17:03:07 (Apr07) |  984.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/carry_increment_32bits/fv_map.fv.json' for netlist 'fv/carry_increment_32bits/fv_map.v.gz'.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/carry_increment_32bits/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  38.1( 42.9) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:03(00:00:03) |  47.6( 42.9) |   17:03:07 (Apr07) |  984.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  14.3( 14.3) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0014339999999997133
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  38.1( 42.9) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:03(00:00:03) |  47.6( 42.9) |   17:03:07 (Apr07) |  984.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  14.4( 14.3) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:carry_increment_32bits ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  38.1( 42.9) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:03(00:00:03) |  47.6( 42.9) |   17:03:07 (Apr07) |  984.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  14.4( 14.3) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  6829     -280     -5762         0        0
            Path: A[13] --> S[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 6829     -280     -5762         0        0
            Path: A[13] --> S[29]
 incr_delay                 6892     -234     -5183         0        0
            Path: A[21] --> S[29]
 incr_delay                 6943     -228     -5075         0        0
            Path: A[21] --> S[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       146  (       33 /       33 )  0.08
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        51  (        0 /        0 )  0.00
    plc_st_fence        51  (        0 /        0 )  0.00
        plc_star        51  (        0 /        0 )  0.00
      plc_laf_st        51  (        0 /        0 )  0.00
 plc_laf_st_fence        51  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        54  (        2 /        7 )  0.03
   plc_laf_lo_st        51  (        0 /        0 )  0.00
       plc_lo_st        51  (        0 /        0 )  0.00
        mb_split        51  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                   6943     -228     -5075         0        0
            Path: A[21] --> S[29]
 incr_tns                   6985     -221     -4320         0        0
            Path: A[21] --> S[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       297  (       47 /       63 )  0.18
   plc_laf_lo_st       250  (        0 /        0 )  0.00
       plc_lo_st       250  (        0 /        0 )  0.00
            fopt       250  (        0 /        0 )  0.00
       crit_dnsz       341  (       27 /       60 )  0.19
             dup       223  (        0 /        0 )  0.00
        setup_dn       223  (        0 /        0 )  0.00
        mb_split       223  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.0009860000000010416
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  38.1( 37.5) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:03(00:00:03) |  47.6( 37.5) |   17:03:07 (Apr07) |  984.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  14.4( 12.5) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:17) |  00:00:00(00:00:01) |  -0.0( 12.5) |   17:03:09 (Apr07) |  984.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:01 (Apr07) |  594.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:02(00:00:03) |  38.1( 37.5) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:04 (Apr07) |  594.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:15) |  00:00:03(00:00:03) |  47.6( 37.5) |   17:03:07 (Apr07) |  984.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:01(00:00:01) |  14.4( 12.5) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:08 (Apr07) |  984.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:17) |  00:00:00(00:00:01) |  -0.0( 12.5) |   17:03:09 (Apr07) |  984.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:03:09 (Apr07) |  984.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       600      5051       594
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -       600      5051       594
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       614      3753       984
##>M:Const Prop                         0      -280      5762       614      3753       984
##>M:Cleanup                            1      -221      4320       617      3899       984
##>M:MBCI                               0         -         -       617      3899       984
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'carry_increment_32bits'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus.tcl) 95: write_hdl > outputs/rca_map.v
@file(genus.tcl) 97: syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 3.180 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
li1             V         0.00        0.000088  
met1            H         1.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
li1             V         0.00        75.294118  
met1            H         1.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.017812  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
li1             V         0.00         0.170000  
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'carry_increment_32bits' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                  6985     -221     -4320         0        0
            Path: A[21] --> S[29]
-------------------------------------------------------------------------------
 const_prop                 6985     -221     -4320         0        0
            Path: A[21] --> S[29]
 simp_cc_inputs             6937     -217     -4326         0        0
            Path: A[21] --> S[29]
-------------------------------------------------------------------------------
 hi_fo_buf                  6937     -217     -4326         0        0
            Path: A[21] --> S[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 6937     -217     -4326         0        0
            Path: A[21] --> S[29]
 incr_delay                 6972     -211     -4330         0        0
            Path: B[25] --> S[29]
 incr_delay                 7011     -205     -4406         0        0
            Path: A[21] --> S[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        76  (       11 /       18 )  0.07
       crit_upsz        51  (        0 /        0 )  0.02
       crit_slew        52  (        1 /        4 )  0.02
        setup_dn        51  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        51  (        0 /        0 )  0.00
    plc_st_fence        51  (        0 /        0 )  0.00
        plc_star        51  (        0 /        0 )  0.00
      plc_laf_st        51  (        0 /        0 )  0.00
 plc_laf_st_fence        51  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        51  (        0 /        0 )  0.00
       plc_lo_st        51  (        0 /        0 )  0.00
            fopt        51  (        0 /        0 )  0.00
       crit_swap        51  (        0 /        0 )  0.00
       mux2_swap        51  (        0 /        0 )  0.00
       crit_dnsz        78  (        0 /        0 )  0.04
       load_swap        51  (        0 /        0 )  0.01
            fopt        51  (        0 /        4 )  0.02
        setup_dn        51  (        0 /        0 )  0.00
       load_isol        51  (        0 /        0 )  0.05
       load_isol        51  (        0 /        0 )  0.00
        move_for        51  (        0 /        0 )  0.00
        move_for        51  (        0 /        0 )  0.00
          rem_bi        51  (        0 /        0 )  0.00
         offload        51  (        0 /        0 )  0.00
          rem_bi        51  (        0 /        0 )  0.00
         offload        51  (        0 /        0 )  0.00
           phase        51  (        0 /        0 )  0.00
        in_phase        51  (        0 /        0 )  0.00
       merge_bit        54  (        0 /        0 )  0.00
     merge_idrvr        51  (        0 /        0 )  0.00
     merge_iload        51  (        0 /        0 )  0.00
    merge_idload        51  (        0 /        6 )  0.02
      merge_drvr        51  (        0 /        0 )  0.00
      merge_load        51  (        0 /        0 )  0.00
          decomp        51  (        0 /        0 )  0.02
        p_decomp        51  (        0 /        0 )  0.02
        levelize        51  (        0 /        0 )  0.00
        mb_split        51  (        0 /        0 )  0.00
             dup        51  (        0 /        0 )  0.00
      mux_retime        51  (        0 /        0 )  0.00
         buf2inv        51  (        0 /        0 )  0.00
             exp        12  (        1 /        9 )  0.01
       gate_deco        10  (        0 /        4 )  0.05
       gcomp_tim       102  (        0 /        0 )  0.14
  inv_pair_2_buf        49  (        0 /        0 )  0.00

 incr_delay                 7660     -171     -3812         0        0
            Path: B[21] --> S[27]
 incr_delay                 7953     -152     -3181         0        0
            Path: A[5] --> S[30]
 incr_delay                 8199     -135     -2848         0        0
            Path: A[5] --> S[22]
 incr_delay                 8193     -135     -2845         0        0
            Path: A[5] --> S[22]
 incr_delay                 8184     -130     -2667         0        0
            Path: A[5] --> S[22]
 incr_delay                 8334     -116     -2224         0        0
            Path: B[0] --> S[19]
 incr_delay                 8867      -80     -1582         0        0
            Path: A[25] --> S[31]
 incr_delay                 8880      -79     -1579         0        0
            Path: B[0] --> S[20]
 incr_delay                 8931      -73     -1427         0        0
            Path: A[13] --> S[30]
 incr_delay                 8931      -73     -1413         0        0
            Path: A[13] --> S[28]
 incr_delay                 8936      -67     -1363         0        0
            Path: B[5] --> S[26]
 incr_delay                 8970      -66     -1326         0        0
            Path: B[0] --> S[20]
 incr_delay                 8972      -65     -1246         0        0
            Path: B[0] --> S[20]
 incr_delay                 9000      -63     -1201         0        0
            Path: B[21] --> S[31]
 incr_delay                 8974      -62     -1171         0        0
            Path: B[0] --> S[30]
 incr_delay                 9068      -59     -1093         0        0
            Path: B[21] --> S[25]
 incr_delay                 9117      -53      -970         0        0
            Path: B[21] --> S[29]
 incr_delay                 9138      -49      -947         0        0
            Path: B[21] --> S[29]
 incr_delay                 9158      -48      -932         0        0
            Path: A[5] --> S[31]
 incr_delay                 9181      -46      -882         0        0
            Path: A[5] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       133  (       50 /      123 )  3.37
        crr_glob       332  (       46 /       50 )  0.20
         crr_200        82  (       29 /       78 )  0.82
        crr_glob       168  (       29 /       29 )  0.08
         crr_300        76  (       26 /       71 )  0.95
        crr_glob       229  (       26 /       26 )  0.07
         crr_400        33  (        2 /       31 )  0.40
        crr_glob       108  (        2 /        2 )  0.03
         crr_111        89  (       10 /       89 )  1.59
        crr_glob       120  (        8 /       10 )  0.10
         crr_210        66  (       12 /       64 )  1.15
        crr_glob       133  (       11 /       12 )  0.08
         crr_110        92  (        8 /       87 )  1.15
        crr_glob       113  (        5 /        8 )  0.08
         crr_101       256  (       76 /      188 )  2.46
        crr_glob       593  (       73 /       76 )  0.20
         crr_201        72  (       10 /       72 )  1.06
        crr_glob       137  (        8 /       10 )  0.07
         crr_211        61  (        9 /       61 )  1.45
        crr_glob       117  (        9 /        9 )  0.07
        crit_msz       153  (       22 /       23 )  0.13
       crit_upsz       136  (       11 /       11 )  0.06
       crit_slew        92  (        2 /        5 )  0.04
        setup_dn       174  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        84  (        0 /        0 )  0.00
    plc_st_fence        84  (        0 /        0 )  0.00
        plc_star        84  (        0 /        0 )  0.00
      plc_laf_st        84  (        0 /        0 )  0.00
 plc_laf_st_fence        84  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        84  (        0 /        0 )  0.00
            fopt       245  (       16 /       26 )  0.11
       crit_swap        84  (        0 /        0 )  0.02
       mux2_swap        84  (        0 /        0 )  0.00
       crit_dnsz       145  (        2 /        2 )  0.07
       load_swap        90  (        0 /        0 )  0.02
            fopt       245  (       16 /       26 )  0.11
        setup_dn       174  (        0 /        0 )  0.00
       load_isol       180  (        0 /        0 )  0.09
       load_isol       180  (        0 /        0 )  0.09
        move_for       180  (        0 /        0 )  0.01
        move_for       180  (        0 /        0 )  0.01
          rem_bi       180  (        0 /        0 )  0.00
         offload       180  (        0 /        0 )  0.00
          rem_bi       180  (        0 /        0 )  0.00
         offload       180  (        0 /        0 )  0.00
       merge_bit       130  (        5 /        5 )  0.01
     merge_idrvr        90  (        0 /        0 )  0.00
     merge_iload        90  (        0 /        0 )  0.00
    merge_idload       105  (        1 /        2 )  0.01
      merge_drvr        89  (        0 /        0 )  0.00
      merge_load        89  (        0 /        0 )  0.00
           phase        89  (        0 /        0 )  0.00
          decomp        89  (        0 /        0 )  0.02
        p_decomp        89  (        0 /        0 )  0.01
        levelize        89  (        0 /        0 )  0.00
        mb_split        89  (        0 /        0 )  0.00
        in_phase        89  (        0 /        0 )  0.00
             dup        89  (        0 /        0 )  0.00
      mux_retime        89  (        0 /        0 )  0.00
         buf2inv        89  (        0 /        0 )  0.00
             exp        22  (        3 /       15 )  0.02
       gate_deco        34  (        0 /        0 )  0.14
       gcomp_tim       262  (        2 /        2 )  0.38
  inv_pair_2_buf       112  (        0 /        0 )  0.00
 init_drc                   9181      -46      -882         0        0
            Path: A[5] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9181      -46      -882         0        0
            Path: A[5] --> S[31]
 incr_tns                   9431      -40      -536         0        0
            Path: A[25] --> S[31]
 incr_tns                   9431      -40      -536         0        0
            Path: A[25] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       360  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       360  (       43 /      107 )  0.37
       crit_upsz       317  (       13 /       39 )  0.16
   plc_laf_lo_st       304  (        0 /        0 )  0.00
       plc_lo_st       304  (        0 /        0 )  0.00
       crit_swap       304  (        0 /       12 )  0.06
       mux2_swap       304  (        0 /        0 )  0.00
       crit_dnsz       422  (       12 /       31 )  0.21
       load_swap       292  (        1 /       13 )  0.06
            fopt       291  (        6 /       13 )  0.10
        setup_dn       285  (        0 /        0 )  0.00
       load_isol       285  (        2 /        3 )  0.30
       load_isol       283  (        0 /        0 )  0.01
        move_for       283  (        0 /        0 )  0.01
        move_for       283  (        0 /        0 )  0.00
          rem_bi       283  (        0 /        0 )  0.00
         offload       283  (        0 /        0 )  0.00
          rem_bi       283  (        0 /        0 )  0.01
         offload       283  (        0 /        0 )  0.01
       merge_bit       287  (        0 /        0 )  0.00
     merge_idrvr       283  (        0 /        0 )  0.00
     merge_iload       283  (        0 /        0 )  0.00
    merge_idload       283  (        1 /        2 )  0.04
      merge_drvr       282  (        0 /        0 )  0.00
      merge_load       282  (        0 /        0 )  0.00
           phase       282  (        0 /        0 )  0.00
          decomp       282  (        2 /        3 )  0.07
        p_decomp       280  (        0 /        0 )  0.02
        levelize       280  (        0 /        0 )  0.00
        mb_split       280  (        0 /        0 )  0.00
             dup       280  (        0 /        0 )  0.01
      mux_retime       280  (        0 /        0 )  0.00
       crr_local       280  (       28 /       65 )  2.15
         buf2inv       252  (        0 /        0 )  0.00

 init_area                  9431      -40      -536         0        0
            Path: A[25] --> S[31]
 rem_buf                    9287      -40      -534         0        0
            Path: A[25] --> S[31]
 rem_inv                    9191      -40      -534         0        0
            Path: A[25] --> S[31]
 merge_bi                   9107      -40      -519         0        0
            Path: B[21] --> S[27]
 io_phase                   9007      -40      -516         0        0
            Path: B[21] --> S[27]
 gate_comp                  9004      -40      -516         0        0
            Path: B[21] --> S[27]
 glob_area                  8970      -40      -516         0        0
            Path: B[21] --> S[27]
 area_down                  8922      -39      -494         0        0
            Path: A[25] --> S[31]
 rem_buf                    8914      -39      -494         0        0
            Path: A[25] --> S[31]
 rem_inv                    8907      -39      -494         0        0
            Path: A[25] --> S[31]
 merge_bi                   8900      -39      -494         0        0
            Path: A[25] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        10  (        0 /        1 )  0.02
         rem_buf       116  (       21 /       36 )  0.09
         rem_inv        52  (        9 /       19 )  0.05
        merge_bi        38  (       12 /       18 )  0.04
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase       141  (       14 /       19 )  0.15
       gate_comp       696  (        1 /        3 )  0.87
       gcomp_mog        55  (        0 /        0 )  0.11
       glob_area        27  (       14 /       27 )  0.09
       area_down       156  (       12 /       22 )  0.15
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        92  (        1 /        9 )  0.07
         rem_inv        39  (        1 /        9 )  0.04
        merge_bi        25  (        1 /        5 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 8900      -39      -494         0        0
            Path: A[25] --> S[31]
 incr_delay                 8900      -39      -494         0        0
            Path: A[5] --> S[31]
 incr_delay                 8863      -37      -490         0        0
            Path: B[5] --> S[25]
 incr_delay                 8880      -36      -479         0        0
            Path: A[9] --> S[31]
 incr_delay                 8983      -32      -442         0        0
            Path: B[5] --> S[31]
 incr_delay                 8986      -32      -442         0        0
            Path: B[5] --> S[24]
 incr_delay                 8983      -31      -438         0        0
            Path: B[5] --> S[31]
 incr_delay                 8994      -30      -421         0        0
            Path: A[21] --> Cout
 incr_delay                 8990      -30      -412         0        0
            Path: B[5] --> S[24]
 incr_delay                 8991      -29      -408         0        0
            Path: B[5] --> S[31]
 incr_delay                 8997      -29      -398         0        0
            Path: B[5] --> S[25]
 incr_delay                 8993      -29      -395         0        0
            Path: A[13] --> S[27]
 incr_delay                 9008      -28      -395         0        0
            Path: B[5] --> S[31]
 incr_delay                 9018      -28      -389         0        0
            Path: B[5] --> S[31]
 incr_delay                 9044      -27      -387         0        0
            Path: B[5] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        62  (        4 /       52 )  1.53
        crr_glob       107  (        3 /        4 )  0.07
         crr_200        78  (        7 /       69 )  0.60
        crr_glob       134  (        5 /        7 )  0.04
         crr_300        41  (        0 /       37 )  0.35
        crr_glob        96  (        0 /        0 )  0.02
         crr_400        31  (        0 /       27 )  0.33
        crr_glob        96  (        0 /        0 )  0.02
         crr_111       117  (        9 /      117 )  1.88
        crr_glob       149  (        7 /        9 )  0.11
         crr_210        61  (        0 /       51 )  0.89
        crr_glob        99  (        0 /        0 )  0.05
         crr_110        97  (        4 /       87 )  0.95
        crr_glob       124  (        2 /        4 )  0.07
         crr_101        94  (        2 /       71 )  0.75
        crr_glob       109  (        2 /        2 )  0.06
         crr_201        94  (       15 /       93 )  1.13
        crr_glob       172  (       12 /       15 )  0.09
         crr_211        61  (        0 /       61 )  1.30
        crr_glob       100  (        0 /        0 )  0.06
        crit_msz       149  (       10 /       15 )  0.13
       crit_upsz        99  (        0 /        1 )  0.05
       crit_slew        99  (        0 /        5 )  0.05
        setup_dn       198  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        99  (        0 /        0 )  0.00
    plc_st_fence        99  (        0 /        0 )  0.00
        plc_star        99  (        0 /        0 )  0.00
      plc_laf_st        99  (        0 /        0 )  0.00
 plc_laf_st_fence        99  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        99  (        0 /        0 )  0.00
            fopt       198  (        0 /        5 )  0.04
       crit_swap        99  (        0 /        0 )  0.01
       mux2_swap        99  (        0 /        0 )  0.00
       crit_dnsz       145  (        0 /        0 )  0.07
       load_swap        99  (        0 /        0 )  0.02
            fopt       198  (        0 /        5 )  0.04
        setup_dn       198  (        0 /        0 )  0.00
       load_isol       198  (        0 /        0 )  0.10
       load_isol       198  (        0 /        0 )  0.10
        move_for       198  (        0 /        0 )  0.00
        move_for       198  (        0 /        0 )  0.00
          rem_bi       198  (        0 /        0 )  0.00
         offload       198  (        0 /        0 )  0.00
          rem_bi       198  (        0 /        0 )  0.00
         offload       198  (        0 /        0 )  0.00
       merge_bit       101  (        0 /        0 )  0.00
     merge_idrvr        99  (        0 /        0 )  0.00
     merge_iload        99  (        0 /        0 )  0.00
    merge_idload        99  (        0 /        8 )  0.03
      merge_drvr        99  (        0 /        0 )  0.00
      merge_load        99  (        0 /        0 )  0.00
           phase        99  (        0 /        0 )  0.00
          decomp        99  (        0 /        0 )  0.01
        p_decomp        99  (        0 /        0 )  0.00
        levelize        99  (        0 /        1 )  0.00
        mb_split        99  (        0 /        0 )  0.00
        in_phase        99  (        0 /        0 )  0.00
             dup        99  (        0 /        0 )  0.00
      mux_retime        99  (        0 /        0 )  0.00
         buf2inv        99  (        0 /        0 )  0.00
             exp        23  (        1 /       15 )  0.03
       gate_deco        26  (        0 /        0 )  0.11
       gcomp_tim       263  (        0 /        1 )  0.36
  inv_pair_2_buf        99  (        0 /        0 )  0.00
 init_drc                   9044      -27      -387         0        0
            Path: B[5] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9044      -27      -387         0        0
            Path: B[5] --> S[31]
 incr_tns                   9105      -27      -305         0        0
            Path: B[5] --> S[31]
 incr_tns                   9105      -27      -305         0        0
            Path: B[5] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       143  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       143  (       16 /       30 )  0.15
       crit_upsz       127  (        8 /       15 )  0.07
   plc_laf_lo_st       119  (        0 /        0 )  0.00
       plc_lo_st       119  (        0 /        0 )  0.00
       crit_swap       119  (        2 /        2 )  0.02
       mux2_swap       117  (        0 /        0 )  0.00
       crit_dnsz       162  (        1 /        8 )  0.08
       load_swap       116  (        0 /        5 )  0.02
            fopt       116  (        4 /        6 )  0.05
        setup_dn       112  (        0 /        0 )  0.00
       load_isol       112  (        0 /        1 )  0.13
       load_isol       112  (        0 /        0 )  0.00
        move_for       112  (        0 /        0 )  0.01
        move_for       112  (        0 /        0 )  0.01
          rem_bi       112  (        0 /        0 )  0.00
         offload       112  (        0 /        0 )  0.00
          rem_bi       112  (        0 /        0 )  0.00
         offload       112  (        0 /        0 )  0.00
       merge_bit       116  (        0 /        0 )  0.00
     merge_idrvr       112  (        0 /        0 )  0.00
     merge_iload       112  (        0 /        0 )  0.00
    merge_idload       112  (        0 /        0 )  0.02
      merge_drvr       112  (        0 /        0 )  0.00
      merge_load       112  (        0 /        0 )  0.00
           phase       112  (        0 /        0 )  0.00
          decomp       112  (        1 /        1 )  0.02
        p_decomp       111  (        0 /        0 )  0.01
        levelize       111  (        0 /        0 )  0.00
        mb_split       111  (        0 /        0 )  0.00
             dup       111  (        0 /        0 )  0.00
      mux_retime       111  (        0 /        0 )  0.00
       crr_local       111  (        3 /       14 )  0.76
         buf2inv       108  (        0 /        0 )  0.00

 init_area                  9105      -27      -305         0        0
            Path: B[5] --> S[31]
 undup                      9087      -27      -303         0        0
            Path: B[5] --> S[31]
 rem_buf                    9066      -27      -303         0        0
            Path: B[5] --> S[31]
 merge_bi                   9051      -27      -303         0        0
            Path: B[5] --> S[31]
 io_phase                   9028      -27      -303         0        0
            Path: B[5] --> S[31]
 gate_comp                  9011      -27      -302         0        0
            Path: B[5] --> S[31]
 gcomp_mog                  8994      -27      -302         0        0
            Path: B[5] --> S[31]
 glob_area                  8970      -27      -302         0        0
            Path: B[5] --> S[31]
 area_down                  8956      -27      -302         0        0
            Path: B[5] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        13  (        2 /        2 )  0.03
         rem_buf        92  (        3 /       14 )  0.07
         rem_inv        40  (        0 /        6 )  0.03
        merge_bi        29  (        3 /        5 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase       128  (        5 /       11 )  0.14
       gate_comp       693  (        2 /        3 )  0.85
       gcomp_mog        55  (        1 /        1 )  0.11
       glob_area        27  (       14 /       27 )  0.09
       area_down       156  (        6 /       15 )  0.15
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 8956      -27      -302         0        0
            Path: B[5] --> S[31]
 incr_delay                 8946      -24      -281         0        0
            Path: B[5] --> S[29]
 incr_delay                 8953      -21      -267         0        0
            Path: B[5] --> S[24]
 incr_delay                 8955      -20      -266         0        0
            Path: A[5] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        80  (        1 /        1 )  0.07
       crit_upsz        88  (        3 /        5 )  0.05
       crit_slew        75  (        0 /        0 )  0.03
        setup_dn        75  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        75  (        0 /        0 )  0.00
    plc_st_fence        75  (        0 /        0 )  0.00
        plc_star        75  (        0 /        0 )  0.00
      plc_laf_st        75  (        0 /        0 )  0.00
 plc_laf_st_fence        75  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        75  (        0 /        0 )  0.00
       plc_lo_st        75  (        0 /        0 )  0.00
            fopt        75  (        0 /        0 )  0.00
       crit_swap        75  (        0 /        0 )  0.01
       mux2_swap        75  (        0 /        0 )  0.00
       crit_dnsz       114  (        0 /        0 )  0.05
       load_swap        75  (        0 /        0 )  0.02
            fopt        93  (        1 /        5 )  0.03
        setup_dn        91  (        0 /        0 )  0.00
       load_isol        91  (        0 /        0 )  0.09
       load_isol        91  (        0 /        0 )  0.00
        move_for        91  (        0 /        0 )  0.00
        move_for        91  (        0 /        0 )  0.00
          rem_bi        91  (        0 /        0 )  0.00
         offload        91  (        0 /        0 )  0.00
          rem_bi        91  (        0 /        0 )  0.00
         offload        91  (        0 /        0 )  0.00
           phase        91  (        0 /        0 )  0.00
        in_phase        91  (        0 /        0 )  0.00
       merge_bit        93  (        0 /        0 )  0.00
     merge_idrvr        91  (        0 /        0 )  0.00
     merge_iload        91  (        0 /        0 )  0.00
    merge_idload        91  (        1 /        6 )  0.02
      merge_drvr        74  (        0 /        0 )  0.00
      merge_load        74  (        0 /        0 )  0.00
          decomp        74  (        0 /        0 )  0.01
        p_decomp        74  (        0 /        0 )  0.00
        levelize        74  (        0 /        0 )  0.00
        mb_split        74  (        0 /        0 )  0.00
             dup        74  (        0 /        0 )  0.00
      mux_retime        74  (        0 /        0 )  0.00
         buf2inv        74  (        0 /        0 )  0.00
             exp         9  (        0 /        6 )  0.01
       gate_deco        26  (        0 /        0 )  0.10
       gcomp_tim       182  (        0 /        0 )  0.24
  inv_pair_2_buf        74  (        0 /        0 )  0.00

 init_drc                   8955      -20      -266         0        0
            Path: A[5] --> S[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                         Message Text                         |
---------------------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                                 |
|CFM-5   |Info   |    1|Wrote formal verification information.                        |
|CFM-212 |Info   |    1|Forcing flat compare.                                         |
|PA-7    |Info   |    4|Resetting power analysis results.                             |
|        |       |     |All computed switching activities are removed.                |
|SYNTH-5 |Info   |    1|Done mapping.                                                 |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                                     |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a future release.|
|        |       |     |Contact Cadence support to understand current flows.          |
---------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'carry_increment_32bits'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus.tcl) 98: write_hdl > outputs/rca_opt.v
@file(genus.tcl) 103: write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > outputs/delays.sdf
@file(genus.tcl) 105: report_timing > reports/report_timing.rpt
@file(genus.tcl) 106: report_power  > reports/report_power.rpt
Warning: Library 'sky130_fd_sc_hd__tt_025C_1v80' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sky130_fd_sc_hd__tt_025C_1v80' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : carry_increment_32bits
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/report_power.rpt
@file(genus.tcl) 107: report_area   > reports/report_area.rpt
@file(genus.tcl) 108: report_qor    > reports/report_qor.rpt
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
@file(genus.tcl) 117: write_sdc > outputs/adder_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(genus.tcl) 119: write_db -common -legacy -all_root_attributes ../genus/to_innovus/
%# Begin ::stylus_db::write (04/07 17:03:47, mem=1914.26M)
(stylus_db): Argument checking
Warning : Saving 'Common-DB' of a design using non-MMMC timing configuration. [DATABASE-140]
        : Timing will likely be upgraded to use MMMC on read.
(stylus_db): Directory creation under '../genus/to_innovus'
(stylus_db): Saving Verilog
(stylus_db): Saving DEF
(stylus_db): No floorplan exists, DEF will not be written.
(stylus_db): Saving SCANDEF
(stylus_db): No scan definition is present.
(stylus_db): Saving Latency
(stylus_db): Saving MMMC/SDC
Writing compressed SDC constraint file ../genus/to_innovus/cmn/carry_increment_32bits.mmmc/views/default_emulate_view/latency.sdc.gz
**INFO: (stylus_db): Any loop-breaker instances will be included in SDC constraints.
File ../genus/to_innovus/cmn/carry_increment_32bits.mmmc/carry_increment_32bits.mmmc.tcl has been written.
Writing compressed SDC constraint file ../genus/to_innovus/cmn/carry_increment_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file ../genus/to_innovus/cmn/carry_increment_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz has been written
Info: file ../genus/to_innovus/cmn/carry_increment_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz has been written
(stylus_db): Saving Derates
(stylus_db): Saving Path-Adjusts
(stylus_db): Saving Path Group Options
Writing compressed SDC constraint file ../genus/to_innovus/cmn/carry_increment_32bits.mmmc/pathadjust.sdc.gz
Finished SDC export (command execution time mm:ss (real) = 00:00).
(stylus_db): Saving Path-Groups
(stylus_db): Saving User-Attribute Settings
(stylus_db): Saving Root Attribute Settings
(stylus_db): Saving Design and Library Attribute Settings
  Setting attribute of root '/': 'opt_spatial_power_driven' = false
**WARN: (enc): No scan present, forcing 'place_global_reorder_scan false'.
(stylus_db): Saving Innovus Compatible Modes and Global Settings

(stylus_db): Saving NanoRoute Layer Assignments

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

(stylus_db): Saving Flowkit Settings
(stylus_db): Saving Synthesis .g
(stylus_db): Saving Synthesis .g
(stylus_db): Saving Genus nonMMMC information
Writing GENUS setup file... Library
(stylus_db): Saving Native DB
Finished exporting design database to file '/home/gme/guilherme.manske/TCC_inovame/genus/to_innovus/syn/carry_increment_32bits.db' for 'carry_increment_32bits' (command execution time mm:ss cpu = 00:00, real = 00:00).
(stylus_db): Waiting for all child processes to complete
(stylus_db): Completing mmmc file
(stylus_db): Saving Unified Metrics
%# End ::stylus_db::write (04/07 17:03:59, total cpu=05:00:12, real=05:00:12, peak res=1042.20M, current mem=1953.26M)
@file(genus.tcl) 125: exit

Lic Summary:
[17:03:59.422074] Cdslmd servers: pgmicro01
[17:03:59.422082] Feature usage summary:
[17:03:59.422083] Genus_Synthesis

Normal exit.