

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Wed Sep 13 12:31:51 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F26K83
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 21/07/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F26K83 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _OSCTUNE	set	14814
    48   000000                     _OSCFRQ	set	14815
    49   000000                     _LATCbits	set	16316
    50   000000                     _OSCCON1	set	14809
    51   000000                     _OSCCON3	set	14811
    52   000000                     _OSCEN	set	14813
    53   000000                     _LATC	set	16316
    54   000000                     _PORTC	set	16332
    55   000000                     _TRISC	set	16324
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60   00FF98                     __pcinit:
    61                           	callstack 0
    62   00FF98                     start_initialization:
    63                           	callstack 0
    64   00FF98                     __initialization:
    65                           	callstack 0
    66   00FF98                     end_of_initialization:
    67                           	callstack 0
    68   00FF98                     __end_of__initialization:
    69                           	callstack 0
    70   00FF98  0100               	movlb	0
    71   00FF9A  EFCF  F07F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74   000001                     __pcstackCOMRAM:
    75                           	callstack 0
    76   000001                     ??_main:
    77                           
    78                           ; 1 bytes @ 0x0
    79   000001                     	ds	2
    80                           
    81 ;;
    82 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    83 ;;
    84 ;; *************** function _main *****************
    85 ;; Defined at:
    86 ;;		line 73 in file "main.c"
    87 ;; Parameters:    Size  Location     Type
    88 ;;		None
    89 ;; Auto vars:     Size  Location     Type
    90 ;;		None
    91 ;; Return value:  Size  Location     Type
    92 ;;                  1    wreg      void 
    93 ;; Registers used:
    94 ;;		wreg, status,2
    95 ;; Tracked objects:
    96 ;;		On entry : 0/0
    97 ;;		On exit  : 0/0
    98 ;;		Unchanged: 0/0
    99 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   100 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   101 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   102 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   103 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   104 ;;Total ram usage:        2 bytes
   105 ;; This function calls:
   106 ;;		Nothing
   107 ;; This function is called by:
   108 ;;		Startup code after reset
   109 ;; This function uses a non-reentrant model
   110 ;;
   111                           
   112                           	psect	text0
   113   00FF9E                     __ptext0:
   114                           	callstack 0
   115   00FF9E                     _main:
   116                           	callstack 31
   117   00FF9E                     
   118                           ;main.c: 76:     OSCCON1 = 0x60;
   119   00FF9E  0E60               	movlw	96
   120   00FFA0  0139               	movlb	57	; () banked
   121   00FFA2  6FD9               	movwf	217,b	;volatile
   122                           
   123                           ;main.c: 78:     OSCCON3 = 0x00;
   124   00FFA4  0E00               	movlw	0
   125   00FFA6  6FDB               	movwf	219,b	;volatile
   126                           
   127                           ;main.c: 80:     OSCEN = 0x00;
   128   00FFA8  0E00               	movlw	0
   129   00FFAA  6FDD               	movwf	221,b	;volatile
   130                           
   131                           ;main.c: 82:     OSCFRQ = 0x05;
   132   00FFAC  0E05               	movlw	5
   133   00FFAE  6FDF               	movwf	223,b	;volatile
   134                           
   135                           ;main.c: 84:     OSCTUNE = 0x00;
   136   00FFB0  0E00               	movlw	0
   137   00FFB2  6FDE               	movwf	222,b	;volatile
   138                           
   139                           ;main.c: 86:     PORTC = 0x00;
   140   00FFB4  0E00               	movlw	0
   141   00FFB6  6ECC               	movwf	204,c	;volatile
   142                           
   143                           ;main.c: 87:     LATC = 0x00;
   144   00FFB8  0E00               	movlw	0
   145   00FFBA  6EBC               	movwf	188,c	;volatile
   146                           
   147                           ;main.c: 88:     TRISC = 0x00;
   148   00FFBC  0E00               	movlw	0
   149   00FFBE  6EC4               	movwf	196,c	;volatile
   150   00FFC0                     l706:
   151                           
   152                           ;main.c: 91:     {;main.c: 93:         LATCbits.LC2= 1;
   153   00FFC0  84BC               	bsf	188,2,c	;volatile
   154   00FFC2                     
   155                           ;main.c: 94:         _delay((unsigned long)((1000)*(1600000/4000.0)));
   156   00FFC2  0E03               	movlw	3
   157   00FFC4  6E02               	movwf	(??_main+1)^0,c
   158   00FFC6  0E08               	movlw	8
   159   00FFC8  6E01               	movwf	??_main^0,c
   160   00FFCA  0E77               	movlw	119
   161   00FFCC                     u17:
   162   00FFCC  2EE8               	decfsz	wreg,f,c
   163   00FFCE  D7FE               	bra	u17
   164   00FFD0  2E01               	decfsz	??_main^0,f,c
   165   00FFD2  D7FC               	bra	u17
   166   00FFD4  2E02               	decfsz	(??_main+1)^0,f,c
   167   00FFD6  D7FA               	bra	u17
   168   00FFD8  F000               	nop	
   169   00FFDA                     
   170                           ;main.c: 95:         LATCbits.LC2 = 0;
   171   00FFDA  94BC               	bcf	188,2,c	;volatile
   172   00FFDC                     
   173                           ;main.c: 96:         _delay((unsigned long)((1000)*(1600000/4000.0)));
   174   00FFDC  0E03               	movlw	3
   175   00FFDE  6E02               	movwf	(??_main+1)^0,c
   176   00FFE0  0E08               	movlw	8
   177   00FFE2  6E01               	movwf	??_main^0,c
   178   00FFE4  0E77               	movlw	119
   179   00FFE6                     u27:
   180   00FFE6  2EE8               	decfsz	wreg,f,c
   181   00FFE8  D7FE               	bra	u27
   182   00FFEA  2E01               	decfsz	??_main^0,f,c
   183   00FFEC  D7FC               	bra	u27
   184   00FFEE  2E02               	decfsz	(??_main+1)^0,f,c
   185   00FFF0  D7FA               	bra	u27
   186   00FFF2  F000               	nop	
   187   00FFF4  EFE0  F07F         	goto	l706
   188   00FFF8  EFFE  F07F         	goto	start
   189   00FFFC                     __end_of_main:
   190                           	callstack 0
   191   000000                     
   192                           	psect	rparam
   193   000000                     
   194                           	psect	idloc
   195                           
   196                           ;Config register IDLOC0 @ 0x200000
   197                           ;	unspecified, using default values
   198   200000                     	org	2097152
   199   200000  FFFF               	dw	65535
   200                           
   201                           ;Config register IDLOC1 @ 0x200002
   202                           ;	unspecified, using default values
   203   200002                     	org	2097154
   204   200002  FFFF               	dw	65535
   205                           
   206                           ;Config register IDLOC2 @ 0x200004
   207                           ;	unspecified, using default values
   208   200004                     	org	2097156
   209   200004  FFFF               	dw	65535
   210                           
   211                           ;Config register IDLOC3 @ 0x200006
   212                           ;	unspecified, using default values
   213   200006                     	org	2097158
   214   200006  FFFF               	dw	65535
   215                           
   216                           ;Config register IDLOC4 @ 0x200008
   217                           ;	unspecified, using default values
   218   200008                     	org	2097160
   219   200008  FFFF               	dw	65535
   220                           
   221                           ;Config register IDLOC5 @ 0x20000A
   222                           ;	unspecified, using default values
   223   20000A                     	org	2097162
   224   20000A  FFFF               	dw	65535
   225                           
   226                           ;Config register IDLOC6 @ 0x20000C
   227                           ;	unspecified, using default values
   228   20000C                     	org	2097164
   229   20000C  FFFF               	dw	65535
   230                           
   231                           ;Config register IDLOC7 @ 0x20000E
   232                           ;	unspecified, using default values
   233   20000E                     	org	2097166
   234   20000E  FFFF               	dw	65535
   235                           
   236                           	psect	config
   237                           
   238                           ;Config register CONFIG1L @ 0x300000
   239                           ;	External Oscillator Selection
   240                           ;	FEXTOSC = OFF, Oscillator not enabled
   241                           ;	Reset Oscillator Selection
   242                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   243   300000                     	org	3145728
   244   300000  8C                 	db	140
   245                           
   246                           ;Config register CONFIG1H @ 0x300001
   247                           ;	Clock out Enable bit
   248                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   249                           ;	PRLOCKED One-Way Set Enable bit
   250                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   251                           ;	Clock Switch Enable bit
   252                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   253                           ;	Fail-Safe Clock Monitor Enable bit
   254                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   255   300001                     	org	3145729
   256   300001  FF                 	db	255
   257                           
   258                           ;Config register CONFIG2L @ 0x300002
   259                           ;	MCLR Enable bit
   260                           ;	MCLRE = INTMCLR, If LVP = 0, MCLR pin function is port defined function; If LVP =1, RE
      +                          3 pin fuction is MCLR
   261                           ;	Power-up timer selection bits
   262                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   263                           ;	Multi-vector enable bit
   264                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   265                           ;	IVTLOCK bit One-way set enable bit
   266                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   267                           ;	Low Power BOR Enable bit
   268                           ;	LPBOREN = OFF, ULPBOR disabled
   269                           ;	Brown-out Reset Enable bits
   270                           ;	BOREN = OFF, Brown-out Reset disabled
   271   300002                     	org	3145730
   272   300002  3E                 	db	62
   273                           
   274                           ;Config register CONFIG2H @ 0x300003
   275                           ;	Brown-out Reset Voltage Selection bits
   276                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   277                           ;	ZCD Disable bit
   278                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   279                           ;	PPSLOCK bit One-Way Set Enable bit
   280                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   281                           ;	Stack Full/Underflow Reset Enable bit
   282                           ;	STVREN = ON, Stack full/underflow will cause Reset
   283                           ;	Debugger Enable bit
   284                           ;	DEBUG = OFF, Background debugger disabled
   285                           ;	Extended Instruction Set Enable bit
   286                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   287   300003                     	org	3145731
   288   300003  FF                 	db	255
   289                           
   290                           ;Config register CONFIG3L @ 0x300004
   291                           ;	WDT Period selection bits
   292                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   293                           ;	WDT operating mode
   294                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   295   300004                     	org	3145732
   296   300004  9F                 	db	159
   297                           
   298                           ;Config register CONFIG3H @ 0x300005
   299                           ;	WDT Window Select bits
   300                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   301                           ;	WDT input clock selector
   302                           ;	WDTCCS = SC, Software Control
   303   300005                     	org	3145733
   304   300005  FF                 	db	255
   305                           
   306                           ;Config register CONFIG4L @ 0x300006
   307                           ;	Boot Block Size selection bits
   308                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   309                           ;	Boot Block enable bit
   310                           ;	BBEN = OFF, Boot block disabled
   311                           ;	Storage Area Flash enable bit
   312                           ;	SAFEN = OFF, SAF disabled
   313                           ;	Application Block write protection bit
   314                           ;	WRTAPP = OFF, Application Block not write protected
   315   300006                     	org	3145734
   316   300006  FF                 	db	255
   317                           
   318                           ;Config register CONFIG4H @ 0x300007
   319                           ;	Boot Block Write Protection bit
   320                           ;	WRTB = OFF, Boot Block not write-protected
   321                           ;	Configuration Register Write Protection bit
   322                           ;	WRTC = OFF, Configuration registers (300000-30000Bh) not write-protected
   323                           ;	Data EEPROM Write Protection bit
   324                           ;	WRTD = OFF, Data EEPROM not write-protected
   325                           ;	SAF Write protection bit
   326                           ;	WRTSAF = OFF, SAF not Write Protected
   327                           ;	Low Voltage Programming Enable bit
   328                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   329   300007                     	org	3145735
   330   300007  FF                 	db	255
   331                           
   332                           ;Config register CONFIG5L @ 0x300008
   333                           ;	PFM and Data EEPROM Code Protection bit
   334                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   335   300008                     	org	3145736
   336   300008  FF                 	db	255
   337                           
   338                           ;Config register CONFIG5H @ 0x300009
   339                           ;	unspecified, using default values
   340   300009                     	org	3145737
   341   300009  FF                 	db	255
   342                           tosu	equ	0x3FFF
   343                           tosh	equ	0x3FFE
   344                           tosl	equ	0x3FFD
   345                           stkptr	equ	0x3FFC
   346                           pclatu	equ	0x3FFB
   347                           pclath	equ	0x3FFA
   348                           pcl	equ	0x3FF9
   349                           tblptru	equ	0x3FF8
   350                           tblptrh	equ	0x3FF7
   351                           tblptrl	equ	0x3FF6
   352                           tablat	equ	0x3FF5
   353                           prodh	equ	0x3FF4
   354                           prodl	equ	0x3FF3
   355                           indf0	equ	0x3FEF
   356                           postinc0	equ	0x3FEE
   357                           postdec0	equ	0x3FED
   358                           preinc0	equ	0x3FEC
   359                           plusw0	equ	0x3FEB
   360                           fsr0h	equ	0x3FEA
   361                           fsr0l	equ	0x3FE9
   362                           wreg	equ	0x3FE8
   363                           indf1	equ	0x3FE7
   364                           postinc1	equ	0x3FE6
   365                           postdec1	equ	0x3FE5
   366                           preinc1	equ	0x3FE4
   367                           plusw1	equ	0x3FE3
   368                           fsr1h	equ	0x3FE2
   369                           fsr1l	equ	0x3FE1
   370                           bsr	equ	0x3FE0
   371                           indf2	equ	0x3FDF
   372                           postinc2	equ	0x3FDE
   373                           postdec2	equ	0x3FDD
   374                           preinc2	equ	0x3FDC
   375                           plusw2	equ	0x3FDB
   376                           fsr2h	equ	0x3FDA
   377                           fsr2l	equ	0x3FD9
   378                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK15          100      0       0      34        0.0%
BANK15             100      0       0      35        0.0%
BITBIGSFRhhhhh      33      0       0      36        0.0%
BITBIGSFRhhhhlh      7      0       0      37        0.0%
BITBIGSFRhhhhlh      7      0       0      38        0.0%
BITBIGSFRhhhhll    5DC      0       0      39        0.0%
BITBIGSFRhhl         1      0       0      40        0.0%
BITBIGSFRhl          1      0       0      41        0.0%
BITBIGSFRl         2D9      0       0      42        0.0%
ABS                  0      0       0      43        0.0%
BIGRAM             FFF      0       0      44        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_9             0      0       0     200        0.0%
SFR_9                0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Wed Sep 13 12:31:51 2023

                     u17 FFCC                       u27 FFE6                      l710 FFDA  
                    l712 FFDC                      l704 FF9E                      l706 FFC0  
                    l708 FFC2                      wreg 003FE8                     _LATC 003FBC  
                   _main FF9E                     start FFFC             ___param_bank 000000  
                  ?_main 0001                    _OSCEN 0039DD                    _PORTC 003FCC  
                  _TRISC 003FC4          __initialization FF98             __end_of_main FFFC  
                 ??_main 0001            __activetblptr 000000                   _OSCFRQ 0039DF  
                 isa$std 000001               __accesstop 0060  __end_of__initialization FF98  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  _OSCCON1 0039D9  
                _OSCCON3 0039DB                  _OSCTUNE 0039DE                  __Hparam 0000  
                __Lparam 0000                  __pcinit FF98                  __ramtop 1000  
                __ptext0 FF9E     end_of_initialization FF98      start_initialization FF98  
               _LATCbits 003FBC                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
