<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 3.2 Final//EN" "http://www.w3.org/MarkUp/Wilbur/HTML32.dtd">
<html xmlns="http://www.w3.org/MarkUp/Wilbur/HTML32.dtd">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8">
    <title>Virtuoso UltraSim Simulator User Guide -- 5</title>
<META NAME="Approver" CONTENT="Technical Publications">
<META NAME="Author" CONTENT="Technical Publications">
<META NAME="CreateDate" CONTENT="2018-12-07">
<META NAME="CreateTime" CONTENT="1544164344">
<META NAME="DataType" CONTENT="Manuals">
<META NAME="Description" CONTENT="This manual is intended for integrated circuit (IC) designers who want to use the Virtuoso UltraSim simulator to analyze the timing, power, noise, and reliability of circuit designs.">
<META NAME="DocTitle" CONTENT="Virtuoso UltraSim Simulator User Guide">
<META NAME="DocType" CONTENT="User Guide">
<META NAME="EdmsRelease" CONTENT="FM-Wiki-2.0_HF1">
<META NAME="FileTitle" CONTENT="5">
<META NAME="FileType" CONTENT="Chapter">
<META NAME="Keyword" CONTENT="UltraSim_User">
<META NAME="Language" CONTENT="English">
<META NAME="ModifiedDate" CONTENT="2018-12-07">
<META NAME="ModifiedTime" CONTENT="1544164344">
<META NAME="NextFile" CONTENT="UltraSim_Chap6.html">
<META NAME="PageCount" CONTENT="6">
<META NAME="Platform" CONTENT="ALL">
<META NAME="PrevFile" CONTENT="UltraSim_Chap4.html">
<META NAME="Product" CONTENT="UltraSim">
<META NAME="ProductFamily" CONTENT="Analog & Mixed-Signal Design">
<META NAME="ProductVersion" CONTENT="18.1">
<META NAME="RightsManagement" CONTENT="Copyright 2003Ð2019 Cadence Design Systems Inc.">
<META NAME="Title" CONTENT="Virtuoso UltraSim Simulator User Guide -- 5">
<META NAME="TopicTags" CONTENT="FALSE">
<META NAME="Version" CONTENT="18.1">
  </head>
  <body style="margin-left: 5%;">
    <a name="pagetop"></a>
    <a name="firstpage"></a>
    <!-- Begin Buttons -->
    <table width="650" cellpadding="0" cellspacing="0" border="0">
      <tr>
        <td height="36" width="650" colspan="10">
          <img src="images/header_doc.gif" width="650" height="34">
        </td>
      </tr>
      <tr>
        <td height="20" width="59">
<a href="javascript:openLibrary()"><img src="../support/nav2_library.gif" border="0" alt="View Library" height="20" width="59"></a>

                </td>
<td height="20" width="73">
<a href="UltraSim_UserTOC.html"><img src="../support/nav2_toc.gif" alt="Table of Contents" border="0"></a>
</td>
<td height="20" width="46">
<img src="../support/nav2_index_b.gif" border="0">
</td>

        <td>
          <a href="UltraSim_Chap4.html"><img src="images/nav2_previous.gif" alt="Previous" border="0"></a>
        </td>
        <td>
          <a href="UltraSim_Chap6.html"><img src="images/nav_next.gif" alt="Next" border="0"></a>
        </td>
        <td height="20">
          <a>
<a href="UltraSim_User.pdf"><img src="../support/nav2_print.gif" border="0" alt="Open PDF to print book" height="20" width="114"></a>

          </a>
        </td>
        <td height="20" width="61">
<img src="../support/nav2_black.gif" border="0"  height="20" width="76">

        </td>
        <td height="20" width="76">
<a href="/feedback.htm"><img src="../support/nav2_feedback.gif" border="0" alt="Email Comments" height="20" width="76"></a>

        </td>
        <td height="20" width="43">
<a href="../cdsuser/help.html"><img src="../support/nav2_help.gif" border="0" alt="Help Using Documentation" height="20" width="43"></a>

        </td>
        <td height="20" width="37">
<a href="/exitsearch.htm"><img src="../support/nav2_exit.gif" border="0" alt="Shut Down Cadence Documentation Server" height="20" width="37"></a>

        </td>
      </tr>
    </table>
    <!-- End Buttons -->
    <p>
    <hr>
    <p>
      <h3>
        <center>
          <font >
            <div>Virtuoso<sup>&#174;</sup> UltraSim Simulator User Guide</div>
            <font >
              <div>Product Version 18.1  January 2019</div>
            </font>
          </font>
        </center>
      </h3>
      <br>
    </p>
    <div>
      <h1>5<a name="1032955">&nbsp;</a></h1>
      <h1><a name="1035250">Voltage Regulator Simulation</a></h1>
      <p><a name="1035470">This chapter describes how to perform voltage regulator (VR) simulations using the Virtuoso</a><font color="#000000"><sup>&#174;</sup></font> UltraSim<font color="#000000"><sup>&#8482;</sup></font> simulator.</p>
      <h2><a name="1035698">Overview of Voltage Regulator Simulation</a></h2>
      <p><a name="1036666">Due to the continuous reduction of supply voltage and the adoption of multiple supply voltages within a semiconductor chip, an increasing number of mixed signal&#47;RF or digital circuits use on&#45;chip voltage regulators or charge pumps to generate internal supply voltages.</a></p>
      <p><a name="1036667">Fast SPICE simulators depend on efficient partitioning to achieve simulation speed&#45;up, which is only possible when the circuits are driven by an ideal power supply. Using conventional partition technology, all the blocks connected to an internally regulated supply have to be contained in a single partition, resulting in unacceptable simulation performance. VR simulation overcomes this limitation, enabling you to simulate designs with large circuit blocks powered by internal voltage regulators or charge pumps.</a></p>
      <p><a name="1035684">The conventional Virtuoso UltraSim simulator partitioning process, using </a><font size="2" face="'Courier New'" color="#000000">ms</font>, <font size="2" face="'Courier New'" color="#000000">da</font>, or <font size="2" face="'Courier New'" color="#000000">df</font> mode, is based on ideal supply voltages, such as dc or pwl (see <a href="UltraSim_Chap3.html#225667" title="3"><font color="Blue"><u>"Simulation Modes and Accuracy Settings"</u></font></a><a href="UltraSim_Chap3.html#225667" title="3"></a> for more information about Virtuoso UltraSim simulation modes). If a design is powered by one or multiple VRs, or the supply voltage is generated by other source types (for example, controlled sources), the Virtuoso UltraSim partitioning approach may result in large partitions and decreased simulation performance. VR simulation options can be used to resolve the performance issues produced by these applications. VR simulation is specifically designed for large mixed&#45;signal, digital, and memory designs which are driven by regulators or other sources.</p>
      <p><a name="1035731">VR simulation is not applicable to pure power management blocks or designs with sensitive coupling between the generator and the driven circuit. For these applications, </a><font size="2" face="'Courier New'" color="#000000">a</font> mode should be used.</p>
      <p><a name="1035790">You need to identify the internal supply voltage nodes and driving blocks before using VR options. Supply voltage nodes are characterized by a large number of MOSFETS connected at the source nodes. Use the Virtuoso UltraSim simulator </a><font size="2" face="'Courier New'" color="#000000">usim_report</font> <font size="2" face="'Courier New'" color="#000000">node</font> option to identify supply voltage nodes (see <a href="UltraSim_Chap8.html#57307" title="8"><font color="Blue"><u>"Node Connectivity Report"</u></font></a><a href="UltraSim_Chap8.html#57307" title="8"></a> for more information).</p>
      <h3><a name="1035779">usim_vr</a></h3>
      <h4><a name="1036541">Spectre Syntax</a></h4>
      <dl>
        <font size="2" face="'Courier New'" color="#000000"><a name="1036542">usim_vr inst=[inst1 inst2 ...] node=[node1 node2 ...]</a></font>
      </dl>
      <dl>
        <font size="2" face="'Courier New'" color="#000000"><a name="1036543">usim_vr subckt=subckt1 node=[node1 node2 ...]</a></font>
      </dl>
      <dl>
        <font size="2" face="'Courier New'" color="#000000"><a name="1036544">usim_vr subckt=subckt1 port=[port1 port2 ...]</a></font>
      </dl>
      <h4><a name="1036545">SPICE Syntax</a></h4>
      <dl>
        <font size="2" face="'Courier New'" color="#000000"><a name="1036546">.usim_vr inst=[inst1 inst2 ...] node=[node1 node2 ...]</a></font>
      </dl>
      <dl>
        <font size="2" face="'Courier New'" color="#000000"><a name="1036547">.usim_vr subckt=subckt1 node=[node1 node2 ...]</a></font>
      </dl>
      <dl>
        <font size="2" face="'Courier New'" color="#000000"><a name="1036548">.usim_vr subckt=subckt1 port=[port1 port2 ...]</a></font>
      </dl>
      <p><font color="#000000"><strong>Note: </strong></font><a name="1036297">A period (</a><font size="2" face="'Courier New'" color="#000000">.</font>) is required when using SPICE language syntax (for example, <font size="2" face="'Courier New'" color="#000000">.usim_vr</font>).</p>
      <h4><a name="1035477">Description</a></h4>
      <p><a name="1035855">Use </a><font size="2" face="'Courier New'" color="#000000">usim_vr</font> to run a Virtuoso UltraSim VR simulation (only applicable to circuits simulated in <font size="2" face="'Courier New'" color="#000000">df</font>, <font size="2" face="'Courier New'" color="#000000">da</font>, <font size="2" face="'Courier New'" color="#000000">ms</font>, or <font size="2" face="'Courier New'" color="#000000">mx</font> mode). A netlist file can contain multiple <font size="2" face="'Courier New'" color="#000000">usim_vr</font> commands. VR simulation produces optimal results with a strong regulator driving capacitive load and weak dc loading. Circuits with on&#45;chip voltage regulators driving large digital blocks generally belong to this category. <a href="#1036563" title="5"><font color="Blue"><u>Table&nbsp;5&#45;1</u></font></a><a href="#1036563" title="5"></a> contains all of the <font size="2" face="'Courier New'" color="#000000">usim_vr</font> commands and descriptions.</p>
      <p><font color="#000000"><strong>Note: </strong></font><a name="1036716">You can also perform VR simulations in the Virtuoso Analog Design Environment (ADE). For more information, refer to "Setting Voltage Regulator Simulation Options" in the </a><font color="#000000"><em>Virtuoso Analog Design Environment L User Guide</em></font> (IC 6.1.2) or the <font color="#000000"><em>Virtuoso Analog Design Environment User Guide</em></font> (IC 5.1.41).</p>
      <p align="left"><a name="1035496">&nbsp;</a></p>
      <table summary="" border="1" cellpadding="5" cellspacing="0" width="648">
        <caption>
          <p align="left">
            <strong><font color="#000000"><strong>Table 5&#45;1&nbsp; </strong></font></strong>
            <strong><a name="1036563">usim_vr Commands&nbsp;</a></strong>
          </p>
        </caption>
        <tr>
          <td bgcolor="#CCCCCC" cellpadding="4" border="2" bordercolor="#000000" valign="middle" width="252">
            <p>
              <font face="Verdana, Arial, Helvetica, sans-serif" color="#003366"><strong><a name="1036567">Command</a></strong></font>
            </p>
          </td>
          <td bgcolor="#CCCCCC" cellpadding="4" border="2" bordercolor="#000000" valign="middle" width="396">
            <p>
              <font face="Verdana, Arial, Helvetica, sans-serif" color="#003366"><strong><a name="1036569">Description</a></strong></font>
            </p>
          </td>
        </tr>
        <tr>
          <td cellpadding="4" border="1" bordercolor="#000000" valign="top">
            <p><a name="1036571"><font size="2" face="'Courier New'" color="#000000"><em>inst1, inst2, ...</em></font></a></p>
          </td>
          <td cellpadding="4" border="1" bordercolor="#000000" valign="top">
            <p><a name="1036573">Specifies the instances of the voltage regulator blocks (multiple regulators can be defined). All circuit blocks, which contribute to the generation of the regulated supply voltages, should be specified by multiple block arguments.</a></p>
          </td>
        </tr>
        <tr>
          <td cellpadding="4" valign="top">
            <p><a name="1036575"><font size="2" face="'Courier New'" color="#000000"><em>subckt1</em></font></a></p>
          </td>
          <td cellpadding="4" valign="top">
            <p><a name="1036577">Specifies the subcircuit of the voltage regulator.</a></p>
          </td>
        </tr>
        <tr>
          <td cellpadding="4" valign="top">
            <p><a name="1036579"><font size="2" face="'Courier New'" color="#000000"><em>node1, node2, ...</em></font></a></p>
          </td>
          <td cellpadding="4" valign="top">
            <p><a name="1036581">Specifies the full hierarchical name of the internal power supply nodes driven by the voltage regulator (multiple regulated supply nodes can be specified).</a></p>
          </td>
        </tr>
        <tr>
          <td cellpadding="4" border="1" bordercolor="#000000" valign="top">
            <p><a name="1036583"><font size="2" face="'Courier New'" color="#000000">port1</font></a>, <font size="2" face="'Courier New'" color="#000000">port2</font>, <font size="2" face="'Courier New'" color="#000000">...</font></p>
          </td>
          <td cellpadding="4" border="1" bordercolor="#000000" valign="top">
            <p><a name="1036585">Specifies the port name of the internal power supply nodes driven by the voltage regulator (multiple ports can be specified). The ports are defined in the port list of </a><font size="2" face="'Courier New'" color="#000000">subckt1</font>. </p>
          </td>
        </tr>
      </table>
      <p><font color="#000000"><strong>Note: </strong></font><a name="1036419">The Virtuoso UltraSim simulator supports using wildcards (</a><font size="2" face="'Courier New'" color="#000000">*</font>) in instance, node, and port names.</p>
      <h4><a name="1035497">Examples</a></h4>
      <h4>
        <em></em>
        <em><a name="1035903">Bandgap Reference with Supply Voltage Generator</a></em>
      </h4>
      <p align="left"><a name="1035869"><img src="images/UltraSim_Chap5.08.1.1.png" width="213" height="182" alt=""><br></a></p>
      <p><a name="1036595">SPICE Syntax:</a></p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036596">.usim_opt sim_mode=df</a></font>
      </p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036597">.usim_opt sim_mode=ms subckt=[bg vreg]</a></font>
      </p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036598">.usim_vr subckt=bg</a></font>
      </p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036321">.usim_vr subckt=vreg node=[vddi]</a></font>
      </p>
      <p><a name="1035520">In this example, the voltage regulator consists of a bandgap reference generator (</a><font size="2" face="'Courier New'" color="#000000">bg</font>) and the supply generator (<font size="2" face="'Courier New'" color="#000000">vreg</font>), with an internally regulated supply node (<font size="2" face="'Courier New'" color="#000000">vddi</font>). The Virtuoso UltraSim simulator <font size="2" face="'Courier New'" color="#000000">usim_vr</font> command specifies the generator blocks and internal supply nodes. Global <font size="2" face="'Courier New'" color="#000000">df</font> mode is used to simulate the circuit, and local <font size="2" face="'Courier New'" color="#000000">ms</font> mode is applied to the <font size="2" face="'Courier New'" color="#000000">bg</font> and <font size="2" face="'Courier New'" color="#000000">vreg</font> blocks.</p>
      <h4>
        <em></em>
        <em><a name="1035924">Multiple Generator Blocks</a></em>
      </h4>
      <p align="left"><a name="1035926"><img src="images/UltraSim_Chap5.08.1.2.png" width="263" height="180" alt=""><br></a></p>
      <p><a name="1036603">Spectre Syntax</a></p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036953">usim_opt sim_mode=df inst=[X2]</a></font>
      </p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036604">usim_vr inst=[X0 X1] node=[VDD18 VDD91 VDD92]</a></font>
      </p>
      <p><a name="1036605">or</a></p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036606">usim_opt sim_mode=df inst=X2]</a></font>
      </p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036607">usim_vr inst=[X0] node=[VDD18] </a></font>
      </p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1035968">usim_vr inst=[X1] node=[VDD91 VDD92]</a></font>
      </p>
      <p><a name="1035547">In this example, the design contains multiple generator blocks, and the internally regulated supply nodes are </a><font size="2" face="'Courier New'" color="#000000">VDD18</font>, <font size="2" face="'Courier New'" color="#000000">VDD91</font>, and <font size="2" face="'Courier New'" color="#000000">VDD92</font>. The <font size="2" face="'Courier New'" color="#000000">usim_vr</font> command specifies that the <font size="2" face="'Courier New'" color="#000000">X0</font> and <font size="2" face="'Courier New'" color="#000000">X1</font> instances are the voltage regulator blocks, global <font size="2" face="'Courier New'" color="#000000">ms</font> mode is used to simulate the circuit (default), and local <font size="2" face="'Courier New'" color="#000000">df</font> mode is applied to the digital block.</p>
      <h4>
        <em></em>
        <em><a name="1035970">Voltage Supply Generated by Controlled Source</a></em>
      </h4>
      <p align="left"><a name="1035972"><img src="images/UltraSim_Chap5.08.1.3.png" width="300" height="103" alt=""><br></a></p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036612">usim_opt sim_mode=df [X2]</a></font>
      </p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1036024">usim_vr inst=[E10 R1 I1] node=[vdd]</a></font>
      </p>
      <p><a name="1035586">In this example, the voltage supply is generated by a controlled source, and the internally regulated supply node is </a><font size="2" face="'Courier New'" color="#000000">vdd</font>. The <font size="2" face="'Courier New'" color="#000000">usim_vr</font> command specifies the <font size="2" face="'Courier New'" color="#000000">E10</font>, <font size="2" face="'Courier New'" color="#000000">I1</font>, and <font size="2" face="'Courier New'" color="#000000">R1</font> elements as part of the voltage regulator, global <font size="2" face="'Courier New'" color="#000000">ms</font> mode is used to simulate the circuit (default), and local <font size="2" face="'Courier New'" color="#000000">df</font> mode is applied to the digital block. The <font size="2" face="'Courier New'" color="#000000">usim_vr</font> arguments can be used in any order.</p>
      <p><font color="#000000"><strong>Note: </strong></font><a name="1036181">You have the option to specify only one of the elements in the statement (</a><font size="2" face="'Courier New'" color="#000000">E10</font>, <font size="2" face="'Courier New'" color="#000000">I1</font>, or <font size="2" face="'Courier New'" color="#000000">R1</font>).</p>
      <h4>
        <em></em>
        <em><a name="1036026">Design with Flat Netlist File</a></em>
      </h4>
      <p align="left"><a name="1036028"><img src="images/UltraSim_Chap5.08.1.4.png" width="288" height="138" alt=""><br> </a></p>
      <p>
        <font size="2" face="&quot;Courier New&quot;" color="#000000"><a name="1035612">usim_vr inst=[M1] node=[vdd]</a></font>
      </p>
      <p><a name="1035613">In this example, the design is a flat netlist file without subcircuit definitions. Since there are no subcircuit blocks or instances in a flat netlist file, the block option cannot be specified. To setup a VR simulation, you only need to specify one element that is part of the generator block (in this case, </a><font size="2" face="'Courier New'" color="#000000">M1</font> as the transistor and <font size="2" face="'Courier New'" color="#000000">vdd</font> as the generator node). The simulator uses this information to automatically identify the block.</p>
    </div>
    <br>
    <a href="#pagetop">Return to top of page</a>
    <hr>
    <hr align="left">
    <div style="text-align: left;">
      <!-- Begin Buttons -->      <table width="650" cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td height="20" width="59">
<a href="javascript:openLibrary()"><img src="../support/nav2_library.gif" border="0" alt="View Library" height="20" width="59"></a>

                    </td>
<td height="20" width="73">
<a href="UltraSim_UserTOC.html"><img src="../support/nav2_toc.gif" alt="Table of Contents" border="0"></a>
</td>
<td height="20" width="46">
<img src="../support/nav2_index_b.gif" border="0">
</td>

          <td>
            <a href="UltraSim_Chap4.html"><img src="images/nav2_previous.gif" alt="Previous" border="0"></a>
          </td>
          <td>
            <a href="UltraSim_Chap6.html"><img src="images/nav_next.gif" alt="Next" border="0"></a>
          </td>
          <td>
            <a>
<a href="UltraSim_User.pdf"><img src="../support/nav2_print.gif" border="0" alt="Open PDF to print book" height="20" width="114"></a>

            </a>
          </td>
          <td height="20" width="61">
<img src="../support/nav2_black.gif" border="0"  height="20" width="76">

          </td>
          <td height="20" width="76">
<a href="/feedback.htm"><img src="../support/nav2_feedback.gif" border="0" alt="Email Comments" height="20" width="76"></a>

          </td>
          <td height="20" width="43">
<a href="../cdsuser/help.html"><img src="../support/nav2_help.gif" border="0" alt="Help Using Documentation" height="20" width="43"></a>

          </td>
          <td height="20" width="37">
<a href="/exitsearch.htm"><img src="../support/nav2_exit.gif" border="0" alt="Shut Down Cadence Documentation Server" height="20" width="37"></a>

          </td>
        </tr>
      </table>
      <!-- End Buttons -->
    </div>
    <br>
    <font size="-1" >
For support, see <a href="http://support.cadence.com" target="_blank">Cadence Online Support</a> service.</font>
    <br>
    <br>
    <font size="-1" >
      <i>Copyright &#169; 2019, <a href="http://www.cadence.com">Cadence Design Systems, Inc.</a></i>
    </font>
    <br>
    <font size="-1" >
All rights reserved.</font>
    <br>
    <br>
  </body>
</html>
