{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735004039451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735004039452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 09:33:59 2024 " "Processing started: Tue Dec 24 09:33:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735004039452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735004039452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off peripheral -c peripheral " "Command: quartus_map --read_settings_files=on --write_settings_files=off peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735004039452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735004039653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral.bdf 1 1 " "Found 1 design units, including 1 entities, in source file peripheral.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral " "Found entity 1: peripheral" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735004039702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735004039702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "peripheral " "Elaborating entity \"peripheral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735004039730 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst18 " "Port \"CLK\" of type DFF and instance \"inst18\" is missing source signal" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1735004039731 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst13 " "Port \"CLK\" of type DFF and instance \"inst13\" is missing source signal" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 472 328 392 552 "inst13" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1735004039731 ""}
{ "Warning" "WSGN_SEARCH_FILE" "655536_counter.bdf 1 1 " "Using design file 655536_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 655536_Counter " "Found entity 1: 655536_Counter" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735004039741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735004039741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "655536_Counter 655536_Counter:inst2 " "Elaborating entity \"655536_Counter\" for hierarchy \"655536_Counter:inst2\"" {  } { { "peripheral.bdf" "inst2" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 392 512 664 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735004039742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 655536_Counter:inst2\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"655536_Counter:inst2\|74161:inst\"" {  } { { "655536_counter.bdf" "inst" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735004039761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "655536_Counter:inst2\|74161:inst " "Elaborated megafunction instantiation \"655536_Counter:inst2\|74161:inst\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735004039762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 655536_Counter:inst2\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"655536_Counter:inst2\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735004039770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "655536_Counter:inst2\|74161:inst\|f74161:sub 655536_Counter:inst2\|74161:inst " "Elaborated megafunction instantiation \"655536_Counter:inst2\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"655536_Counter:inst2\|74161:inst\"" {  } { { "74161.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735004039772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 655536_Counter:inst2\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"655536_Counter:inst2\|74161:inst1\"" {  } { { "655536_counter.bdf" "inst1" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735004039773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "655536_Counter:inst2\|74161:inst1 " "Elaborated megafunction instantiation \"655536_Counter:inst2\|74161:inst1\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735004039773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst " "Elaborating entity \"74273\" for hierarchy \"74273:inst\"" {  } { { "peripheral.bdf" "inst" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 304 1088 1208 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735004039785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst " "Elaborated megafunction instantiation \"74273:inst\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 304 1088 1208 496 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735004039785 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "15 " "Ignored 15 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "15 " "Ignored 15 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1735004039889 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1735004039889 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst18 inst18~_emulated inst18~1 " "Register \"inst18\" is converted into an equivalent circuit using register \"inst18~_emulated\" and latch \"inst18~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735004040070 "|peripheral|inst18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst13 inst13~_emulated inst13~1 " "Register \"inst13\" is converted into an equivalent circuit using register \"inst13~_emulated\" and latch \"inst13~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 472 328 392 552 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735004040070 "|peripheral|inst13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst18~1 " "Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst18~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 848 1000 1064 928 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735004040070 "|peripheral|inst3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1735004040070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735004040137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735004040260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735004040260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735004040287 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735004040287 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735004040287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735004040287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735004040303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 09:34:00 2024 " "Processing ended: Tue Dec 24 09:34:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735004040303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735004040303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735004040303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735004040303 ""}
