#
# Copyright (c) 2015, 2016 Freescale Semiconductor, Inc.
# Copyright 2017-2020 NXP Semiconductors
#
# SPDX-License-Identifier: BSD-3-Clause
#
#
#------------------------------------------------------------------------------
#
# This file contains the basic architecture definitions that drive the build
#
# -----------------------------------------------------------------------------

CORE_TYPE=a72

 # set to GIC400 or GIC500
GIC=GIC500

 # set to CCI400 or CCN504 or CCN508
INTERCONNECT=CCN508
$(eval $(call add_define,NXP_HAS_CCN508))

 # indicate layerscape chassis level - set to 3=LSCH3 or 2=LSCH2
CHASSIS=3_2
$(eval $(call add_define,CONFIG_CHASSIS_3_2))


 # TZC IP Details TZC used is TZC380 or TZC400
TZC_ID=TZC400

 # CONSOLE Details available is NS16550 or PL011
CONSOLE=PL011

 # Platform ERRATAS to be enabled
ERRATA_A72_859971 := 1
ERRATA_PLAT_A050426 := 1

 # Select the DDR PHY generation to be used
PLAT_DDR_PHY=PHY_GEN2
$(eval $(call add_define,NXP_DDR_${PLAT_DDR_PHY}))

DDR_LATE_INIT=1
$(eval $(call add_define,DDR_LATE_INIT))

 # Max Size of CSF header. Required to define BL2 TEXT LIMIT in soc.def
 # Input to CST create_hdr_esbc tool
CSF_HDR_SZ	?= 0x3000
$(eval $(call add_define,CSF_HDR_SZ))

# OCRAM MAP for BL2
# Before BL2
# 0x18000000 - 0x18009fff -> Used by ROM code
# 0x1800a000 - 0x1800dfff -> CSF header for BL2
# (The above area i.e 0x18000000 - 0x1800dfff is available
#  for DDR PHY images scratch pad region during BL2 run time)
# For FlexSPI boot
# 0x1800e000 - 0x18040000 -> Reserved for BL2 binary
# For SD boot
# 0x1800e000 - 0x18030000 -> Reserved for BL2 binary
# 0x18030000 - 0x18040000 -> Reserved for SD buffer
OCRAM_START_ADDR	?= 0x18000000
#$(eval $(call add_define_val,PHY_GEN2_FW_IMAGE_BUFFER,'"$(OCRAM_START_ADDR) + $(CSF_HDR_SZ)"'))


# Area of OCRAM reserved by ROM code
NXP_ROM_RSVD		:= 0xa000
$(eval $(call add_define,NXP_ROM_RSVD))

# Defining the endianness for NXP ESDHC
NXP_ESDHC_ENDIANNESS	:=LE
$(eval $(call add_define,NXP_ESDHC_${NXP_ESDHC_ENDIANNESS}))

NXP_SFP_VER		:= 3_4
$(eval $(call add_define,NXP_SFP_VER_${NXP_SFP_VER}))

# Defining the endianness for NXP SFP
NXP_SFP_ENDIANNESS	:= LE
$(eval $(call add_define,NXP_SFP_${NXP_SFP_ENDIANNESS}))

# Defining the endianness for NXP SNVS
NXP_SNVS_ENDIANNESS	:= LE
$(eval $(call add_define,NXP_SNVS_${NXP_SNVS_ENDIANNESS}))

# Defining the endianness for NXP CCSR GUR register
NXP_GUR_ENDIANNESS	:= LE
$(eval $(call add_define,NXP_GUR_${NXP_GUR_ENDIANNESS}))

# Defining the endianness for NXP FSPI register
NXP_FSPI_ENDIANNESS	:= LE
$(eval $(call add_define,NXP_FSPI_${NXP_FSPI_ENDIANNESS}))

# Defining the endianness for NXP SEC
NXP_SEC_ENDIANNESS	:= LE
$(eval $(call add_define,NXP_SEC_${NXP_SEC_ENDIANNESS}))

# Defining the endianness for NXP DDR
NXP_DDR_ENDIANNESS	:= LE
$(eval $(call add_define,NXP_DDR_${NXP_DDR_ENDIANNESS}))

NXP_DDR_INTLV_256B	:= 1
$(eval $(call add_define,NXP_DDR_INTLV_256B))

NXP_ERRATUM		:= A011396
$(eval $(call add_define,NXP_ERRATUM_${NXP_ERRATUM}))

 # BL2_HDR_LOC is at  (BL2_BASE + NXP_ROM_RSVD)
 # This value BL2_HDR_LOC + CSF_HDR_SZ should not
 # overalp with BL2_BASE
 # Input to CST create_hdr_isbc tool
BL2_HDR_LOC		?= 0x1800A000

 # Location of BL2 on OCRAM
 # Required by create_pbl tool.
 # Should match with BL2_BASE in platform_def.h
BL2_BASE		:=	0x1800D000

# enable dynamic memory mapping
PLAT_XLAT_TABLES_DYNAMIC :=	1
$(eval $(call add_define,PLAT_XLAT_TABLES_DYNAMIC))

# -----------------------------------------------------------------------------

