Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 02:34:11 2024
| Host         : SIEMENS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UltrasonicSpeaker_control_sets_placed.rpt
| Design       : UltrasonicSpeaker
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           11 |
| Yes          | No                    | No                     |               5 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|      Clock Signal      |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_gen/inst/clk_out2 |                                | modulated_reg_i_1_n_2          |                1 |              1 |         1.00 |
|  clk_gen/inst/clk_out1 | tone_terminal_count[6]_i_2_n_0 | tone_terminal_count[6]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1 | mic_codec/bclk_cnt             |                                |                1 |              5 |         5.00 |
|  clk_gen/inst/clk_out1 |                                | clear                          |                2 |              7 |         3.50 |
|  clk_gen/inst/clk_out2 |                                |                                |                3 |             12 |         4.00 |
|  clk_gen/inst/clk_out1 |                                |                                |                7 |             15 |         2.14 |
|  clk_gen/inst/clk_out1 |                                | counter[26]_i_1_n_0            |                8 |             27 |         3.38 |
+------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+


