library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity CircuitosAritmeticos is 

	Port(
		A, B: in STD_LOGIC_VECTOR(3 downto 0);
		SUMA: out STD_LOGIC_VECTOR(4 downto 0);
	);

end CircuitosAritmeticos;

architecture Ecuaciones of CircuitosAritmeticos is

begin

process (A, B) is

	begin
	
	SUMA <= ('0' & A) + ('0' & B);

end process;

end Ecuaciones;