;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-160
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB 12, @18
	SUB 12, @18
	CMP #12, @200
	SLT @101, 128
	SUB -207, <-110
	SLT #270, <0
	SLT #270, <0
	CMP @-127, 100
	SUB -207, <-110
	SUB -207, <-110
	CMP 0, -7
	SLT 0, -7
	SUB -7, <-120
	CMP @6, @2
	SUB @-127, <100
	SUB @-127, <100
	SUB -460, -610
	JMZ 2, <-33
	JMZ 321, 30
	SUB @-127, <100
	DJN 0, <-7
	CMP 0, -7
	SUB -7, <-120
	SPL @1, <0
	JMZ 2, <-33
	SLT @6, @2
	JMZ 2, <-33
	SUB #100, 100
	SUB -287, <-160
	SUB #100, 100
	SUB <1, <-0
	SUB <1, <-0
	SUB <1, <-0
	JMZ 300, -12
	SUB <31, <-0
	SUB <1, <-0
	JMZ 300, -12
	DJN 6, 2
	JMZ 300, -12
	DJN 6, 2
	ADD #300, -200
	SUB -7, <-120
	SPL 0, <-2
	SUB -7, <-120
	CMP -207, <-160
	CMP -207, <-160
	ADD 240, 60
	CMP -207, <-160
