optim
shift
strategi
block
transfer
ccd
memori
purpos
thi
paper
block
transfer
ccd
memori
compos
serial
shift
regist
shift
rate
vari
definit
minimum
shift
rate
refresh
rate
definit
maximum
shift
rate
bit
iin
shift
regist
ar
number
0
1
block
bit
ar
alwai
transfer
alwai
start
bit
0
shift
strategi
block
transfer
request
occur
random
time
wait
minim
amount
time
befor
bit
0
reach
minimum
shift
rate
requir
doe
allow
simpli
park
bit
0
wait
transfer
request
optim
strategi
involv
shift
slowli
possibl
bit
0
pass
shift
quickli
possibl
critic
boundari
reach
shortli
befor
bit
0
come
thi
call
hurri
wait
strategi
known
outsid
comput
field
block
transfer
ccd
memori
view
page
drum
variabl
bound
rotat
speed
cacm
mai
1978
site
page
drum
charg
coupl
devic
shift
regist
memori
memori
hierarchi
electron
drum
latenc
3
72
5
39
6
34
6
35
ca780510
dh
februari
26
1979
1
05
pm
2628
