in_source: |-
  org 0
  v0_input: word v0_handler
  v1_output: word v1_handler

  org 0x20
  input_buffer: byte 256 dup(0)
  buffer_tail: byte 0
  buffer_head: byte 0

  start: ei
  .wait_in:
      mov byte r1, [0x10]
      cmp byte r1, 0
      jne start.read ; i ready
      ; i is not ready, check out
  .wait_out:
      cmp byte [buffer_tail], [buffer_head] ; can read from buffer ?
      jg start.wait_in

      mov byte r1, [0x12]
      cmp byte r1, 0
      jne start.write ; o ready
      jmp exit

  .read:
      int 0
      mov byte r1, [buffer_head]
      inc byte [buffer_head]
      cmp byte [input_buffer+r1], 0 ; read 0
      jz start.wait_out ; in is over
      jmp start.wait_out

  .write:
      mov byte r1, [buffer_tail] ; where our char
      cmp byte [input_buffer+r1], 0
      jz exit

      int 1
      mov byte r1, [buffer_tail] ;
      inc byte [buffer_tail] ; next is
      cmp byte [input_buffer+r1], 0 ; wrote 0
      jz exit
      jmp start.wait_in

  exit:
      halt

  v0_handler:
      mov byte r1, [buffer_head] ; where to save
      mov byte [input_buffer+r1], [0x11] ; save to buffer
      mov byte [0x10], 0
      iret

  v1_handler:
      mov byte r1, [buffer_tail] ; where our char
      mov byte [0x13], [input_buffer+r1] ; write to out
      mov byte [0x12], 0
      iret

in_stdin: |-
  (1, 'A'), (2, 'l'), (3, 'i'), (5, 'c'), (6, 'e'), (7, ' '), (8, '1'), (9, '9'), (12, '9'), (13, '9'), (15, '!'), (23, 32)

out_code_debug: |-
  Start address = 290
  Code lines count = 39 | 0x27
  <address> - <hex asm> - <mnemonic>
  0000 - 1 ae - v0_input: word v0_handler
  0002 - 1 c9 - v1_output: word v1_handler
  0020 - 0 0 0 0 0 0 0 0 ...  0 0 0 0 0 0 0 0 - input_buffer: by... 0, 0, 0, 0, 0, 0
  0120 - 0 - buffer_tail: byte 0
  0121 - 0 - buffer_head: byte 0
  0122 - 6 - start: ei
  0123 - ff 80 81 40 ff 0 10 - mov byte r1, [0x10]
  012a - ff b0 81 ff 0 - cmp byte r1, 0
  012f - 42 ff 1 55 - jne start.read
  0133 - ff b0 40 ff 1 20 40 ff 1 21 - cmp byte [buffer... ], [buffer_head]
  013d - 43 ff 1 23 - jg start.wait_in
  0141 - ff 80 81 40 ff 0 12 - mov byte r1, [0x12]
  0148 - ff b0 81 ff 0 - cmp byte r1, 0
  014d - 42 ff 1 77 - jne start.write
  0151 - 40 ff 1 ad - jmp exit
  0155 - 52 ff 0 0 - int 0
  0159 - ff 80 81 40 ff 1 21 - mov byte r1, [buffer_head]
  0160 - ff 62 40 ff 1 21 - inc byte [buffer_head]
  0166 - ff b0 41 ff 0 20 81 ff 0 - cmp byte [input_buffer+r1], 0
  016f - 41 ff 1 33 - jz start.wait_out
  0173 - 40 ff 1 33 - jmp start.wait_out
  0177 - ff 80 81 40 ff 1 20 - mov byte r1, [buffer_tail]
  017e - ff b0 41 ff 0 20 81 ff 0 - cmp byte [input_buffer+r1], 0
  0187 - 41 ff 1 ad - jz exit
  018b - 52 ff 0 1 - int 1
  018f - ff 80 81 40 ff 1 20 - mov byte r1, [buffer_tail]
  0196 - ff 62 40 ff 1 20 - inc byte [buffer_tail]
  019c - ff b0 41 ff 0 20 81 ff 0 - cmp byte [input_buffer+r1], 0
  01a5 - 41 ff 1 ad - jz exit
  01a9 - 40 ff 1 23 - jmp start.wait_in
  01ad - 1 - halt
  01ae - ff 80 81 40 ff 1 21 - mov byte r1, [buffer_head]
  01b5 - ff 80 41 ff 0 20 81 40 ff 0 11 - mov byte [input_... ffer+r1], [0x11]
  01c0 - ff 80 40 ff 0 10 ff 0 - mov byte [0x10], 0
  01c8 - 9 - iret
  01c9 - ff 80 81 40 ff 1 20 - mov byte r1, [buffer_tail]
  01d0 - ff 80 40 ff 0 13 41 ff 0 20 81 - mov byte [0x13],... input_buffer+r1]
  01db - ff 80 40 ff 0 12 ff 0 - mov byte [0x12], 0
  01e3 - 9 - iret

out_stdout: |
  Output: Alice 1999!
  instr_counter: 362

out_log: |
  DEBUG:root:TICK:        0 | PS: *W* _i_ _e_ _n_ _z_ _v_ _c_ | IP: 01 22 | AR: 00 00 | MEM[AR]: 01 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 00 | DN: 00 00 | ABR1: 00 00 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: nop
  DEBUG:root:TICK:        1 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 01 23 | AR: 01 22 | MEM[AR]: 06 | DR: 00 00 00 06 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 06 | DN: 00 00 | ABR1: 00 00 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: ei
  DEBUG:root:TICK:        2 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        3 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 00 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:        4 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 00 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:        5 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 00 00 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:        6 | PS: *W* *I* *E* _n_ *Z* _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        7 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 20 | MEM[AR]: 41 | DR: 00 00 41 00 | AC: 00 00 00 00 | BR1: 00 00 00 20 | BR2: 00 00 00 41 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 21 | ABR1: 00 11 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        8 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        9 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       10 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       11 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 01 | DR: 00 00 01 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       12 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 41 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       13 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       14 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:       15 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 01 | DR: 00 00 00 01 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       16 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 01 43 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:       17 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       18 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       19 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       20 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       21 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 41 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       22 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       23 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       24 | PS: *W* *I* *E* _n_ *Z* _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       25 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 41 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 41 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       26 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       27 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       28 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       29 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 01 | DR: 00 00 01 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       30 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 41 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       31 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       32 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 20 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:       33 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       34 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       35 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       36 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       37 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 01 | DR: 00 00 00 01 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       38 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 21 | MEM[AR]: 6c | DR: 00 00 6c 00 | AC: 00 00 00 00 | BR1: 00 00 00 21 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 22 | ABR1: 00 11 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       39 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       40 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       41 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 01 | DR: 00 00 00 01 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       42 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 02 | DR: 00 00 02 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       43 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6c | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       44 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       45 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:       46 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 02 | DR: 00 00 00 02 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       47 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 02 43 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:       48 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       49 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  INFO:root: ... пропуск 262 тиков ...
  DEBUG:root:TICK:      312 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      313 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      314 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      315 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      316 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      317 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 2a | MEM[AR]: 21 | DR: 00 00 21 00 | AC: 00 00 00 00 | BR1: 00 00 00 2a | BR2: 00 00 00 21 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 2b | ABR1: 00 11 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      318 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      319 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      320 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      321 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 0b | DR: 00 00 0b 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      322 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 21 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      323 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      324 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      325 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 0b | DR: 00 00 00 0b | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      326 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 0b 43 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      327 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      328 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      329 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      330 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      331 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 21 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      332 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      333 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      334 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      335 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 21 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 21 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      336 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      337 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      338 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      339 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 0b | DR: 00 00 0b 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      340 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 21 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      341 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      342 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 2a | ABR2: 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      343 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      344 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      345 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      346 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      347 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 0b | DR: 00 00 00 0b | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      348 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 c0 | AR: 00 2b | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 2b | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 2c | ABR1: 00 11 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      349 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      350 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      351 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 0b | DR: 00 00 00 0b | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      352 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 0c | DR: 00 00 0c 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      353 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 2b | ABR2: 00 00 | ABR3: 00 0b | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      354 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 33 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 2b | ABR2: 00 00 | ABR3: 00 0b | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      355 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 0c | DR: 00 00 00 0c | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 0c | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      356 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 0c | BR3: 00 00 00 00 | CR: 0c 43 | DN: 01 22 | ABR1: 01 21 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      357 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      358 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      359 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      360 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 0b | DR: 00 00 00 0b | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2: 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      361 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 2b | ABR2: 00 00 | ABR3: 00 0b | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      362 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 ad | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 2b | ABR2: 00 00 | ABR3: 00 0b | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  INFO:root:Машина остановилась
