xpm_cdc.sv,systemverilog,xil_defaultlib,../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../Modulosenuso/ip/clk_wiz_0"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../ipstatic/simulation/blk_mem_gen_v8_4.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
blk_mem_gen_0.v,verilog,xil_defaultlib,../../ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
clk_wiz_0.v,verilog,xil_defaultlib,../../ip/clk_wiz_0/clk_wiz_0.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ecc_merge_enc.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ecc_gen.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ecc_dec_fix.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_fi_xor.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ecc_buf.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ui_wr_data.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ui_rd_data.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ui_top.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ui_cmd.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_bank_compare.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_bank_common.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_bank_cntrl.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_mc.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_rank_common.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_arb_mux.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_rank_mach.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_arb_row_col.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_rank_cntrl.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_bank_state.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_col_mach.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_bank_mach.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_bank_queue.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_arb_select.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_round_robin_arb.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_mem_intfc.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_memc_ui_top_std.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_tempmon.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_clk_ibuf.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_infrastructure.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_iodelay_ctrl.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_samp.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_mc_phy_wrapper.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_top.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_if_post_fifo.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_dqs_found_cal.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_byte_group_io.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_init.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_poc_top.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_cntlr.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_lim.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_edge.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_mux.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_poc_meta.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_rdlvl.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_poc_tap_base.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_of_pre_fifo.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_wrcal.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_tempmon.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_byte_lane.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_prbs_gen.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_poc_cc.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_wrlvl.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_poc_edge_store.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_mc_phy.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_ocd_data.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_phy_4lanes.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_ddr_calib_top.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_v4_2_poc_pd.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_0_mig_sim.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
mig_7series_0.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_3,../../ipstatic/simulation/fifo_generator_vlog_beh.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_3,../../ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../Modulosenuso/ip/clk_wiz_0"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_3,../../ipstatic/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
fifo_generator_0.v,verilog,xil_defaultlib,../../../Modulos en uso/ip/fifo_generator_0/sim/fifo_generator_0.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
bcd_to_ss.v,verilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.srcs/sources_1/imports/uart/bcd_to_ss.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
clk_divider.v,verilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.srcs/sources_1/imports/uart/clk_divider.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
data_sync.v,verilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/data_sync.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
display_mux.v,verilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.srcs/sources_1/imports/uart/display_mux.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
uart_basic.v,verilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/uart_basic.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
uart_baud_tick_gen.v,verilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/uart_baud_tick_gen.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
uart_rx.v,verilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/uart_rx.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
unsigned_to_bcd.v,verilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/PROJECT_24_02_2019.srcs/sources_1/imports/uart/unsigned_to_bcd.v,incdir="../../../Modulosenuso/ip/clk_wiz_0"
Dithering.sv,systemverilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/Dithering.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
Memory_handler.sv,systemverilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/Memory_handler.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
Pixel_Packer.sv,systemverilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/Pixel_Packer.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
Pixel_reader.sv,systemverilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/Pixel_reader.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
RGB_display.sv,systemverilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/RGB_display.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
VGA_DRIVER.sv,systemverilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/VGA_DRIVER.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
ddr_ram_controller_mig.sv,systemverilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/ddr_ram_controller_mig.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
Top_module.sv,systemverilog,xil_defaultlib,../../juanescarate/Desktop/Caco_funcionando_no_tocar/PROJECT_24_02_2019/Modulos en uso/Top_module.sv,incdir="../../../Modulosenuso/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
