{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618050174089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618050174089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 15:52:53 2021 " "Processing started: Sat Apr 10 15:52:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618050174089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618050174089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_display -c module_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_display -c module_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618050174090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618050174649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618050174649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "module_display.v(350) " "Verilog HDL information at module_display.v(350): always construct contains both blocking and non-blocking assignments" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 350 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1618050227615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_display.v 6 6 " "Found 6 design units, including 6 entities, in source file module_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_display " "Found entity 1: module_display" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618050227639 ""} { "Info" "ISGN_ENTITY_NAME" "2 module_display1 " "Found entity 2: module_display1" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618050227639 ""} { "Info" "ISGN_ENTITY_NAME" "3 display_unit " "Found entity 3: display_unit" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618050227639 ""} { "Info" "ISGN_ENTITY_NAME" "4 encoder " "Found entity 4: encoder" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618050227639 ""} { "Info" "ISGN_ENTITY_NAME" "5 clk_divider " "Found entity 5: clk_divider" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618050227639 ""} { "Info" "ISGN_ENTITY_NAME" "6 vga_controller " "Found entity 6: vga_controller" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618050227639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618050227639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_display " "Elaborating entity \"module_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618050227869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_display1 module_display1:MA " "Elaborating entity \"module_display1\" for hierarchy \"module_display1:MA\"" {  } { { "module_display.v" "MA" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618050228079 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph.data_a\[0\] 0 module_display.v(26) " "Net \"graph.data_a\[0\]\" at module_display.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618050230462 "|module_display|module_display1:MA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph.waddr_a 0 module_display.v(26) " "Net \"graph.waddr_a\" at module_display.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618050230462 "|module_display|module_display1:MA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph.we_a 0 module_display.v(26) " "Net \"graph.we_a\" at module_display.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618050230463 "|module_display|module_display1:MA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_unit module_display1:MA\|display_unit:D1 " "Elaborating entity \"display_unit\" for hierarchy \"module_display1:MA\|display_unit:D1\"" {  } { { "module_display.v" "D1" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618050230469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider module_display1:MA\|clk_divider:CK_DIV " "Elaborating entity \"clk_divider\" for hierarchy \"module_display1:MA\|clk_divider:CK_DIV\"" {  } { { "module_display.v" "CK_DIV" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618050230477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller module_display1:MA\|vga_controller:V1 " "Elaborating entity \"vga_controller\" for hierarchy \"module_display1:MA\|vga_controller:V1\"" {  } { { "module_display.v" "V1" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618050230480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 module_display.v(361) " "Verilog HDL assignment warning at module_display.v(361): truncated value with size 32 to match size of target (16)" {  } { { "module_display.v" "" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618050230480 "|module_display|module_display1:MA|vga_controller:V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder module_display1:MA\|encoder:E1 " "Elaborating entity \"encoder\" for hierarchy \"module_display1:MA\|encoder:E1\"" {  } { { "module_display.v" "E1" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618050230488 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "module_display1:MA\|graph " "RAM logic \"module_display1:MA\|graph\" is uninferred due to asynchronous read logic" {  } { { "module_display.v" "graph" { Text "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/module_display.v" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1618050232484 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1618050232484 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 62500 /home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/db/module_display.ram0_module_display1_1e30dc95.hdl.mif " "Memory depth (65536) in the design file differs from memory depth (62500) in the Memory Initialization File \"/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/db/module_display.ram0_module_display1_1e30dc95.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1618050232794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618050240527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/output_files/module_display.map.smsg " "Generated suppressed messages file /home/arjun/Desktop/DESIGN_LAB_PROJECT/final_vga/output_files/module_display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618050263785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618050264284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618050264284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3279 " "Implemented 3279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618050265279 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618050265279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3268 " "Implemented 3268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618050265279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618050265279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618050265290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 15:54:25 2021 " "Processing ended: Sat Apr 10 15:54:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618050265290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618050265290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618050265290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618050265290 ""}
