{
  "design": {
    "design_info": {
      "boundary_crc": "0x1394B74F04632D00",
      "device": "xc7a35tfgg484-2",
      "gen_directory": "../../../../2023D_FPGA.gen/sources_1/bd/dds",
      "name": "dds",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "dds_compiler_1": "",
      "mult_gen_0": "",
      "xlslice_0": "",
      "c_addsub_0": "",
      "xlslice_1": ""
    },
    "ports": {
      "aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dds_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sin_1k": {
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
              "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
              "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
              "}"
            ],
            "value_src": "ip_prop"
          }
        }
      },
      "am_wave_signed_8bit": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "sin_2m": {
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
              "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
              "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
              "}"
            ],
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "26",
        "xci_name": "dds_dds_compiler_0_0",
        "xci_path": "ip\\dds_dds_compiler_0_0\\dds_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "50"
          },
          "Frequency_Resolution": {
            "value": "200"
          },
          "Has_ACLKEN": {
            "value": "false"
          },
          "Has_ARESETn": {
            "value": "false"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "8"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "OUTPUT_FORM": {
            "value": "Twos_Complement"
          },
          "Output_Frequency1": {
            "value": "2"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "10100011110101"
          },
          "Phase_Increment": {
            "value": "Fixed"
          },
          "Phase_Width": {
            "value": "18"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "96"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "26",
        "xci_name": "dds_dds_compiler_0_1",
        "xci_path": "ip\\dds_dds_compiler_0_1\\dds_dds_compiler_0_1.xci",
        "inst_hier_path": "dds_compiler_1",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "50"
          },
          "Frequency_Resolution": {
            "value": "1"
          },
          "Has_ACLKEN": {
            "value": "false"
          },
          "Has_ARESETn": {
            "value": "false"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "8"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "OUTPUT_FORM": {
            "value": "Twos_Complement"
          },
          "Output_Frequency1": {
            "value": "0.001"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "10100111110"
          },
          "Phase_Increment": {
            "value": "Fixed"
          },
          "Phase_Width": {
            "value": "26"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "96"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "ip_revision": "22",
        "xci_name": "dds_mult_gen_0_0",
        "xci_path": "ip\\dds_mult_gen_0_0\\dds_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OptGoal": {
            "value": "Speed"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "17"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "dds_xlslice_0_1",
        "xci_path": "ip\\dds_xlslice_0_1\\dds_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "24"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "ip_revision": "19",
        "xci_name": "dds_c_addsub_0_0",
        "xci_path": "ip\\dds_c_addsub_0_0\\dds_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Width": {
            "value": "16"
          },
          "B_Constant": {
            "value": "true"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "1000000000000000"
          },
          "B_Width": {
            "value": "16"
          },
          "CE": {
            "value": "false"
          },
          "C_In": {
            "value": "false"
          },
          "Implementation": {
            "value": "DSP48"
          },
          "Latency": {
            "value": "2"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Out_Width": {
            "value": "17"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "dds_xlslice_0_2",
        "xci_path": "ip\\dds_xlslice_0_2\\dds_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "17"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "mult_gen_0/CLK",
          "dds_compiler_0/aclk",
          "dds_compiler_1/aclk",
          "c_addsub_0/CLK"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "xlslice_1/Din",
          "mult_gen_0/B"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "mult_gen_0/A",
          "sin_2m"
        ]
      },
      "dds_compiler_1_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "c_addsub_0/A"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "xlslice_0/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "am_wave_signed_8bit"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "sin_1k"
        ]
      }
    }
  }
}