

================================================================
== Vitis HLS Report for 'linear_ap_fixed_33_4_5_3_0_ap_fixed_16_3_4_0_0_linear_config3_s'
================================================================
* Date:           Thu May 16 18:05:17 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.858 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  4.000 ns|  4.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 3 [1/1] (1.40ns)   --->   "%p_Val2_s = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 3 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (1.40ns)   --->   "%p_Val2_3 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 4 'read' 'p_Val2_3' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (1.40ns)   --->   "%p_Val2_6 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 5 'read' 'p_Val2_6' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (1.40ns)   --->   "%p_Val2_9 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 6 'read' 'p_Val2_9' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (1.40ns)   --->   "%p_Val2_12 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 7 'read' 'p_Val2_12' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (1.40ns)   --->   "%p_Val2_15 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 8 'read' 'p_Val2_15' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (1.40ns)   --->   "%p_Val2_18 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 9 'read' 'p_Val2_18' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (1.40ns)   --->   "%p_Val2_21 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 10 'read' 'p_Val2_21' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (1.40ns)   --->   "%p_Val2_24 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 11 'read' 'p_Val2_24' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (1.40ns)   --->   "%p_Val2_27 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 12 'read' 'p_Val2_27' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (1.40ns)   --->   "%p_Val2_30 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 13 'read' 'p_Val2_30' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (1.40ns)   --->   "%p_Val2_33 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 14 'read' 'p_Val2_33' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (1.40ns)   --->   "%p_Val2_36 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 15 'read' 'p_Val2_36' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (1.40ns)   --->   "%p_Val2_39 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 16 'read' 'p_Val2_39' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (1.40ns)   --->   "%p_Val2_42 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 17 'read' 'p_Val2_42' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (1.40ns)   --->   "%p_Val2_45 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 18 'read' 'p_Val2_45' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (1.40ns)   --->   "%p_Val2_48 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 19 'read' 'p_Val2_48' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (1.40ns)   --->   "%p_Val2_51 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 20 'read' 'p_Val2_51' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (1.40ns)   --->   "%p_Val2_54 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 21 'read' 'p_Val2_54' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (1.40ns)   --->   "%p_Val2_57 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 22 'read' 'p_Val2_57' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (1.40ns)   --->   "%p_Val2_60 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 23 'read' 'p_Val2_60' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (1.40ns)   --->   "%p_Val2_63 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 24 'read' 'p_Val2_63' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (1.40ns)   --->   "%p_Val2_66 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 25 'read' 'p_Val2_66' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (1.40ns)   --->   "%p_Val2_69 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 26 'read' 'p_Val2_69' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (1.40ns)   --->   "%p_Val2_72 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 27 'read' 'p_Val2_72' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (1.40ns)   --->   "%p_Val2_75 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 28 'read' 'p_Val2_75' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (1.40ns)   --->   "%p_Val2_78 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 29 'read' 'p_Val2_78' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (1.40ns)   --->   "%p_Val2_81 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 30 'read' 'p_Val2_81' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (1.40ns)   --->   "%p_Val2_84 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 31 'read' 'p_Val2_84' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (1.40ns)   --->   "%p_Val2_87 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 32 'read' 'p_Val2_87' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (1.40ns)   --->   "%p_Val2_90 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 33 'read' 'p_Val2_90' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (1.40ns)   --->   "%p_Val2_93 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 34 'read' 'p_Val2_93' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (1.40ns)   --->   "%p_Val2_96 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 35 'read' 'p_Val2_96' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (1.40ns)   --->   "%p_Val2_99 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 36 'read' 'p_Val2_99' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (1.40ns)   --->   "%p_Val2_102 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 37 'read' 'p_Val2_102' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (1.40ns)   --->   "%p_Val2_105 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 38 'read' 'p_Val2_105' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (1.40ns)   --->   "%p_Val2_108 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 39 'read' 'p_Val2_108' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 40 [1/1] (1.40ns)   --->   "%p_Val2_111 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 40 'read' 'p_Val2_111' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (1.40ns)   --->   "%p_Val2_114 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 41 'read' 'p_Val2_114' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (1.40ns)   --->   "%p_Val2_117 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 42 'read' 'p_Val2_117' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 43 [1/1] (1.40ns)   --->   "%p_Val2_120 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 43 'read' 'p_Val2_120' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 44 [1/1] (1.40ns)   --->   "%p_Val2_123 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 44 'read' 'p_Val2_123' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 45 [1/1] (1.40ns)   --->   "%p_Val2_126 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 45 'read' 'p_Val2_126' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 46 [1/1] (1.40ns)   --->   "%p_Val2_129 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 46 'read' 'p_Val2_129' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 47 [1/1] (1.40ns)   --->   "%p_Val2_132 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 47 'read' 'p_Val2_132' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 48 [1/1] (1.40ns)   --->   "%p_Val2_135 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 48 'read' 'p_Val2_135' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 49 [1/1] (1.40ns)   --->   "%p_Val2_138 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 49 'read' 'p_Val2_138' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 50 [1/1] (1.40ns)   --->   "%p_Val2_141 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 50 'read' 'p_Val2_141' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 51 [1/1] (1.40ns)   --->   "%p_Val2_144 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 51 'read' 'p_Val2_144' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 52 [1/1] (1.40ns)   --->   "%p_Val2_147 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 52 'read' 'p_Val2_147' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 53 [1/1] (1.40ns)   --->   "%p_Val2_150 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 53 'read' 'p_Val2_150' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 54 [1/1] (1.40ns)   --->   "%p_Val2_153 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 54 'read' 'p_Val2_153' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 55 [1/1] (1.40ns)   --->   "%p_Val2_156 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 55 'read' 'p_Val2_156' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 56 [1/1] (1.40ns)   --->   "%p_Val2_159 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 56 'read' 'p_Val2_159' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 57 [1/1] (1.40ns)   --->   "%p_Val2_162 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 57 'read' 'p_Val2_162' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 58 [1/1] (1.40ns)   --->   "%p_Val2_165 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 58 'read' 'p_Val2_165' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 59 [1/1] (1.40ns)   --->   "%p_Val2_168 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 59 'read' 'p_Val2_168' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 60 [1/1] (1.40ns)   --->   "%p_Val2_171 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 60 'read' 'p_Val2_171' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 61 [1/1] (1.40ns)   --->   "%p_Val2_174 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 61 'read' 'p_Val2_174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 62 [1/1] (1.40ns)   --->   "%p_Val2_177 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 62 'read' 'p_Val2_177' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 63 [1/1] (1.40ns)   --->   "%p_Val2_180 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 63 'read' 'p_Val2_180' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 64 [1/1] (1.40ns)   --->   "%p_Val2_183 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 64 'read' 'p_Val2_183' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 65 [1/1] (1.40ns)   --->   "%p_Val2_186 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 65 'read' 'p_Val2_186' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 66 [1/1] (1.40ns)   --->   "%p_Val2_189 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 66 'read' 'p_Val2_189' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 67 [1/1] (1.40ns)   --->   "%p_Val2_192 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 67 'read' 'p_Val2_192' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 68 [1/1] (1.40ns)   --->   "%p_Val2_195 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_65" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 68 'read' 'p_Val2_195' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 69 [1/1] (1.40ns)   --->   "%p_Val2_198 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_66" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 69 'read' 'p_Val2_198' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 70 [1/1] (1.40ns)   --->   "%p_Val2_201 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_67" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 70 'read' 'p_Val2_201' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 71 [1/1] (1.40ns)   --->   "%p_Val2_204 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_68" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 71 'read' 'p_Val2_204' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 72 [1/1] (1.40ns)   --->   "%p_Val2_207 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_69" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 72 'read' 'p_Val2_207' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 73 [1/1] (1.40ns)   --->   "%p_Val2_210 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 73 'read' 'p_Val2_210' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 74 [1/1] (1.40ns)   --->   "%p_Val2_213 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_71" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 74 'read' 'p_Val2_213' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 75 [1/1] (1.40ns)   --->   "%p_Val2_216 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_72" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 75 'read' 'p_Val2_216' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 76 [1/1] (1.40ns)   --->   "%p_Val2_219 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_73" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 76 'read' 'p_Val2_219' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 77 [1/1] (1.40ns)   --->   "%p_Val2_222 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_74" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 77 'read' 'p_Val2_222' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 78 [1/1] (1.40ns)   --->   "%p_Val2_225 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_75" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 78 'read' 'p_Val2_225' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 79 [1/1] (1.40ns)   --->   "%p_Val2_228 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_76" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 79 'read' 'p_Val2_228' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 80 [1/1] (1.40ns)   --->   "%p_Val2_231 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 80 'read' 'p_Val2_231' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 81 [1/1] (1.40ns)   --->   "%p_Val2_234 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_78" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 81 'read' 'p_Val2_234' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 82 [1/1] (1.40ns)   --->   "%p_Val2_237 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_79" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 82 'read' 'p_Val2_237' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 83 [1/1] (1.40ns)   --->   "%p_Val2_240 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_80" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 83 'read' 'p_Val2_240' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 84 [1/1] (1.40ns)   --->   "%p_Val2_243 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_81" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 84 'read' 'p_Val2_243' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 85 [1/1] (1.40ns)   --->   "%p_Val2_246 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_82" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 85 'read' 'p_Val2_246' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 86 [1/1] (1.40ns)   --->   "%p_Val2_249 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_83" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 86 'read' 'p_Val2_249' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 87 [1/1] (1.40ns)   --->   "%p_Val2_252 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_84" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 87 'read' 'p_Val2_252' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 88 [1/1] (1.40ns)   --->   "%p_Val2_255 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_85" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 88 'read' 'p_Val2_255' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 89 [1/1] (1.40ns)   --->   "%p_Val2_258 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_86" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 89 'read' 'p_Val2_258' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 90 [1/1] (1.40ns)   --->   "%p_Val2_261 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_87" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 90 'read' 'p_Val2_261' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 91 [1/1] (1.40ns)   --->   "%p_Val2_264 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_88" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 91 'read' 'p_Val2_264' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 92 [1/1] (1.40ns)   --->   "%p_Val2_267 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_89" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 92 'read' 'p_Val2_267' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 93 [1/1] (1.40ns)   --->   "%p_Val2_270 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_90" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 93 'read' 'p_Val2_270' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 94 [1/1] (1.40ns)   --->   "%p_Val2_273 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_91" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 94 'read' 'p_Val2_273' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 95 [1/1] (1.40ns)   --->   "%p_Val2_276 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_92" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 95 'read' 'p_Val2_276' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 96 [1/1] (1.40ns)   --->   "%p_Val2_279 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_93" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 96 'read' 'p_Val2_279' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 97 [1/1] (1.40ns)   --->   "%p_Val2_282 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_94" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 97 'read' 'p_Val2_282' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 98 [1/1] (1.40ns)   --->   "%p_Val2_285 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_95" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 98 'read' 'p_Val2_285' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 99 [1/1] (1.40ns)   --->   "%p_Val2_288 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_96" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 99 'read' 'p_Val2_288' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 100 [1/1] (1.40ns)   --->   "%p_Val2_291 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_97" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 100 'read' 'p_Val2_291' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 101 [1/1] (1.40ns)   --->   "%p_Val2_294 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_98" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 101 'read' 'p_Val2_294' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 102 [1/1] (1.40ns)   --->   "%p_Val2_297 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_99" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 102 'read' 'p_Val2_297' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 103 [1/1] (1.40ns)   --->   "%p_Val2_300 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_100" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 103 'read' 'p_Val2_300' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 104 [1/1] (1.40ns)   --->   "%p_Val2_303 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_101" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 104 'read' 'p_Val2_303' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 105 [1/1] (1.40ns)   --->   "%p_Val2_306 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_102" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 105 'read' 'p_Val2_306' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 106 [1/1] (1.40ns)   --->   "%p_Val2_309 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_103" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 106 'read' 'p_Val2_309' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 107 [1/1] (1.40ns)   --->   "%p_Val2_312 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_104" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 107 'read' 'p_Val2_312' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 108 [1/1] (1.40ns)   --->   "%p_Val2_315 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_105" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 108 'read' 'p_Val2_315' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 109 [1/1] (1.40ns)   --->   "%p_Val2_318 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_106" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 109 'read' 'p_Val2_318' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 110 [1/1] (1.40ns)   --->   "%p_Val2_321 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_107" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 110 'read' 'p_Val2_321' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 111 [1/1] (1.40ns)   --->   "%p_Val2_324 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_108" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 111 'read' 'p_Val2_324' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 112 [1/1] (1.40ns)   --->   "%p_Val2_327 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_109" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 112 'read' 'p_Val2_327' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 113 [1/1] (1.40ns)   --->   "%p_Val2_330 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_110" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 113 'read' 'p_Val2_330' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 114 [1/1] (1.40ns)   --->   "%p_Val2_333 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 114 'read' 'p_Val2_333' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 115 [1/1] (1.40ns)   --->   "%p_Val2_336 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_112" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 115 'read' 'p_Val2_336' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 116 [1/1] (1.40ns)   --->   "%p_Val2_339 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_113" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 116 'read' 'p_Val2_339' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 117 [1/1] (1.40ns)   --->   "%p_Val2_342 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_114" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 117 'read' 'p_Val2_342' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 118 [1/1] (1.40ns)   --->   "%p_Val2_345 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 118 'read' 'p_Val2_345' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 119 [1/1] (1.40ns)   --->   "%p_Val2_348 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_116" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 119 'read' 'p_Val2_348' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 120 [1/1] (1.40ns)   --->   "%p_Val2_351 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_117" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 120 'read' 'p_Val2_351' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 121 [1/1] (1.40ns)   --->   "%p_Val2_354 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_118" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 121 'read' 'p_Val2_354' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 122 [1/1] (1.40ns)   --->   "%p_Val2_357 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_119" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 122 'read' 'p_Val2_357' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 123 [1/1] (1.40ns)   --->   "%p_Val2_360 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_120" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 123 'read' 'p_Val2_360' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 124 [1/1] (1.40ns)   --->   "%p_Val2_363 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_121" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 124 'read' 'p_Val2_363' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 125 [1/1] (1.40ns)   --->   "%p_Val2_366 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_122" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 125 'read' 'p_Val2_366' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 126 [1/1] (1.40ns)   --->   "%p_Val2_369 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_123" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 126 'read' 'p_Val2_369' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 127 [1/1] (1.40ns)   --->   "%p_Val2_372 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_124" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 127 'read' 'p_Val2_372' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 128 [1/1] (1.40ns)   --->   "%p_Val2_375 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_125" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 128 'read' 'p_Val2_375' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 129 [1/1] (1.40ns)   --->   "%p_Val2_378 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_126" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 129 'read' 'p_Val2_378' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 130 [1/1] (1.40ns)   --->   "%p_Val2_381 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %layer2_out_127" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 130 'read' 'p_Val2_381' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 32"   --->   Operation 131 'bitselect' 'p_Result_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_383)   --->   "%out_data_V_382 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_s, i32 16, i32 31"   --->   Operation 132 'partselect' 'out_data_V_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_383)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 133 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_383)   --->   "%p_Result_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 15"   --->   Operation 134 'bitselect' 'p_Result_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i33 %p_Val2_s"   --->   Operation 135 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.66ns)   --->   "%r = icmp_ne  i15 %trunc_ln828, i15 0"   --->   Operation 136 'icmp' 'r' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 31"   --->   Operation 137 'bitselect' 'p_Result_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_383)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 138 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_383)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_638"   --->   Operation 139 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_383)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 140 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_383 = add i16 %out_data_V_382, i16 %zext_ln377"   --->   Operation 141 'add' 'out_data_V_383' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_383, i32 15"   --->   Operation 142 'bitselect' 'p_Result_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_3, i32 32"   --->   Operation 143 'bitselect' 'p_Result_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_385)   --->   "%out_data_V_384 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_3, i32 16, i32 31"   --->   Operation 144 'partselect' 'out_data_V_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_385)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_3, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 145 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_385)   --->   "%p_Result_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_3, i32 15"   --->   Operation 146 'bitselect' 'p_Result_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln828_1 = trunc i33 %p_Val2_3"   --->   Operation 147 'trunc' 'trunc_ln828_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.66ns)   --->   "%r_1 = icmp_ne  i15 %trunc_ln828_1, i15 0"   --->   Operation 148 'icmp' 'r_1' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_3, i32 31"   --->   Operation 149 'bitselect' 'p_Result_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_385)   --->   "%or_ln374_1 = or i1 %p_Result_5, i1 %r_1"   --->   Operation 150 'or' 'or_ln374_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_385)   --->   "%and_ln374_1 = and i1 %or_ln374_1, i1 %p_Result_642"   --->   Operation 151 'and' 'and_ln374_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_385)   --->   "%zext_ln377_1 = zext i1 %and_ln374_1"   --->   Operation 152 'zext' 'zext_ln377_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_385 = add i16 %out_data_V_384, i16 %zext_ln377_1"   --->   Operation 153 'add' 'out_data_V_385' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_385, i32 15"   --->   Operation 154 'bitselect' 'p_Result_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_6, i32 32"   --->   Operation 155 'bitselect' 'p_Result_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_387)   --->   "%out_data_V_386 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_6, i32 16, i32 31"   --->   Operation 156 'partselect' 'out_data_V_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_387)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_6, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 157 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_387)   --->   "%p_Result_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_6, i32 15"   --->   Operation 158 'bitselect' 'p_Result_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln828_2 = trunc i33 %p_Val2_6"   --->   Operation 159 'trunc' 'trunc_ln828_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.66ns)   --->   "%r_2 = icmp_ne  i15 %trunc_ln828_2, i15 0"   --->   Operation 160 'icmp' 'r_2' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_6, i32 31"   --->   Operation 161 'bitselect' 'p_Result_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_387)   --->   "%or_ln374_2 = or i1 %p_Result_10, i1 %r_2"   --->   Operation 162 'or' 'or_ln374_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_387)   --->   "%and_ln374_2 = and i1 %or_ln374_2, i1 %p_Result_646"   --->   Operation 163 'and' 'and_ln374_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_387)   --->   "%zext_ln377_2 = zext i1 %and_ln374_2"   --->   Operation 164 'zext' 'zext_ln377_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_387 = add i16 %out_data_V_386, i16 %zext_ln377_2"   --->   Operation 165 'add' 'out_data_V_387' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_387, i32 15"   --->   Operation 166 'bitselect' 'p_Result_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_9, i32 32"   --->   Operation 167 'bitselect' 'p_Result_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_389)   --->   "%out_data_V_388 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_9, i32 16, i32 31"   --->   Operation 168 'partselect' 'out_data_V_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_389)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_9, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 169 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_389)   --->   "%p_Result_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_9, i32 15"   --->   Operation 170 'bitselect' 'p_Result_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln828_3 = trunc i33 %p_Val2_9"   --->   Operation 171 'trunc' 'trunc_ln828_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.66ns)   --->   "%r_3 = icmp_ne  i15 %trunc_ln828_3, i15 0"   --->   Operation 172 'icmp' 'r_3' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_Result_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_9, i32 31"   --->   Operation 173 'bitselect' 'p_Result_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_389)   --->   "%or_ln374_3 = or i1 %p_Result_15, i1 %r_3"   --->   Operation 174 'or' 'or_ln374_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_389)   --->   "%and_ln374_3 = and i1 %or_ln374_3, i1 %p_Result_650"   --->   Operation 175 'and' 'and_ln374_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_389)   --->   "%zext_ln377_3 = zext i1 %and_ln374_3"   --->   Operation 176 'zext' 'zext_ln377_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_389 = add i16 %out_data_V_388, i16 %zext_ln377_3"   --->   Operation 177 'add' 'out_data_V_389' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_389, i32 15"   --->   Operation 178 'bitselect' 'p_Result_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_12, i32 32"   --->   Operation 179 'bitselect' 'p_Result_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_391)   --->   "%out_data_V_390 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_12, i32 16, i32 31"   --->   Operation 180 'partselect' 'out_data_V_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_391)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_12, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 181 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_391)   --->   "%p_Result_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_12, i32 15"   --->   Operation 182 'bitselect' 'p_Result_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln828_4 = trunc i33 %p_Val2_12"   --->   Operation 183 'trunc' 'trunc_ln828_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.66ns)   --->   "%r_4 = icmp_ne  i15 %trunc_ln828_4, i15 0"   --->   Operation 184 'icmp' 'r_4' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%p_Result_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_12, i32 31"   --->   Operation 185 'bitselect' 'p_Result_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_391)   --->   "%or_ln374_4 = or i1 %p_Result_20, i1 %r_4"   --->   Operation 186 'or' 'or_ln374_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_391)   --->   "%and_ln374_4 = and i1 %or_ln374_4, i1 %p_Result_654"   --->   Operation 187 'and' 'and_ln374_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_391)   --->   "%zext_ln377_4 = zext i1 %and_ln374_4"   --->   Operation 188 'zext' 'zext_ln377_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_391 = add i16 %out_data_V_390, i16 %zext_ln377_4"   --->   Operation 189 'add' 'out_data_V_391' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_391, i32 15"   --->   Operation 190 'bitselect' 'p_Result_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_Result_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_15, i32 32"   --->   Operation 191 'bitselect' 'p_Result_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_393)   --->   "%out_data_V_392 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_15, i32 16, i32 31"   --->   Operation 192 'partselect' 'out_data_V_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_393)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_15, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 193 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_393)   --->   "%p_Result_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_15, i32 15"   --->   Operation 194 'bitselect' 'p_Result_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln828_5 = trunc i33 %p_Val2_15"   --->   Operation 195 'trunc' 'trunc_ln828_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.66ns)   --->   "%r_5 = icmp_ne  i15 %trunc_ln828_5, i15 0"   --->   Operation 196 'icmp' 'r_5' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_15, i32 31"   --->   Operation 197 'bitselect' 'p_Result_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_393)   --->   "%or_ln374_5 = or i1 %p_Result_25, i1 %r_5"   --->   Operation 198 'or' 'or_ln374_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_393)   --->   "%and_ln374_5 = and i1 %or_ln374_5, i1 %p_Result_658"   --->   Operation 199 'and' 'and_ln374_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_393)   --->   "%zext_ln377_5 = zext i1 %and_ln374_5"   --->   Operation 200 'zext' 'zext_ln377_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_393 = add i16 %out_data_V_392, i16 %zext_ln377_5"   --->   Operation 201 'add' 'out_data_V_393' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_393, i32 15"   --->   Operation 202 'bitselect' 'p_Result_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_18, i32 32"   --->   Operation 203 'bitselect' 'p_Result_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_395)   --->   "%out_data_V_394 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_18, i32 16, i32 31"   --->   Operation 204 'partselect' 'out_data_V_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_395)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_18, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 205 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_395)   --->   "%p_Result_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_18, i32 15"   --->   Operation 206 'bitselect' 'p_Result_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln828_6 = trunc i33 %p_Val2_18"   --->   Operation 207 'trunc' 'trunc_ln828_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.66ns)   --->   "%r_6 = icmp_ne  i15 %trunc_ln828_6, i15 0"   --->   Operation 208 'icmp' 'r_6' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_18, i32 31"   --->   Operation 209 'bitselect' 'p_Result_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_395)   --->   "%or_ln374_6 = or i1 %p_Result_30, i1 %r_6"   --->   Operation 210 'or' 'or_ln374_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_395)   --->   "%and_ln374_6 = and i1 %or_ln374_6, i1 %p_Result_662"   --->   Operation 211 'and' 'and_ln374_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_395)   --->   "%zext_ln377_6 = zext i1 %and_ln374_6"   --->   Operation 212 'zext' 'zext_ln377_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_395 = add i16 %out_data_V_394, i16 %zext_ln377_6"   --->   Operation 213 'add' 'out_data_V_395' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_395, i32 15"   --->   Operation 214 'bitselect' 'p_Result_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_21, i32 32"   --->   Operation 215 'bitselect' 'p_Result_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_397)   --->   "%out_data_V_396 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_21, i32 16, i32 31"   --->   Operation 216 'partselect' 'out_data_V_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_397)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_21, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 217 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_397)   --->   "%p_Result_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_21, i32 15"   --->   Operation 218 'bitselect' 'p_Result_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln828_7 = trunc i33 %p_Val2_21"   --->   Operation 219 'trunc' 'trunc_ln828_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.66ns)   --->   "%r_7 = icmp_ne  i15 %trunc_ln828_7, i15 0"   --->   Operation 220 'icmp' 'r_7' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%p_Result_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_21, i32 31"   --->   Operation 221 'bitselect' 'p_Result_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_397)   --->   "%or_ln374_7 = or i1 %p_Result_35, i1 %r_7"   --->   Operation 222 'or' 'or_ln374_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_397)   --->   "%and_ln374_7 = and i1 %or_ln374_7, i1 %p_Result_666"   --->   Operation 223 'and' 'and_ln374_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_397)   --->   "%zext_ln377_7 = zext i1 %and_ln374_7"   --->   Operation 224 'zext' 'zext_ln377_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_397 = add i16 %out_data_V_396, i16 %zext_ln377_7"   --->   Operation 225 'add' 'out_data_V_397' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_397, i32 15"   --->   Operation 226 'bitselect' 'p_Result_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%p_Result_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_24, i32 32"   --->   Operation 227 'bitselect' 'p_Result_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_399)   --->   "%out_data_V_398 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_24, i32 16, i32 31"   --->   Operation 228 'partselect' 'out_data_V_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_399)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_24, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 229 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_399)   --->   "%p_Result_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_24, i32 15"   --->   Operation 230 'bitselect' 'p_Result_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln828_8 = trunc i33 %p_Val2_24"   --->   Operation 231 'trunc' 'trunc_ln828_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.66ns)   --->   "%r_8 = icmp_ne  i15 %trunc_ln828_8, i15 0"   --->   Operation 232 'icmp' 'r_8' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_24, i32 31"   --->   Operation 233 'bitselect' 'p_Result_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_399)   --->   "%or_ln374_8 = or i1 %p_Result_40, i1 %r_8"   --->   Operation 234 'or' 'or_ln374_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_399)   --->   "%and_ln374_8 = and i1 %or_ln374_8, i1 %p_Result_670"   --->   Operation 235 'and' 'and_ln374_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_399)   --->   "%zext_ln377_8 = zext i1 %and_ln374_8"   --->   Operation 236 'zext' 'zext_ln377_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_399 = add i16 %out_data_V_398, i16 %zext_ln377_8"   --->   Operation 237 'add' 'out_data_V_399' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_399, i32 15"   --->   Operation 238 'bitselect' 'p_Result_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%p_Result_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_27, i32 32"   --->   Operation 239 'bitselect' 'p_Result_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_401)   --->   "%out_data_V_400 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_27, i32 16, i32 31"   --->   Operation 240 'partselect' 'out_data_V_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_401)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_27, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 241 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_401)   --->   "%p_Result_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_27, i32 15"   --->   Operation 242 'bitselect' 'p_Result_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln828_9 = trunc i33 %p_Val2_27"   --->   Operation 243 'trunc' 'trunc_ln828_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.66ns)   --->   "%r_9 = icmp_ne  i15 %trunc_ln828_9, i15 0"   --->   Operation 244 'icmp' 'r_9' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_27, i32 31"   --->   Operation 245 'bitselect' 'p_Result_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_401)   --->   "%or_ln374_9 = or i1 %p_Result_45, i1 %r_9"   --->   Operation 246 'or' 'or_ln374_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_401)   --->   "%and_ln374_9 = and i1 %or_ln374_9, i1 %p_Result_674"   --->   Operation 247 'and' 'and_ln374_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_401)   --->   "%zext_ln377_9 = zext i1 %and_ln374_9"   --->   Operation 248 'zext' 'zext_ln377_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_401 = add i16 %out_data_V_400, i16 %zext_ln377_9"   --->   Operation 249 'add' 'out_data_V_401' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_401, i32 15"   --->   Operation 250 'bitselect' 'p_Result_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_30, i32 32"   --->   Operation 251 'bitselect' 'p_Result_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_403)   --->   "%out_data_V_402 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_30, i32 16, i32 31"   --->   Operation 252 'partselect' 'out_data_V_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_403)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_30, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 253 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_403)   --->   "%p_Result_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_30, i32 15"   --->   Operation 254 'bitselect' 'p_Result_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln828_10 = trunc i33 %p_Val2_30"   --->   Operation 255 'trunc' 'trunc_ln828_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.66ns)   --->   "%r_10 = icmp_ne  i15 %trunc_ln828_10, i15 0"   --->   Operation 256 'icmp' 'r_10' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_30, i32 31"   --->   Operation 257 'bitselect' 'p_Result_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_403)   --->   "%or_ln374_10 = or i1 %p_Result_50, i1 %r_10"   --->   Operation 258 'or' 'or_ln374_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_403)   --->   "%and_ln374_10 = and i1 %or_ln374_10, i1 %p_Result_678"   --->   Operation 259 'and' 'and_ln374_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_403)   --->   "%zext_ln377_10 = zext i1 %and_ln374_10"   --->   Operation 260 'zext' 'zext_ln377_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_403 = add i16 %out_data_V_402, i16 %zext_ln377_10"   --->   Operation 261 'add' 'out_data_V_403' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_403, i32 15"   --->   Operation 262 'bitselect' 'p_Result_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_33, i32 32"   --->   Operation 263 'bitselect' 'p_Result_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_405)   --->   "%out_data_V_404 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_33, i32 16, i32 31"   --->   Operation 264 'partselect' 'out_data_V_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_405)   --->   "%p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_33, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 265 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_405)   --->   "%p_Result_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_33, i32 15"   --->   Operation 266 'bitselect' 'p_Result_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln828_11 = trunc i33 %p_Val2_33"   --->   Operation 267 'trunc' 'trunc_ln828_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.66ns)   --->   "%r_11 = icmp_ne  i15 %trunc_ln828_11, i15 0"   --->   Operation 268 'icmp' 'r_11' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%p_Result_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_33, i32 31"   --->   Operation 269 'bitselect' 'p_Result_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_405)   --->   "%or_ln374_11 = or i1 %p_Result_55, i1 %r_11"   --->   Operation 270 'or' 'or_ln374_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_405)   --->   "%and_ln374_11 = and i1 %or_ln374_11, i1 %p_Result_682"   --->   Operation 271 'and' 'and_ln374_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_405)   --->   "%zext_ln377_11 = zext i1 %and_ln374_11"   --->   Operation 272 'zext' 'zext_ln377_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_405 = add i16 %out_data_V_404, i16 %zext_ln377_11"   --->   Operation 273 'add' 'out_data_V_405' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_405, i32 15"   --->   Operation 274 'bitselect' 'p_Result_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%p_Result_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_36, i32 32"   --->   Operation 275 'bitselect' 'p_Result_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_407)   --->   "%out_data_V_406 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_36, i32 16, i32 31"   --->   Operation 276 'partselect' 'out_data_V_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_407)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_36, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 277 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_407)   --->   "%p_Result_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_36, i32 15"   --->   Operation 278 'bitselect' 'p_Result_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln828_12 = trunc i33 %p_Val2_36"   --->   Operation 279 'trunc' 'trunc_ln828_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.66ns)   --->   "%r_12 = icmp_ne  i15 %trunc_ln828_12, i15 0"   --->   Operation 280 'icmp' 'r_12' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%p_Result_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_36, i32 31"   --->   Operation 281 'bitselect' 'p_Result_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_407)   --->   "%or_ln374_12 = or i1 %p_Result_60, i1 %r_12"   --->   Operation 282 'or' 'or_ln374_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_407)   --->   "%and_ln374_12 = and i1 %or_ln374_12, i1 %p_Result_686"   --->   Operation 283 'and' 'and_ln374_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_407)   --->   "%zext_ln377_12 = zext i1 %and_ln374_12"   --->   Operation 284 'zext' 'zext_ln377_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_407 = add i16 %out_data_V_406, i16 %zext_ln377_12"   --->   Operation 285 'add' 'out_data_V_407' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_407, i32 15"   --->   Operation 286 'bitselect' 'p_Result_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_39, i32 32"   --->   Operation 287 'bitselect' 'p_Result_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_409)   --->   "%out_data_V_408 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_39, i32 16, i32 31"   --->   Operation 288 'partselect' 'out_data_V_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_409)   --->   "%p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_39, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 289 'bitselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_409)   --->   "%p_Result_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_39, i32 15"   --->   Operation 290 'bitselect' 'p_Result_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln828_13 = trunc i33 %p_Val2_39"   --->   Operation 291 'trunc' 'trunc_ln828_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.66ns)   --->   "%r_13 = icmp_ne  i15 %trunc_ln828_13, i15 0"   --->   Operation 292 'icmp' 'r_13' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%p_Result_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_39, i32 31"   --->   Operation 293 'bitselect' 'p_Result_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_409)   --->   "%or_ln374_13 = or i1 %p_Result_65, i1 %r_13"   --->   Operation 294 'or' 'or_ln374_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_409)   --->   "%and_ln374_13 = and i1 %or_ln374_13, i1 %p_Result_690"   --->   Operation 295 'and' 'and_ln374_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_409)   --->   "%zext_ln377_13 = zext i1 %and_ln374_13"   --->   Operation 296 'zext' 'zext_ln377_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_409 = add i16 %out_data_V_408, i16 %zext_ln377_13"   --->   Operation 297 'add' 'out_data_V_409' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_409, i32 15"   --->   Operation 298 'bitselect' 'p_Result_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_Result_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_42, i32 32"   --->   Operation 299 'bitselect' 'p_Result_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_411)   --->   "%out_data_V_410 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_42, i32 16, i32 31"   --->   Operation 300 'partselect' 'out_data_V_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_411)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_42, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 301 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_411)   --->   "%p_Result_694 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_42, i32 15"   --->   Operation 302 'bitselect' 'p_Result_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln828_14 = trunc i33 %p_Val2_42"   --->   Operation 303 'trunc' 'trunc_ln828_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.66ns)   --->   "%r_14 = icmp_ne  i15 %trunc_ln828_14, i15 0"   --->   Operation 304 'icmp' 'r_14' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_42, i32 31"   --->   Operation 305 'bitselect' 'p_Result_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_411)   --->   "%or_ln374_14 = or i1 %p_Result_70, i1 %r_14"   --->   Operation 306 'or' 'or_ln374_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_411)   --->   "%and_ln374_14 = and i1 %or_ln374_14, i1 %p_Result_694"   --->   Operation 307 'and' 'and_ln374_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_411)   --->   "%zext_ln377_14 = zext i1 %and_ln374_14"   --->   Operation 308 'zext' 'zext_ln377_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_411 = add i16 %out_data_V_410, i16 %zext_ln377_14"   --->   Operation 309 'add' 'out_data_V_411' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_411, i32 15"   --->   Operation 310 'bitselect' 'p_Result_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_45, i32 32"   --->   Operation 311 'bitselect' 'p_Result_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_413)   --->   "%out_data_V_412 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_45, i32 16, i32 31"   --->   Operation 312 'partselect' 'out_data_V_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_413)   --->   "%p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_45, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 313 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_413)   --->   "%p_Result_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_45, i32 15"   --->   Operation 314 'bitselect' 'p_Result_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln828_15 = trunc i33 %p_Val2_45"   --->   Operation 315 'trunc' 'trunc_ln828_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.66ns)   --->   "%r_15 = icmp_ne  i15 %trunc_ln828_15, i15 0"   --->   Operation 316 'icmp' 'r_15' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%p_Result_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_45, i32 31"   --->   Operation 317 'bitselect' 'p_Result_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_413)   --->   "%or_ln374_15 = or i1 %p_Result_75, i1 %r_15"   --->   Operation 318 'or' 'or_ln374_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_413)   --->   "%and_ln374_15 = and i1 %or_ln374_15, i1 %p_Result_698"   --->   Operation 319 'and' 'and_ln374_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_413)   --->   "%zext_ln377_15 = zext i1 %and_ln374_15"   --->   Operation 320 'zext' 'zext_ln377_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_413 = add i16 %out_data_V_412, i16 %zext_ln377_15"   --->   Operation 321 'add' 'out_data_V_413' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_413, i32 15"   --->   Operation 322 'bitselect' 'p_Result_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_48, i32 32"   --->   Operation 323 'bitselect' 'p_Result_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_415)   --->   "%out_data_V_414 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_48, i32 16, i32 31"   --->   Operation 324 'partselect' 'out_data_V_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_415)   --->   "%p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_48, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 325 'bitselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_415)   --->   "%p_Result_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_48, i32 15"   --->   Operation 326 'bitselect' 'p_Result_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln828_16 = trunc i33 %p_Val2_48"   --->   Operation 327 'trunc' 'trunc_ln828_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.66ns)   --->   "%r_16 = icmp_ne  i15 %trunc_ln828_16, i15 0"   --->   Operation 328 'icmp' 'r_16' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%p_Result_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_48, i32 31"   --->   Operation 329 'bitselect' 'p_Result_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_415)   --->   "%or_ln374_16 = or i1 %p_Result_80, i1 %r_16"   --->   Operation 330 'or' 'or_ln374_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_415)   --->   "%and_ln374_16 = and i1 %or_ln374_16, i1 %p_Result_702"   --->   Operation 331 'and' 'and_ln374_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_415)   --->   "%zext_ln377_16 = zext i1 %and_ln374_16"   --->   Operation 332 'zext' 'zext_ln377_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_415 = add i16 %out_data_V_414, i16 %zext_ln377_16"   --->   Operation 333 'add' 'out_data_V_415' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_415, i32 15"   --->   Operation 334 'bitselect' 'p_Result_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%p_Result_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_51, i32 32"   --->   Operation 335 'bitselect' 'p_Result_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_417)   --->   "%out_data_V_416 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_51, i32 16, i32 31"   --->   Operation 336 'partselect' 'out_data_V_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_417)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_51, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 337 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_417)   --->   "%p_Result_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_51, i32 15"   --->   Operation 338 'bitselect' 'p_Result_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln828_17 = trunc i33 %p_Val2_51"   --->   Operation 339 'trunc' 'trunc_ln828_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.66ns)   --->   "%r_17 = icmp_ne  i15 %trunc_ln828_17, i15 0"   --->   Operation 340 'icmp' 'r_17' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%p_Result_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_51, i32 31"   --->   Operation 341 'bitselect' 'p_Result_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_417)   --->   "%or_ln374_17 = or i1 %p_Result_85, i1 %r_17"   --->   Operation 342 'or' 'or_ln374_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_417)   --->   "%and_ln374_17 = and i1 %or_ln374_17, i1 %p_Result_706"   --->   Operation 343 'and' 'and_ln374_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_417)   --->   "%zext_ln377_17 = zext i1 %and_ln374_17"   --->   Operation 344 'zext' 'zext_ln377_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_417 = add i16 %out_data_V_416, i16 %zext_ln377_17"   --->   Operation 345 'add' 'out_data_V_417' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_417, i32 15"   --->   Operation 346 'bitselect' 'p_Result_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%p_Result_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_54, i32 32"   --->   Operation 347 'bitselect' 'p_Result_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_419)   --->   "%out_data_V_418 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_54, i32 16, i32 31"   --->   Operation 348 'partselect' 'out_data_V_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_419)   --->   "%p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_54, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 349 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_419)   --->   "%p_Result_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_54, i32 15"   --->   Operation 350 'bitselect' 'p_Result_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln828_18 = trunc i33 %p_Val2_54"   --->   Operation 351 'trunc' 'trunc_ln828_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.66ns)   --->   "%r_18 = icmp_ne  i15 %trunc_ln828_18, i15 0"   --->   Operation 352 'icmp' 'r_18' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%p_Result_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_54, i32 31"   --->   Operation 353 'bitselect' 'p_Result_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_419)   --->   "%or_ln374_18 = or i1 %p_Result_90, i1 %r_18"   --->   Operation 354 'or' 'or_ln374_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_419)   --->   "%and_ln374_18 = and i1 %or_ln374_18, i1 %p_Result_710"   --->   Operation 355 'and' 'and_ln374_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_419)   --->   "%zext_ln377_18 = zext i1 %and_ln374_18"   --->   Operation 356 'zext' 'zext_ln377_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_419 = add i16 %out_data_V_418, i16 %zext_ln377_18"   --->   Operation 357 'add' 'out_data_V_419' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%p_Result_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_419, i32 15"   --->   Operation 358 'bitselect' 'p_Result_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%p_Result_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_57, i32 32"   --->   Operation 359 'bitselect' 'p_Result_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_421)   --->   "%out_data_V_420 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_57, i32 16, i32 31"   --->   Operation 360 'partselect' 'out_data_V_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_421)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_57, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 361 'bitselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_421)   --->   "%p_Result_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_57, i32 15"   --->   Operation 362 'bitselect' 'p_Result_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln828_19 = trunc i33 %p_Val2_57"   --->   Operation 363 'trunc' 'trunc_ln828_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.66ns)   --->   "%r_19 = icmp_ne  i15 %trunc_ln828_19, i15 0"   --->   Operation 364 'icmp' 'r_19' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_57, i32 31"   --->   Operation 365 'bitselect' 'p_Result_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_421)   --->   "%or_ln374_19 = or i1 %p_Result_95, i1 %r_19"   --->   Operation 366 'or' 'or_ln374_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_421)   --->   "%and_ln374_19 = and i1 %or_ln374_19, i1 %p_Result_714"   --->   Operation 367 'and' 'and_ln374_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_421)   --->   "%zext_ln377_19 = zext i1 %and_ln374_19"   --->   Operation 368 'zext' 'zext_ln377_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_421 = add i16 %out_data_V_420, i16 %zext_ln377_19"   --->   Operation 369 'add' 'out_data_V_421' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%p_Result_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_421, i32 15"   --->   Operation 370 'bitselect' 'p_Result_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_60, i32 32"   --->   Operation 371 'bitselect' 'p_Result_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_423)   --->   "%out_data_V_422 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_60, i32 16, i32 31"   --->   Operation 372 'partselect' 'out_data_V_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_423)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_60, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 373 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_423)   --->   "%p_Result_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_60, i32 15"   --->   Operation 374 'bitselect' 'p_Result_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln828_20 = trunc i33 %p_Val2_60"   --->   Operation 375 'trunc' 'trunc_ln828_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.66ns)   --->   "%r_20 = icmp_ne  i15 %trunc_ln828_20, i15 0"   --->   Operation 376 'icmp' 'r_20' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_60, i32 31"   --->   Operation 377 'bitselect' 'p_Result_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_423)   --->   "%or_ln374_20 = or i1 %p_Result_100, i1 %r_20"   --->   Operation 378 'or' 'or_ln374_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_423)   --->   "%and_ln374_20 = and i1 %or_ln374_20, i1 %p_Result_718"   --->   Operation 379 'and' 'and_ln374_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_423)   --->   "%zext_ln377_20 = zext i1 %and_ln374_20"   --->   Operation 380 'zext' 'zext_ln377_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_423 = add i16 %out_data_V_422, i16 %zext_ln377_20"   --->   Operation 381 'add' 'out_data_V_423' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%p_Result_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_423, i32 15"   --->   Operation 382 'bitselect' 'p_Result_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%p_Result_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_63, i32 32"   --->   Operation 383 'bitselect' 'p_Result_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_425)   --->   "%out_data_V_424 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_63, i32 16, i32 31"   --->   Operation 384 'partselect' 'out_data_V_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_425)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_63, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 385 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_425)   --->   "%p_Result_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_63, i32 15"   --->   Operation 386 'bitselect' 'p_Result_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln828_21 = trunc i33 %p_Val2_63"   --->   Operation 387 'trunc' 'trunc_ln828_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.66ns)   --->   "%r_21 = icmp_ne  i15 %trunc_ln828_21, i15 0"   --->   Operation 388 'icmp' 'r_21' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%p_Result_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_63, i32 31"   --->   Operation 389 'bitselect' 'p_Result_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_425)   --->   "%or_ln374_21 = or i1 %p_Result_105, i1 %r_21"   --->   Operation 390 'or' 'or_ln374_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_425)   --->   "%and_ln374_21 = and i1 %or_ln374_21, i1 %p_Result_722"   --->   Operation 391 'and' 'and_ln374_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_425)   --->   "%zext_ln377_21 = zext i1 %and_ln374_21"   --->   Operation 392 'zext' 'zext_ln377_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_425 = add i16 %out_data_V_424, i16 %zext_ln377_21"   --->   Operation 393 'add' 'out_data_V_425' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%p_Result_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_425, i32 15"   --->   Operation 394 'bitselect' 'p_Result_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%p_Result_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_66, i32 32"   --->   Operation 395 'bitselect' 'p_Result_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_427)   --->   "%out_data_V_426 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_66, i32 16, i32 31"   --->   Operation 396 'partselect' 'out_data_V_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_427)   --->   "%p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_66, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 397 'bitselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_427)   --->   "%p_Result_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_66, i32 15"   --->   Operation 398 'bitselect' 'p_Result_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln828_22 = trunc i33 %p_Val2_66"   --->   Operation 399 'trunc' 'trunc_ln828_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.66ns)   --->   "%r_22 = icmp_ne  i15 %trunc_ln828_22, i15 0"   --->   Operation 400 'icmp' 'r_22' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%p_Result_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_66, i32 31"   --->   Operation 401 'bitselect' 'p_Result_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_427)   --->   "%or_ln374_22 = or i1 %p_Result_110, i1 %r_22"   --->   Operation 402 'or' 'or_ln374_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_427)   --->   "%and_ln374_22 = and i1 %or_ln374_22, i1 %p_Result_726"   --->   Operation 403 'and' 'and_ln374_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_427)   --->   "%zext_ln377_22 = zext i1 %and_ln374_22"   --->   Operation 404 'zext' 'zext_ln377_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_427 = add i16 %out_data_V_426, i16 %zext_ln377_22"   --->   Operation 405 'add' 'out_data_V_427' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%p_Result_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_427, i32 15"   --->   Operation 406 'bitselect' 'p_Result_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%p_Result_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_69, i32 32"   --->   Operation 407 'bitselect' 'p_Result_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_429)   --->   "%out_data_V_428 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_69, i32 16, i32 31"   --->   Operation 408 'partselect' 'out_data_V_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_429)   --->   "%p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_69, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 409 'bitselect' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_429)   --->   "%p_Result_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_69, i32 15"   --->   Operation 410 'bitselect' 'p_Result_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln828_23 = trunc i33 %p_Val2_69"   --->   Operation 411 'trunc' 'trunc_ln828_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.66ns)   --->   "%r_23 = icmp_ne  i15 %trunc_ln828_23, i15 0"   --->   Operation 412 'icmp' 'r_23' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%p_Result_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_69, i32 31"   --->   Operation 413 'bitselect' 'p_Result_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_429)   --->   "%or_ln374_23 = or i1 %p_Result_115, i1 %r_23"   --->   Operation 414 'or' 'or_ln374_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_429)   --->   "%and_ln374_23 = and i1 %or_ln374_23, i1 %p_Result_730"   --->   Operation 415 'and' 'and_ln374_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_429)   --->   "%zext_ln377_23 = zext i1 %and_ln374_23"   --->   Operation 416 'zext' 'zext_ln377_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_429 = add i16 %out_data_V_428, i16 %zext_ln377_23"   --->   Operation 417 'add' 'out_data_V_429' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_429, i32 15"   --->   Operation 418 'bitselect' 'p_Result_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%p_Result_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_72, i32 32"   --->   Operation 419 'bitselect' 'p_Result_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_431)   --->   "%out_data_V_430 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_72, i32 16, i32 31"   --->   Operation 420 'partselect' 'out_data_V_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_431)   --->   "%p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_72, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 421 'bitselect' 'p_Result_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_431)   --->   "%p_Result_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_72, i32 15"   --->   Operation 422 'bitselect' 'p_Result_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln828_24 = trunc i33 %p_Val2_72"   --->   Operation 423 'trunc' 'trunc_ln828_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.66ns)   --->   "%r_24 = icmp_ne  i15 %trunc_ln828_24, i15 0"   --->   Operation 424 'icmp' 'r_24' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%p_Result_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_72, i32 31"   --->   Operation 425 'bitselect' 'p_Result_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_431)   --->   "%or_ln374_24 = or i1 %p_Result_120, i1 %r_24"   --->   Operation 426 'or' 'or_ln374_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_431)   --->   "%and_ln374_24 = and i1 %or_ln374_24, i1 %p_Result_734"   --->   Operation 427 'and' 'and_ln374_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_431)   --->   "%zext_ln377_24 = zext i1 %and_ln374_24"   --->   Operation 428 'zext' 'zext_ln377_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_431 = add i16 %out_data_V_430, i16 %zext_ln377_24"   --->   Operation 429 'add' 'out_data_V_431' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%p_Result_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_431, i32 15"   --->   Operation 430 'bitselect' 'p_Result_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%p_Result_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_75, i32 32"   --->   Operation 431 'bitselect' 'p_Result_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_433)   --->   "%out_data_V_432 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_75, i32 16, i32 31"   --->   Operation 432 'partselect' 'out_data_V_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_433)   --->   "%p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_75, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 433 'bitselect' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_433)   --->   "%p_Result_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_75, i32 15"   --->   Operation 434 'bitselect' 'p_Result_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln828_25 = trunc i33 %p_Val2_75"   --->   Operation 435 'trunc' 'trunc_ln828_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.66ns)   --->   "%r_25 = icmp_ne  i15 %trunc_ln828_25, i15 0"   --->   Operation 436 'icmp' 'r_25' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%p_Result_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_75, i32 31"   --->   Operation 437 'bitselect' 'p_Result_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_433)   --->   "%or_ln374_25 = or i1 %p_Result_125, i1 %r_25"   --->   Operation 438 'or' 'or_ln374_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_433)   --->   "%and_ln374_25 = and i1 %or_ln374_25, i1 %p_Result_738"   --->   Operation 439 'and' 'and_ln374_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_433)   --->   "%zext_ln377_25 = zext i1 %and_ln374_25"   --->   Operation 440 'zext' 'zext_ln377_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_433 = add i16 %out_data_V_432, i16 %zext_ln377_25"   --->   Operation 441 'add' 'out_data_V_433' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%p_Result_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_433, i32 15"   --->   Operation 442 'bitselect' 'p_Result_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%p_Result_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_78, i32 32"   --->   Operation 443 'bitselect' 'p_Result_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_435)   --->   "%out_data_V_434 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_78, i32 16, i32 31"   --->   Operation 444 'partselect' 'out_data_V_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_435)   --->   "%p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_78, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 445 'bitselect' 'p_Result_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_435)   --->   "%p_Result_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_78, i32 15"   --->   Operation 446 'bitselect' 'p_Result_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln828_26 = trunc i33 %p_Val2_78"   --->   Operation 447 'trunc' 'trunc_ln828_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.66ns)   --->   "%r_26 = icmp_ne  i15 %trunc_ln828_26, i15 0"   --->   Operation 448 'icmp' 'r_26' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%p_Result_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_78, i32 31"   --->   Operation 449 'bitselect' 'p_Result_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_435)   --->   "%or_ln374_26 = or i1 %p_Result_130, i1 %r_26"   --->   Operation 450 'or' 'or_ln374_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_435)   --->   "%and_ln374_26 = and i1 %or_ln374_26, i1 %p_Result_742"   --->   Operation 451 'and' 'and_ln374_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_435)   --->   "%zext_ln377_26 = zext i1 %and_ln374_26"   --->   Operation 452 'zext' 'zext_ln377_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_435 = add i16 %out_data_V_434, i16 %zext_ln377_26"   --->   Operation 453 'add' 'out_data_V_435' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%p_Result_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_435, i32 15"   --->   Operation 454 'bitselect' 'p_Result_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%p_Result_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_81, i32 32"   --->   Operation 455 'bitselect' 'p_Result_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_437)   --->   "%out_data_V_436 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_81, i32 16, i32 31"   --->   Operation 456 'partselect' 'out_data_V_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_437)   --->   "%p_Result_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_81, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 457 'bitselect' 'p_Result_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_437)   --->   "%p_Result_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_81, i32 15"   --->   Operation 458 'bitselect' 'p_Result_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln828_27 = trunc i33 %p_Val2_81"   --->   Operation 459 'trunc' 'trunc_ln828_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.66ns)   --->   "%r_27 = icmp_ne  i15 %trunc_ln828_27, i15 0"   --->   Operation 460 'icmp' 'r_27' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_81, i32 31"   --->   Operation 461 'bitselect' 'p_Result_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_437)   --->   "%or_ln374_27 = or i1 %p_Result_135, i1 %r_27"   --->   Operation 462 'or' 'or_ln374_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_437)   --->   "%and_ln374_27 = and i1 %or_ln374_27, i1 %p_Result_746"   --->   Operation 463 'and' 'and_ln374_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_437)   --->   "%zext_ln377_27 = zext i1 %and_ln374_27"   --->   Operation 464 'zext' 'zext_ln377_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_437 = add i16 %out_data_V_436, i16 %zext_ln377_27"   --->   Operation 465 'add' 'out_data_V_437' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%p_Result_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_437, i32 15"   --->   Operation 466 'bitselect' 'p_Result_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%p_Result_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_84, i32 32"   --->   Operation 467 'bitselect' 'p_Result_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_439)   --->   "%out_data_V_438 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_84, i32 16, i32 31"   --->   Operation 468 'partselect' 'out_data_V_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_439)   --->   "%p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_84, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 469 'bitselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_439)   --->   "%p_Result_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_84, i32 15"   --->   Operation 470 'bitselect' 'p_Result_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln828_28 = trunc i33 %p_Val2_84"   --->   Operation 471 'trunc' 'trunc_ln828_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.66ns)   --->   "%r_28 = icmp_ne  i15 %trunc_ln828_28, i15 0"   --->   Operation 472 'icmp' 'r_28' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%p_Result_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_84, i32 31"   --->   Operation 473 'bitselect' 'p_Result_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_439)   --->   "%or_ln374_28 = or i1 %p_Result_140, i1 %r_28"   --->   Operation 474 'or' 'or_ln374_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_439)   --->   "%and_ln374_28 = and i1 %or_ln374_28, i1 %p_Result_750"   --->   Operation 475 'and' 'and_ln374_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_439)   --->   "%zext_ln377_28 = zext i1 %and_ln374_28"   --->   Operation 476 'zext' 'zext_ln377_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_439 = add i16 %out_data_V_438, i16 %zext_ln377_28"   --->   Operation 477 'add' 'out_data_V_439' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%p_Result_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_439, i32 15"   --->   Operation 478 'bitselect' 'p_Result_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%p_Result_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_87, i32 32"   --->   Operation 479 'bitselect' 'p_Result_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_441)   --->   "%out_data_V_440 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_87, i32 16, i32 31"   --->   Operation 480 'partselect' 'out_data_V_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_441)   --->   "%p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_87, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 481 'bitselect' 'p_Result_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_441)   --->   "%p_Result_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_87, i32 15"   --->   Operation 482 'bitselect' 'p_Result_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln828_29 = trunc i33 %p_Val2_87"   --->   Operation 483 'trunc' 'trunc_ln828_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.66ns)   --->   "%r_29 = icmp_ne  i15 %trunc_ln828_29, i15 0"   --->   Operation 484 'icmp' 'r_29' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%p_Result_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_87, i32 31"   --->   Operation 485 'bitselect' 'p_Result_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_441)   --->   "%or_ln374_29 = or i1 %p_Result_145, i1 %r_29"   --->   Operation 486 'or' 'or_ln374_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_441)   --->   "%and_ln374_29 = and i1 %or_ln374_29, i1 %p_Result_754"   --->   Operation 487 'and' 'and_ln374_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_441)   --->   "%zext_ln377_29 = zext i1 %and_ln374_29"   --->   Operation 488 'zext' 'zext_ln377_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_441 = add i16 %out_data_V_440, i16 %zext_ln377_29"   --->   Operation 489 'add' 'out_data_V_441' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%p_Result_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_441, i32 15"   --->   Operation 490 'bitselect' 'p_Result_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%p_Result_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_90, i32 32"   --->   Operation 491 'bitselect' 'p_Result_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_443)   --->   "%out_data_V_442 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_90, i32 16, i32 31"   --->   Operation 492 'partselect' 'out_data_V_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_443)   --->   "%p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_90, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 493 'bitselect' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_443)   --->   "%p_Result_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_90, i32 15"   --->   Operation 494 'bitselect' 'p_Result_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln828_30 = trunc i33 %p_Val2_90"   --->   Operation 495 'trunc' 'trunc_ln828_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.66ns)   --->   "%r_30 = icmp_ne  i15 %trunc_ln828_30, i15 0"   --->   Operation 496 'icmp' 'r_30' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%p_Result_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_90, i32 31"   --->   Operation 497 'bitselect' 'p_Result_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_443)   --->   "%or_ln374_30 = or i1 %p_Result_150, i1 %r_30"   --->   Operation 498 'or' 'or_ln374_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_443)   --->   "%and_ln374_30 = and i1 %or_ln374_30, i1 %p_Result_758"   --->   Operation 499 'and' 'and_ln374_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_443)   --->   "%zext_ln377_30 = zext i1 %and_ln374_30"   --->   Operation 500 'zext' 'zext_ln377_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_443 = add i16 %out_data_V_442, i16 %zext_ln377_30"   --->   Operation 501 'add' 'out_data_V_443' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%p_Result_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_443, i32 15"   --->   Operation 502 'bitselect' 'p_Result_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%p_Result_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_93, i32 32"   --->   Operation 503 'bitselect' 'p_Result_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_445)   --->   "%out_data_V_444 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_93, i32 16, i32 31"   --->   Operation 504 'partselect' 'out_data_V_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_445)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_93, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 505 'bitselect' 'p_Result_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_445)   --->   "%p_Result_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_93, i32 15"   --->   Operation 506 'bitselect' 'p_Result_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln828_31 = trunc i33 %p_Val2_93"   --->   Operation 507 'trunc' 'trunc_ln828_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.66ns)   --->   "%r_31 = icmp_ne  i15 %trunc_ln828_31, i15 0"   --->   Operation 508 'icmp' 'r_31' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%p_Result_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_93, i32 31"   --->   Operation 509 'bitselect' 'p_Result_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_445)   --->   "%or_ln374_31 = or i1 %p_Result_155, i1 %r_31"   --->   Operation 510 'or' 'or_ln374_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_445)   --->   "%and_ln374_31 = and i1 %or_ln374_31, i1 %p_Result_762"   --->   Operation 511 'and' 'and_ln374_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_445)   --->   "%zext_ln377_31 = zext i1 %and_ln374_31"   --->   Operation 512 'zext' 'zext_ln377_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_445 = add i16 %out_data_V_444, i16 %zext_ln377_31"   --->   Operation 513 'add' 'out_data_V_445' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%p_Result_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_445, i32 15"   --->   Operation 514 'bitselect' 'p_Result_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%p_Result_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_96, i32 32"   --->   Operation 515 'bitselect' 'p_Result_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_447)   --->   "%out_data_V_446 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_96, i32 16, i32 31"   --->   Operation 516 'partselect' 'out_data_V_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_447)   --->   "%p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_96, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 517 'bitselect' 'p_Result_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_447)   --->   "%p_Result_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_96, i32 15"   --->   Operation 518 'bitselect' 'p_Result_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln828_32 = trunc i33 %p_Val2_96"   --->   Operation 519 'trunc' 'trunc_ln828_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.66ns)   --->   "%r_32 = icmp_ne  i15 %trunc_ln828_32, i15 0"   --->   Operation 520 'icmp' 'r_32' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%p_Result_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_96, i32 31"   --->   Operation 521 'bitselect' 'p_Result_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_447)   --->   "%or_ln374_32 = or i1 %p_Result_160, i1 %r_32"   --->   Operation 522 'or' 'or_ln374_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_447)   --->   "%and_ln374_32 = and i1 %or_ln374_32, i1 %p_Result_766"   --->   Operation 523 'and' 'and_ln374_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_447)   --->   "%zext_ln377_32 = zext i1 %and_ln374_32"   --->   Operation 524 'zext' 'zext_ln377_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_447 = add i16 %out_data_V_446, i16 %zext_ln377_32"   --->   Operation 525 'add' 'out_data_V_447' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%p_Result_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_447, i32 15"   --->   Operation 526 'bitselect' 'p_Result_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%p_Result_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_99, i32 32"   --->   Operation 527 'bitselect' 'p_Result_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_449)   --->   "%out_data_V_448 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_99, i32 16, i32 31"   --->   Operation 528 'partselect' 'out_data_V_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_449)   --->   "%p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_99, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 529 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_449)   --->   "%p_Result_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_99, i32 15"   --->   Operation 530 'bitselect' 'p_Result_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln828_33 = trunc i33 %p_Val2_99"   --->   Operation 531 'trunc' 'trunc_ln828_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.66ns)   --->   "%r_33 = icmp_ne  i15 %trunc_ln828_33, i15 0"   --->   Operation 532 'icmp' 'r_33' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%p_Result_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_99, i32 31"   --->   Operation 533 'bitselect' 'p_Result_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_449)   --->   "%or_ln374_33 = or i1 %p_Result_165, i1 %r_33"   --->   Operation 534 'or' 'or_ln374_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_449)   --->   "%and_ln374_33 = and i1 %or_ln374_33, i1 %p_Result_770"   --->   Operation 535 'and' 'and_ln374_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_449)   --->   "%zext_ln377_33 = zext i1 %and_ln374_33"   --->   Operation 536 'zext' 'zext_ln377_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_449 = add i16 %out_data_V_448, i16 %zext_ln377_33"   --->   Operation 537 'add' 'out_data_V_449' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%p_Result_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_449, i32 15"   --->   Operation 538 'bitselect' 'p_Result_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%p_Result_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_102, i32 32"   --->   Operation 539 'bitselect' 'p_Result_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_451)   --->   "%out_data_V_450 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_102, i32 16, i32 31"   --->   Operation 540 'partselect' 'out_data_V_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_451)   --->   "%p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_102, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 541 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_451)   --->   "%p_Result_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_102, i32 15"   --->   Operation 542 'bitselect' 'p_Result_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln828_34 = trunc i33 %p_Val2_102"   --->   Operation 543 'trunc' 'trunc_ln828_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.66ns)   --->   "%r_34 = icmp_ne  i15 %trunc_ln828_34, i15 0"   --->   Operation 544 'icmp' 'r_34' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%p_Result_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_102, i32 31"   --->   Operation 545 'bitselect' 'p_Result_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_451)   --->   "%or_ln374_34 = or i1 %p_Result_170, i1 %r_34"   --->   Operation 546 'or' 'or_ln374_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_451)   --->   "%and_ln374_34 = and i1 %or_ln374_34, i1 %p_Result_774"   --->   Operation 547 'and' 'and_ln374_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_451)   --->   "%zext_ln377_34 = zext i1 %and_ln374_34"   --->   Operation 548 'zext' 'zext_ln377_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_451 = add i16 %out_data_V_450, i16 %zext_ln377_34"   --->   Operation 549 'add' 'out_data_V_451' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%p_Result_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_451, i32 15"   --->   Operation 550 'bitselect' 'p_Result_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%p_Result_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_105, i32 32"   --->   Operation 551 'bitselect' 'p_Result_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_453)   --->   "%out_data_V_452 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_105, i32 16, i32 31"   --->   Operation 552 'partselect' 'out_data_V_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_453)   --->   "%p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_105, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 553 'bitselect' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_453)   --->   "%p_Result_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_105, i32 15"   --->   Operation 554 'bitselect' 'p_Result_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln828_35 = trunc i33 %p_Val2_105"   --->   Operation 555 'trunc' 'trunc_ln828_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.66ns)   --->   "%r_35 = icmp_ne  i15 %trunc_ln828_35, i15 0"   --->   Operation 556 'icmp' 'r_35' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%p_Result_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_105, i32 31"   --->   Operation 557 'bitselect' 'p_Result_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_453)   --->   "%or_ln374_35 = or i1 %p_Result_175, i1 %r_35"   --->   Operation 558 'or' 'or_ln374_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_453)   --->   "%and_ln374_35 = and i1 %or_ln374_35, i1 %p_Result_778"   --->   Operation 559 'and' 'and_ln374_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_453)   --->   "%zext_ln377_35 = zext i1 %and_ln374_35"   --->   Operation 560 'zext' 'zext_ln377_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_453 = add i16 %out_data_V_452, i16 %zext_ln377_35"   --->   Operation 561 'add' 'out_data_V_453' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%p_Result_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_453, i32 15"   --->   Operation 562 'bitselect' 'p_Result_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%p_Result_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_108, i32 32"   --->   Operation 563 'bitselect' 'p_Result_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_455)   --->   "%out_data_V_454 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_108, i32 16, i32 31"   --->   Operation 564 'partselect' 'out_data_V_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_455)   --->   "%p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_108, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 565 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_455)   --->   "%p_Result_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_108, i32 15"   --->   Operation 566 'bitselect' 'p_Result_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln828_36 = trunc i33 %p_Val2_108"   --->   Operation 567 'trunc' 'trunc_ln828_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.66ns)   --->   "%r_36 = icmp_ne  i15 %trunc_ln828_36, i15 0"   --->   Operation 568 'icmp' 'r_36' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%p_Result_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_108, i32 31"   --->   Operation 569 'bitselect' 'p_Result_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_455)   --->   "%or_ln374_36 = or i1 %p_Result_180, i1 %r_36"   --->   Operation 570 'or' 'or_ln374_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_455)   --->   "%and_ln374_36 = and i1 %or_ln374_36, i1 %p_Result_782"   --->   Operation 571 'and' 'and_ln374_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_455)   --->   "%zext_ln377_36 = zext i1 %and_ln374_36"   --->   Operation 572 'zext' 'zext_ln377_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_455 = add i16 %out_data_V_454, i16 %zext_ln377_36"   --->   Operation 573 'add' 'out_data_V_455' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%p_Result_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_455, i32 15"   --->   Operation 574 'bitselect' 'p_Result_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%p_Result_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_111, i32 32"   --->   Operation 575 'bitselect' 'p_Result_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_457)   --->   "%out_data_V_456 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_111, i32 16, i32 31"   --->   Operation 576 'partselect' 'out_data_V_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_457)   --->   "%p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_111, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 577 'bitselect' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_457)   --->   "%p_Result_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_111, i32 15"   --->   Operation 578 'bitselect' 'p_Result_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln828_37 = trunc i33 %p_Val2_111"   --->   Operation 579 'trunc' 'trunc_ln828_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.66ns)   --->   "%r_37 = icmp_ne  i15 %trunc_ln828_37, i15 0"   --->   Operation 580 'icmp' 'r_37' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%p_Result_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_111, i32 31"   --->   Operation 581 'bitselect' 'p_Result_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_457)   --->   "%or_ln374_37 = or i1 %p_Result_185, i1 %r_37"   --->   Operation 582 'or' 'or_ln374_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_457)   --->   "%and_ln374_37 = and i1 %or_ln374_37, i1 %p_Result_786"   --->   Operation 583 'and' 'and_ln374_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_457)   --->   "%zext_ln377_37 = zext i1 %and_ln374_37"   --->   Operation 584 'zext' 'zext_ln377_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_457 = add i16 %out_data_V_456, i16 %zext_ln377_37"   --->   Operation 585 'add' 'out_data_V_457' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%p_Result_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_457, i32 15"   --->   Operation 586 'bitselect' 'p_Result_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%p_Result_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_114, i32 32"   --->   Operation 587 'bitselect' 'p_Result_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_459)   --->   "%out_data_V_458 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_114, i32 16, i32 31"   --->   Operation 588 'partselect' 'out_data_V_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_459)   --->   "%p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_114, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 589 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_459)   --->   "%p_Result_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_114, i32 15"   --->   Operation 590 'bitselect' 'p_Result_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln828_38 = trunc i33 %p_Val2_114"   --->   Operation 591 'trunc' 'trunc_ln828_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.66ns)   --->   "%r_38 = icmp_ne  i15 %trunc_ln828_38, i15 0"   --->   Operation 592 'icmp' 'r_38' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%p_Result_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_114, i32 31"   --->   Operation 593 'bitselect' 'p_Result_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_459)   --->   "%or_ln374_38 = or i1 %p_Result_190, i1 %r_38"   --->   Operation 594 'or' 'or_ln374_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_459)   --->   "%and_ln374_38 = and i1 %or_ln374_38, i1 %p_Result_790"   --->   Operation 595 'and' 'and_ln374_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_459)   --->   "%zext_ln377_38 = zext i1 %and_ln374_38"   --->   Operation 596 'zext' 'zext_ln377_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_459 = add i16 %out_data_V_458, i16 %zext_ln377_38"   --->   Operation 597 'add' 'out_data_V_459' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%p_Result_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_459, i32 15"   --->   Operation 598 'bitselect' 'p_Result_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%p_Result_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_117, i32 32"   --->   Operation 599 'bitselect' 'p_Result_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_461)   --->   "%out_data_V_460 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_117, i32 16, i32 31"   --->   Operation 600 'partselect' 'out_data_V_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_461)   --->   "%p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_117, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 601 'bitselect' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_461)   --->   "%p_Result_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_117, i32 15"   --->   Operation 602 'bitselect' 'p_Result_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln828_39 = trunc i33 %p_Val2_117"   --->   Operation 603 'trunc' 'trunc_ln828_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.66ns)   --->   "%r_39 = icmp_ne  i15 %trunc_ln828_39, i15 0"   --->   Operation 604 'icmp' 'r_39' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%p_Result_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_117, i32 31"   --->   Operation 605 'bitselect' 'p_Result_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_461)   --->   "%or_ln374_39 = or i1 %p_Result_195, i1 %r_39"   --->   Operation 606 'or' 'or_ln374_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_461)   --->   "%and_ln374_39 = and i1 %or_ln374_39, i1 %p_Result_794"   --->   Operation 607 'and' 'and_ln374_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_461)   --->   "%zext_ln377_39 = zext i1 %and_ln374_39"   --->   Operation 608 'zext' 'zext_ln377_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_461 = add i16 %out_data_V_460, i16 %zext_ln377_39"   --->   Operation 609 'add' 'out_data_V_461' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%p_Result_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_461, i32 15"   --->   Operation 610 'bitselect' 'p_Result_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%p_Result_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_120, i32 32"   --->   Operation 611 'bitselect' 'p_Result_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_463)   --->   "%out_data_V_462 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_120, i32 16, i32 31"   --->   Operation 612 'partselect' 'out_data_V_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_463)   --->   "%p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_120, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 613 'bitselect' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_463)   --->   "%p_Result_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_120, i32 15"   --->   Operation 614 'bitselect' 'p_Result_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln828_40 = trunc i33 %p_Val2_120"   --->   Operation 615 'trunc' 'trunc_ln828_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.66ns)   --->   "%r_40 = icmp_ne  i15 %trunc_ln828_40, i15 0"   --->   Operation 616 'icmp' 'r_40' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%p_Result_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_120, i32 31"   --->   Operation 617 'bitselect' 'p_Result_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_463)   --->   "%or_ln374_40 = or i1 %p_Result_200, i1 %r_40"   --->   Operation 618 'or' 'or_ln374_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_463)   --->   "%and_ln374_40 = and i1 %or_ln374_40, i1 %p_Result_798"   --->   Operation 619 'and' 'and_ln374_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_463)   --->   "%zext_ln377_40 = zext i1 %and_ln374_40"   --->   Operation 620 'zext' 'zext_ln377_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_463 = add i16 %out_data_V_462, i16 %zext_ln377_40"   --->   Operation 621 'add' 'out_data_V_463' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%p_Result_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_463, i32 15"   --->   Operation 622 'bitselect' 'p_Result_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%p_Result_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_123, i32 32"   --->   Operation 623 'bitselect' 'p_Result_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_465)   --->   "%out_data_V_464 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_123, i32 16, i32 31"   --->   Operation 624 'partselect' 'out_data_V_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_465)   --->   "%p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_123, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 625 'bitselect' 'p_Result_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_465)   --->   "%p_Result_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_123, i32 15"   --->   Operation 626 'bitselect' 'p_Result_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln828_41 = trunc i33 %p_Val2_123"   --->   Operation 627 'trunc' 'trunc_ln828_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.66ns)   --->   "%r_41 = icmp_ne  i15 %trunc_ln828_41, i15 0"   --->   Operation 628 'icmp' 'r_41' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%p_Result_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_123, i32 31"   --->   Operation 629 'bitselect' 'p_Result_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_465)   --->   "%or_ln374_41 = or i1 %p_Result_205, i1 %r_41"   --->   Operation 630 'or' 'or_ln374_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_465)   --->   "%and_ln374_41 = and i1 %or_ln374_41, i1 %p_Result_802"   --->   Operation 631 'and' 'and_ln374_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_465)   --->   "%zext_ln377_41 = zext i1 %and_ln374_41"   --->   Operation 632 'zext' 'zext_ln377_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_465 = add i16 %out_data_V_464, i16 %zext_ln377_41"   --->   Operation 633 'add' 'out_data_V_465' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%p_Result_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_465, i32 15"   --->   Operation 634 'bitselect' 'p_Result_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%p_Result_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_126, i32 32"   --->   Operation 635 'bitselect' 'p_Result_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_467)   --->   "%out_data_V_466 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_126, i32 16, i32 31"   --->   Operation 636 'partselect' 'out_data_V_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_467)   --->   "%p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_126, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 637 'bitselect' 'p_Result_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_467)   --->   "%p_Result_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_126, i32 15"   --->   Operation 638 'bitselect' 'p_Result_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln828_42 = trunc i33 %p_Val2_126"   --->   Operation 639 'trunc' 'trunc_ln828_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.66ns)   --->   "%r_42 = icmp_ne  i15 %trunc_ln828_42, i15 0"   --->   Operation 640 'icmp' 'r_42' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%p_Result_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_126, i32 31"   --->   Operation 641 'bitselect' 'p_Result_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_467)   --->   "%or_ln374_42 = or i1 %p_Result_210, i1 %r_42"   --->   Operation 642 'or' 'or_ln374_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_467)   --->   "%and_ln374_42 = and i1 %or_ln374_42, i1 %p_Result_806"   --->   Operation 643 'and' 'and_ln374_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_467)   --->   "%zext_ln377_42 = zext i1 %and_ln374_42"   --->   Operation 644 'zext' 'zext_ln377_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_467 = add i16 %out_data_V_466, i16 %zext_ln377_42"   --->   Operation 645 'add' 'out_data_V_467' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%p_Result_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_467, i32 15"   --->   Operation 646 'bitselect' 'p_Result_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%p_Result_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_129, i32 32"   --->   Operation 647 'bitselect' 'p_Result_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_469)   --->   "%out_data_V_468 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_129, i32 16, i32 31"   --->   Operation 648 'partselect' 'out_data_V_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_469)   --->   "%p_Result_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_129, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 649 'bitselect' 'p_Result_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_469)   --->   "%p_Result_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_129, i32 15"   --->   Operation 650 'bitselect' 'p_Result_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln828_43 = trunc i33 %p_Val2_129"   --->   Operation 651 'trunc' 'trunc_ln828_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.66ns)   --->   "%r_43 = icmp_ne  i15 %trunc_ln828_43, i15 0"   --->   Operation 652 'icmp' 'r_43' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%p_Result_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_129, i32 31"   --->   Operation 653 'bitselect' 'p_Result_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_469)   --->   "%or_ln374_43 = or i1 %p_Result_215, i1 %r_43"   --->   Operation 654 'or' 'or_ln374_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_469)   --->   "%and_ln374_43 = and i1 %or_ln374_43, i1 %p_Result_810"   --->   Operation 655 'and' 'and_ln374_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_469)   --->   "%zext_ln377_43 = zext i1 %and_ln374_43"   --->   Operation 656 'zext' 'zext_ln377_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_469 = add i16 %out_data_V_468, i16 %zext_ln377_43"   --->   Operation 657 'add' 'out_data_V_469' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%p_Result_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_469, i32 15"   --->   Operation 658 'bitselect' 'p_Result_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%p_Result_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_132, i32 32"   --->   Operation 659 'bitselect' 'p_Result_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_471)   --->   "%out_data_V_470 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_132, i32 16, i32 31"   --->   Operation 660 'partselect' 'out_data_V_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_471)   --->   "%p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_132, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 661 'bitselect' 'p_Result_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_471)   --->   "%p_Result_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_132, i32 15"   --->   Operation 662 'bitselect' 'p_Result_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln828_44 = trunc i33 %p_Val2_132"   --->   Operation 663 'trunc' 'trunc_ln828_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.66ns)   --->   "%r_44 = icmp_ne  i15 %trunc_ln828_44, i15 0"   --->   Operation 664 'icmp' 'r_44' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%p_Result_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_132, i32 31"   --->   Operation 665 'bitselect' 'p_Result_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_471)   --->   "%or_ln374_44 = or i1 %p_Result_220, i1 %r_44"   --->   Operation 666 'or' 'or_ln374_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_471)   --->   "%and_ln374_44 = and i1 %or_ln374_44, i1 %p_Result_814"   --->   Operation 667 'and' 'and_ln374_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_471)   --->   "%zext_ln377_44 = zext i1 %and_ln374_44"   --->   Operation 668 'zext' 'zext_ln377_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_471 = add i16 %out_data_V_470, i16 %zext_ln377_44"   --->   Operation 669 'add' 'out_data_V_471' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%p_Result_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_471, i32 15"   --->   Operation 670 'bitselect' 'p_Result_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%p_Result_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_135, i32 32"   --->   Operation 671 'bitselect' 'p_Result_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_473)   --->   "%out_data_V_472 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_135, i32 16, i32 31"   --->   Operation 672 'partselect' 'out_data_V_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_473)   --->   "%p_Result_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_135, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 673 'bitselect' 'p_Result_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_473)   --->   "%p_Result_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_135, i32 15"   --->   Operation 674 'bitselect' 'p_Result_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln828_45 = trunc i33 %p_Val2_135"   --->   Operation 675 'trunc' 'trunc_ln828_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.66ns)   --->   "%r_45 = icmp_ne  i15 %trunc_ln828_45, i15 0"   --->   Operation 676 'icmp' 'r_45' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%p_Result_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_135, i32 31"   --->   Operation 677 'bitselect' 'p_Result_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_473)   --->   "%or_ln374_45 = or i1 %p_Result_225, i1 %r_45"   --->   Operation 678 'or' 'or_ln374_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_473)   --->   "%and_ln374_45 = and i1 %or_ln374_45, i1 %p_Result_818"   --->   Operation 679 'and' 'and_ln374_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_473)   --->   "%zext_ln377_45 = zext i1 %and_ln374_45"   --->   Operation 680 'zext' 'zext_ln377_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_473 = add i16 %out_data_V_472, i16 %zext_ln377_45"   --->   Operation 681 'add' 'out_data_V_473' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%p_Result_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_473, i32 15"   --->   Operation 682 'bitselect' 'p_Result_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%p_Result_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_138, i32 32"   --->   Operation 683 'bitselect' 'p_Result_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_475)   --->   "%out_data_V_474 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_138, i32 16, i32 31"   --->   Operation 684 'partselect' 'out_data_V_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_475)   --->   "%p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_138, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 685 'bitselect' 'p_Result_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_475)   --->   "%p_Result_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_138, i32 15"   --->   Operation 686 'bitselect' 'p_Result_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln828_46 = trunc i33 %p_Val2_138"   --->   Operation 687 'trunc' 'trunc_ln828_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.66ns)   --->   "%r_46 = icmp_ne  i15 %trunc_ln828_46, i15 0"   --->   Operation 688 'icmp' 'r_46' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%p_Result_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_138, i32 31"   --->   Operation 689 'bitselect' 'p_Result_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_475)   --->   "%or_ln374_46 = or i1 %p_Result_230, i1 %r_46"   --->   Operation 690 'or' 'or_ln374_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_475)   --->   "%and_ln374_46 = and i1 %or_ln374_46, i1 %p_Result_822"   --->   Operation 691 'and' 'and_ln374_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_475)   --->   "%zext_ln377_46 = zext i1 %and_ln374_46"   --->   Operation 692 'zext' 'zext_ln377_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_475 = add i16 %out_data_V_474, i16 %zext_ln377_46"   --->   Operation 693 'add' 'out_data_V_475' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%p_Result_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_475, i32 15"   --->   Operation 694 'bitselect' 'p_Result_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%p_Result_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_141, i32 32"   --->   Operation 695 'bitselect' 'p_Result_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_477)   --->   "%out_data_V_476 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_141, i32 16, i32 31"   --->   Operation 696 'partselect' 'out_data_V_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_477)   --->   "%p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_141, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 697 'bitselect' 'p_Result_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_477)   --->   "%p_Result_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_141, i32 15"   --->   Operation 698 'bitselect' 'p_Result_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln828_47 = trunc i33 %p_Val2_141"   --->   Operation 699 'trunc' 'trunc_ln828_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.66ns)   --->   "%r_47 = icmp_ne  i15 %trunc_ln828_47, i15 0"   --->   Operation 700 'icmp' 'r_47' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%p_Result_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_141, i32 31"   --->   Operation 701 'bitselect' 'p_Result_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_477)   --->   "%or_ln374_47 = or i1 %p_Result_235, i1 %r_47"   --->   Operation 702 'or' 'or_ln374_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_477)   --->   "%and_ln374_47 = and i1 %or_ln374_47, i1 %p_Result_826"   --->   Operation 703 'and' 'and_ln374_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_477)   --->   "%zext_ln377_47 = zext i1 %and_ln374_47"   --->   Operation 704 'zext' 'zext_ln377_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_477 = add i16 %out_data_V_476, i16 %zext_ln377_47"   --->   Operation 705 'add' 'out_data_V_477' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%p_Result_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_477, i32 15"   --->   Operation 706 'bitselect' 'p_Result_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%p_Result_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_144, i32 32"   --->   Operation 707 'bitselect' 'p_Result_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_479)   --->   "%out_data_V_478 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_144, i32 16, i32 31"   --->   Operation 708 'partselect' 'out_data_V_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_479)   --->   "%p_Result_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_144, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 709 'bitselect' 'p_Result_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_479)   --->   "%p_Result_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_144, i32 15"   --->   Operation 710 'bitselect' 'p_Result_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln828_48 = trunc i33 %p_Val2_144"   --->   Operation 711 'trunc' 'trunc_ln828_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.66ns)   --->   "%r_48 = icmp_ne  i15 %trunc_ln828_48, i15 0"   --->   Operation 712 'icmp' 'r_48' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%p_Result_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_144, i32 31"   --->   Operation 713 'bitselect' 'p_Result_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_479)   --->   "%or_ln374_48 = or i1 %p_Result_240, i1 %r_48"   --->   Operation 714 'or' 'or_ln374_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_479)   --->   "%and_ln374_48 = and i1 %or_ln374_48, i1 %p_Result_830"   --->   Operation 715 'and' 'and_ln374_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_479)   --->   "%zext_ln377_48 = zext i1 %and_ln374_48"   --->   Operation 716 'zext' 'zext_ln377_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_479 = add i16 %out_data_V_478, i16 %zext_ln377_48"   --->   Operation 717 'add' 'out_data_V_479' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%p_Result_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_479, i32 15"   --->   Operation 718 'bitselect' 'p_Result_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%p_Result_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_147, i32 32"   --->   Operation 719 'bitselect' 'p_Result_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_481)   --->   "%out_data_V_480 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_147, i32 16, i32 31"   --->   Operation 720 'partselect' 'out_data_V_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_481)   --->   "%p_Result_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_147, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 721 'bitselect' 'p_Result_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_481)   --->   "%p_Result_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_147, i32 15"   --->   Operation 722 'bitselect' 'p_Result_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln828_49 = trunc i33 %p_Val2_147"   --->   Operation 723 'trunc' 'trunc_ln828_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.66ns)   --->   "%r_49 = icmp_ne  i15 %trunc_ln828_49, i15 0"   --->   Operation 724 'icmp' 'r_49' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%p_Result_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_147, i32 31"   --->   Operation 725 'bitselect' 'p_Result_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_481)   --->   "%or_ln374_49 = or i1 %p_Result_245, i1 %r_49"   --->   Operation 726 'or' 'or_ln374_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_481)   --->   "%and_ln374_49 = and i1 %or_ln374_49, i1 %p_Result_834"   --->   Operation 727 'and' 'and_ln374_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_481)   --->   "%zext_ln377_49 = zext i1 %and_ln374_49"   --->   Operation 728 'zext' 'zext_ln377_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_481 = add i16 %out_data_V_480, i16 %zext_ln377_49"   --->   Operation 729 'add' 'out_data_V_481' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%p_Result_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_481, i32 15"   --->   Operation 730 'bitselect' 'p_Result_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%p_Result_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_150, i32 32"   --->   Operation 731 'bitselect' 'p_Result_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_483)   --->   "%out_data_V_482 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_150, i32 16, i32 31"   --->   Operation 732 'partselect' 'out_data_V_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_483)   --->   "%p_Result_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_150, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 733 'bitselect' 'p_Result_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_483)   --->   "%p_Result_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_150, i32 15"   --->   Operation 734 'bitselect' 'p_Result_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln828_50 = trunc i33 %p_Val2_150"   --->   Operation 735 'trunc' 'trunc_ln828_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.66ns)   --->   "%r_50 = icmp_ne  i15 %trunc_ln828_50, i15 0"   --->   Operation 736 'icmp' 'r_50' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%p_Result_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_150, i32 31"   --->   Operation 737 'bitselect' 'p_Result_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_483)   --->   "%or_ln374_50 = or i1 %p_Result_250, i1 %r_50"   --->   Operation 738 'or' 'or_ln374_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_483)   --->   "%and_ln374_50 = and i1 %or_ln374_50, i1 %p_Result_838"   --->   Operation 739 'and' 'and_ln374_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_483)   --->   "%zext_ln377_50 = zext i1 %and_ln374_50"   --->   Operation 740 'zext' 'zext_ln377_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_483 = add i16 %out_data_V_482, i16 %zext_ln377_50"   --->   Operation 741 'add' 'out_data_V_483' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%p_Result_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_483, i32 15"   --->   Operation 742 'bitselect' 'p_Result_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%p_Result_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_153, i32 32"   --->   Operation 743 'bitselect' 'p_Result_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_485)   --->   "%out_data_V_484 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_153, i32 16, i32 31"   --->   Operation 744 'partselect' 'out_data_V_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_485)   --->   "%p_Result_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_153, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 745 'bitselect' 'p_Result_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_485)   --->   "%p_Result_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_153, i32 15"   --->   Operation 746 'bitselect' 'p_Result_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln828_51 = trunc i33 %p_Val2_153"   --->   Operation 747 'trunc' 'trunc_ln828_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.66ns)   --->   "%r_51 = icmp_ne  i15 %trunc_ln828_51, i15 0"   --->   Operation 748 'icmp' 'r_51' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%p_Result_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_153, i32 31"   --->   Operation 749 'bitselect' 'p_Result_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_485)   --->   "%or_ln374_51 = or i1 %p_Result_255, i1 %r_51"   --->   Operation 750 'or' 'or_ln374_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_485)   --->   "%and_ln374_51 = and i1 %or_ln374_51, i1 %p_Result_842"   --->   Operation 751 'and' 'and_ln374_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_485)   --->   "%zext_ln377_51 = zext i1 %and_ln374_51"   --->   Operation 752 'zext' 'zext_ln377_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_485 = add i16 %out_data_V_484, i16 %zext_ln377_51"   --->   Operation 753 'add' 'out_data_V_485' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%p_Result_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_485, i32 15"   --->   Operation 754 'bitselect' 'p_Result_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%p_Result_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_156, i32 32"   --->   Operation 755 'bitselect' 'p_Result_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_487)   --->   "%out_data_V_486 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_156, i32 16, i32 31"   --->   Operation 756 'partselect' 'out_data_V_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_487)   --->   "%p_Result_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_156, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 757 'bitselect' 'p_Result_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_487)   --->   "%p_Result_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_156, i32 15"   --->   Operation 758 'bitselect' 'p_Result_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln828_52 = trunc i33 %p_Val2_156"   --->   Operation 759 'trunc' 'trunc_ln828_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.66ns)   --->   "%r_52 = icmp_ne  i15 %trunc_ln828_52, i15 0"   --->   Operation 760 'icmp' 'r_52' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%p_Result_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_156, i32 31"   --->   Operation 761 'bitselect' 'p_Result_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_487)   --->   "%or_ln374_52 = or i1 %p_Result_260, i1 %r_52"   --->   Operation 762 'or' 'or_ln374_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_487)   --->   "%and_ln374_52 = and i1 %or_ln374_52, i1 %p_Result_846"   --->   Operation 763 'and' 'and_ln374_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_487)   --->   "%zext_ln377_52 = zext i1 %and_ln374_52"   --->   Operation 764 'zext' 'zext_ln377_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_487 = add i16 %out_data_V_486, i16 %zext_ln377_52"   --->   Operation 765 'add' 'out_data_V_487' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%p_Result_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_487, i32 15"   --->   Operation 766 'bitselect' 'p_Result_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%p_Result_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_159, i32 32"   --->   Operation 767 'bitselect' 'p_Result_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_489)   --->   "%out_data_V_488 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_159, i32 16, i32 31"   --->   Operation 768 'partselect' 'out_data_V_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_489)   --->   "%p_Result_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_159, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 769 'bitselect' 'p_Result_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_489)   --->   "%p_Result_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_159, i32 15"   --->   Operation 770 'bitselect' 'p_Result_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln828_53 = trunc i33 %p_Val2_159"   --->   Operation 771 'trunc' 'trunc_ln828_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.66ns)   --->   "%r_53 = icmp_ne  i15 %trunc_ln828_53, i15 0"   --->   Operation 772 'icmp' 'r_53' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%p_Result_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_159, i32 31"   --->   Operation 773 'bitselect' 'p_Result_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_489)   --->   "%or_ln374_53 = or i1 %p_Result_265, i1 %r_53"   --->   Operation 774 'or' 'or_ln374_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_489)   --->   "%and_ln374_53 = and i1 %or_ln374_53, i1 %p_Result_850"   --->   Operation 775 'and' 'and_ln374_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_489)   --->   "%zext_ln377_53 = zext i1 %and_ln374_53"   --->   Operation 776 'zext' 'zext_ln377_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_489 = add i16 %out_data_V_488, i16 %zext_ln377_53"   --->   Operation 777 'add' 'out_data_V_489' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%p_Result_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_489, i32 15"   --->   Operation 778 'bitselect' 'p_Result_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%p_Result_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_162, i32 32"   --->   Operation 779 'bitselect' 'p_Result_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_491)   --->   "%out_data_V_490 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_162, i32 16, i32 31"   --->   Operation 780 'partselect' 'out_data_V_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_491)   --->   "%p_Result_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_162, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 781 'bitselect' 'p_Result_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_491)   --->   "%p_Result_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_162, i32 15"   --->   Operation 782 'bitselect' 'p_Result_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln828_54 = trunc i33 %p_Val2_162"   --->   Operation 783 'trunc' 'trunc_ln828_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.66ns)   --->   "%r_54 = icmp_ne  i15 %trunc_ln828_54, i15 0"   --->   Operation 784 'icmp' 'r_54' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%p_Result_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_162, i32 31"   --->   Operation 785 'bitselect' 'p_Result_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_491)   --->   "%or_ln374_54 = or i1 %p_Result_270, i1 %r_54"   --->   Operation 786 'or' 'or_ln374_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_491)   --->   "%and_ln374_54 = and i1 %or_ln374_54, i1 %p_Result_854"   --->   Operation 787 'and' 'and_ln374_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_491)   --->   "%zext_ln377_54 = zext i1 %and_ln374_54"   --->   Operation 788 'zext' 'zext_ln377_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_491 = add i16 %out_data_V_490, i16 %zext_ln377_54"   --->   Operation 789 'add' 'out_data_V_491' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%p_Result_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_491, i32 15"   --->   Operation 790 'bitselect' 'p_Result_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%p_Result_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_165, i32 32"   --->   Operation 791 'bitselect' 'p_Result_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_493)   --->   "%out_data_V_492 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_165, i32 16, i32 31"   --->   Operation 792 'partselect' 'out_data_V_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_493)   --->   "%p_Result_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_165, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 793 'bitselect' 'p_Result_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_493)   --->   "%p_Result_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_165, i32 15"   --->   Operation 794 'bitselect' 'p_Result_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln828_55 = trunc i33 %p_Val2_165"   --->   Operation 795 'trunc' 'trunc_ln828_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.66ns)   --->   "%r_55 = icmp_ne  i15 %trunc_ln828_55, i15 0"   --->   Operation 796 'icmp' 'r_55' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%p_Result_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_165, i32 31"   --->   Operation 797 'bitselect' 'p_Result_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_493)   --->   "%or_ln374_55 = or i1 %p_Result_275, i1 %r_55"   --->   Operation 798 'or' 'or_ln374_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_493)   --->   "%and_ln374_55 = and i1 %or_ln374_55, i1 %p_Result_858"   --->   Operation 799 'and' 'and_ln374_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_493)   --->   "%zext_ln377_55 = zext i1 %and_ln374_55"   --->   Operation 800 'zext' 'zext_ln377_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_493 = add i16 %out_data_V_492, i16 %zext_ln377_55"   --->   Operation 801 'add' 'out_data_V_493' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%p_Result_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_493, i32 15"   --->   Operation 802 'bitselect' 'p_Result_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%p_Result_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_168, i32 32"   --->   Operation 803 'bitselect' 'p_Result_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_495)   --->   "%out_data_V_494 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_168, i32 16, i32 31"   --->   Operation 804 'partselect' 'out_data_V_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_495)   --->   "%p_Result_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_168, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 805 'bitselect' 'p_Result_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_495)   --->   "%p_Result_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_168, i32 15"   --->   Operation 806 'bitselect' 'p_Result_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln828_56 = trunc i33 %p_Val2_168"   --->   Operation 807 'trunc' 'trunc_ln828_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.66ns)   --->   "%r_56 = icmp_ne  i15 %trunc_ln828_56, i15 0"   --->   Operation 808 'icmp' 'r_56' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%p_Result_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_168, i32 31"   --->   Operation 809 'bitselect' 'p_Result_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_495)   --->   "%or_ln374_56 = or i1 %p_Result_280, i1 %r_56"   --->   Operation 810 'or' 'or_ln374_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_495)   --->   "%and_ln374_56 = and i1 %or_ln374_56, i1 %p_Result_862"   --->   Operation 811 'and' 'and_ln374_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_495)   --->   "%zext_ln377_56 = zext i1 %and_ln374_56"   --->   Operation 812 'zext' 'zext_ln377_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_495 = add i16 %out_data_V_494, i16 %zext_ln377_56"   --->   Operation 813 'add' 'out_data_V_495' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%p_Result_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_495, i32 15"   --->   Operation 814 'bitselect' 'p_Result_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%p_Result_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_171, i32 32"   --->   Operation 815 'bitselect' 'p_Result_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_497)   --->   "%out_data_V_496 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_171, i32 16, i32 31"   --->   Operation 816 'partselect' 'out_data_V_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_497)   --->   "%p_Result_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_171, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 817 'bitselect' 'p_Result_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_497)   --->   "%p_Result_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_171, i32 15"   --->   Operation 818 'bitselect' 'p_Result_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln828_57 = trunc i33 %p_Val2_171"   --->   Operation 819 'trunc' 'trunc_ln828_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.66ns)   --->   "%r_57 = icmp_ne  i15 %trunc_ln828_57, i15 0"   --->   Operation 820 'icmp' 'r_57' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%p_Result_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_171, i32 31"   --->   Operation 821 'bitselect' 'p_Result_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_497)   --->   "%or_ln374_57 = or i1 %p_Result_285, i1 %r_57"   --->   Operation 822 'or' 'or_ln374_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_497)   --->   "%and_ln374_57 = and i1 %or_ln374_57, i1 %p_Result_866"   --->   Operation 823 'and' 'and_ln374_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_497)   --->   "%zext_ln377_57 = zext i1 %and_ln374_57"   --->   Operation 824 'zext' 'zext_ln377_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_497 = add i16 %out_data_V_496, i16 %zext_ln377_57"   --->   Operation 825 'add' 'out_data_V_497' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%p_Result_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_497, i32 15"   --->   Operation 826 'bitselect' 'p_Result_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%p_Result_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_174, i32 32"   --->   Operation 827 'bitselect' 'p_Result_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_499)   --->   "%out_data_V_498 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_174, i32 16, i32 31"   --->   Operation 828 'partselect' 'out_data_V_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_499)   --->   "%p_Result_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_174, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 829 'bitselect' 'p_Result_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_499)   --->   "%p_Result_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_174, i32 15"   --->   Operation 830 'bitselect' 'p_Result_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln828_58 = trunc i33 %p_Val2_174"   --->   Operation 831 'trunc' 'trunc_ln828_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.66ns)   --->   "%r_58 = icmp_ne  i15 %trunc_ln828_58, i15 0"   --->   Operation 832 'icmp' 'r_58' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%p_Result_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_174, i32 31"   --->   Operation 833 'bitselect' 'p_Result_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_499)   --->   "%or_ln374_58 = or i1 %p_Result_290, i1 %r_58"   --->   Operation 834 'or' 'or_ln374_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_499)   --->   "%and_ln374_58 = and i1 %or_ln374_58, i1 %p_Result_870"   --->   Operation 835 'and' 'and_ln374_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_499)   --->   "%zext_ln377_58 = zext i1 %and_ln374_58"   --->   Operation 836 'zext' 'zext_ln377_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_499 = add i16 %out_data_V_498, i16 %zext_ln377_58"   --->   Operation 837 'add' 'out_data_V_499' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%p_Result_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_499, i32 15"   --->   Operation 838 'bitselect' 'p_Result_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%p_Result_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_177, i32 32"   --->   Operation 839 'bitselect' 'p_Result_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_501)   --->   "%out_data_V_500 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_177, i32 16, i32 31"   --->   Operation 840 'partselect' 'out_data_V_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_501)   --->   "%p_Result_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_177, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 841 'bitselect' 'p_Result_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_501)   --->   "%p_Result_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_177, i32 15"   --->   Operation 842 'bitselect' 'p_Result_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln828_59 = trunc i33 %p_Val2_177"   --->   Operation 843 'trunc' 'trunc_ln828_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.66ns)   --->   "%r_59 = icmp_ne  i15 %trunc_ln828_59, i15 0"   --->   Operation 844 'icmp' 'r_59' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%p_Result_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_177, i32 31"   --->   Operation 845 'bitselect' 'p_Result_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_501)   --->   "%or_ln374_59 = or i1 %p_Result_295, i1 %r_59"   --->   Operation 846 'or' 'or_ln374_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_501)   --->   "%and_ln374_59 = and i1 %or_ln374_59, i1 %p_Result_874"   --->   Operation 847 'and' 'and_ln374_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_501)   --->   "%zext_ln377_59 = zext i1 %and_ln374_59"   --->   Operation 848 'zext' 'zext_ln377_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_501 = add i16 %out_data_V_500, i16 %zext_ln377_59"   --->   Operation 849 'add' 'out_data_V_501' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%p_Result_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_501, i32 15"   --->   Operation 850 'bitselect' 'p_Result_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%p_Result_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_180, i32 32"   --->   Operation 851 'bitselect' 'p_Result_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_503)   --->   "%out_data_V_502 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_180, i32 16, i32 31"   --->   Operation 852 'partselect' 'out_data_V_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_503)   --->   "%p_Result_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_180, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 853 'bitselect' 'p_Result_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_503)   --->   "%p_Result_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_180, i32 15"   --->   Operation 854 'bitselect' 'p_Result_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln828_60 = trunc i33 %p_Val2_180"   --->   Operation 855 'trunc' 'trunc_ln828_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.66ns)   --->   "%r_60 = icmp_ne  i15 %trunc_ln828_60, i15 0"   --->   Operation 856 'icmp' 'r_60' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%p_Result_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_180, i32 31"   --->   Operation 857 'bitselect' 'p_Result_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_503)   --->   "%or_ln374_60 = or i1 %p_Result_300, i1 %r_60"   --->   Operation 858 'or' 'or_ln374_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_503)   --->   "%and_ln374_60 = and i1 %or_ln374_60, i1 %p_Result_878"   --->   Operation 859 'and' 'and_ln374_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_503)   --->   "%zext_ln377_60 = zext i1 %and_ln374_60"   --->   Operation 860 'zext' 'zext_ln377_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_503 = add i16 %out_data_V_502, i16 %zext_ln377_60"   --->   Operation 861 'add' 'out_data_V_503' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%p_Result_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_503, i32 15"   --->   Operation 862 'bitselect' 'p_Result_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%p_Result_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_183, i32 32"   --->   Operation 863 'bitselect' 'p_Result_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_505)   --->   "%out_data_V_504 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_183, i32 16, i32 31"   --->   Operation 864 'partselect' 'out_data_V_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_505)   --->   "%p_Result_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_183, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 865 'bitselect' 'p_Result_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_505)   --->   "%p_Result_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_183, i32 15"   --->   Operation 866 'bitselect' 'p_Result_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln828_61 = trunc i33 %p_Val2_183"   --->   Operation 867 'trunc' 'trunc_ln828_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.66ns)   --->   "%r_61 = icmp_ne  i15 %trunc_ln828_61, i15 0"   --->   Operation 868 'icmp' 'r_61' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%p_Result_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_183, i32 31"   --->   Operation 869 'bitselect' 'p_Result_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_505)   --->   "%or_ln374_61 = or i1 %p_Result_305, i1 %r_61"   --->   Operation 870 'or' 'or_ln374_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_505)   --->   "%and_ln374_61 = and i1 %or_ln374_61, i1 %p_Result_882"   --->   Operation 871 'and' 'and_ln374_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_505)   --->   "%zext_ln377_61 = zext i1 %and_ln374_61"   --->   Operation 872 'zext' 'zext_ln377_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_505 = add i16 %out_data_V_504, i16 %zext_ln377_61"   --->   Operation 873 'add' 'out_data_V_505' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%p_Result_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_505, i32 15"   --->   Operation 874 'bitselect' 'p_Result_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%p_Result_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_186, i32 32"   --->   Operation 875 'bitselect' 'p_Result_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_507)   --->   "%out_data_V_506 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_186, i32 16, i32 31"   --->   Operation 876 'partselect' 'out_data_V_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_507)   --->   "%p_Result_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_186, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 877 'bitselect' 'p_Result_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_507)   --->   "%p_Result_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_186, i32 15"   --->   Operation 878 'bitselect' 'p_Result_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln828_62 = trunc i33 %p_Val2_186"   --->   Operation 879 'trunc' 'trunc_ln828_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.66ns)   --->   "%r_62 = icmp_ne  i15 %trunc_ln828_62, i15 0"   --->   Operation 880 'icmp' 'r_62' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%p_Result_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_186, i32 31"   --->   Operation 881 'bitselect' 'p_Result_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_507)   --->   "%or_ln374_62 = or i1 %p_Result_310, i1 %r_62"   --->   Operation 882 'or' 'or_ln374_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_507)   --->   "%and_ln374_62 = and i1 %or_ln374_62, i1 %p_Result_886"   --->   Operation 883 'and' 'and_ln374_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_507)   --->   "%zext_ln377_62 = zext i1 %and_ln374_62"   --->   Operation 884 'zext' 'zext_ln377_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_507 = add i16 %out_data_V_506, i16 %zext_ln377_62"   --->   Operation 885 'add' 'out_data_V_507' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%p_Result_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_507, i32 15"   --->   Operation 886 'bitselect' 'p_Result_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%p_Result_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_189, i32 32"   --->   Operation 887 'bitselect' 'p_Result_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_509)   --->   "%out_data_V_508 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_189, i32 16, i32 31"   --->   Operation 888 'partselect' 'out_data_V_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_509)   --->   "%p_Result_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_189, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 889 'bitselect' 'p_Result_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_509)   --->   "%p_Result_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_189, i32 15"   --->   Operation 890 'bitselect' 'p_Result_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln828_63 = trunc i33 %p_Val2_189"   --->   Operation 891 'trunc' 'trunc_ln828_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.66ns)   --->   "%r_63 = icmp_ne  i15 %trunc_ln828_63, i15 0"   --->   Operation 892 'icmp' 'r_63' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%p_Result_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_189, i32 31"   --->   Operation 893 'bitselect' 'p_Result_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_509)   --->   "%or_ln374_63 = or i1 %p_Result_315, i1 %r_63"   --->   Operation 894 'or' 'or_ln374_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_509)   --->   "%and_ln374_63 = and i1 %or_ln374_63, i1 %p_Result_890"   --->   Operation 895 'and' 'and_ln374_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_509)   --->   "%zext_ln377_63 = zext i1 %and_ln374_63"   --->   Operation 896 'zext' 'zext_ln377_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_509 = add i16 %out_data_V_508, i16 %zext_ln377_63"   --->   Operation 897 'add' 'out_data_V_509' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%p_Result_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_509, i32 15"   --->   Operation 898 'bitselect' 'p_Result_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%p_Result_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_192, i32 32"   --->   Operation 899 'bitselect' 'p_Result_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_511)   --->   "%out_data_V_510 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_192, i32 16, i32 31"   --->   Operation 900 'partselect' 'out_data_V_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_511)   --->   "%p_Result_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_192, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 901 'bitselect' 'p_Result_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_511)   --->   "%p_Result_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_192, i32 15"   --->   Operation 902 'bitselect' 'p_Result_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln828_64 = trunc i33 %p_Val2_192"   --->   Operation 903 'trunc' 'trunc_ln828_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.66ns)   --->   "%r_64 = icmp_ne  i15 %trunc_ln828_64, i15 0"   --->   Operation 904 'icmp' 'r_64' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%p_Result_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_192, i32 31"   --->   Operation 905 'bitselect' 'p_Result_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_511)   --->   "%or_ln374_64 = or i1 %p_Result_320, i1 %r_64"   --->   Operation 906 'or' 'or_ln374_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_511)   --->   "%and_ln374_64 = and i1 %or_ln374_64, i1 %p_Result_894"   --->   Operation 907 'and' 'and_ln374_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_511)   --->   "%zext_ln377_64 = zext i1 %and_ln374_64"   --->   Operation 908 'zext' 'zext_ln377_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_511 = add i16 %out_data_V_510, i16 %zext_ln377_64"   --->   Operation 909 'add' 'out_data_V_511' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%p_Result_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_511, i32 15"   --->   Operation 910 'bitselect' 'p_Result_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%p_Result_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_195, i32 32"   --->   Operation 911 'bitselect' 'p_Result_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_513)   --->   "%out_data_V_512 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_195, i32 16, i32 31"   --->   Operation 912 'partselect' 'out_data_V_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_513)   --->   "%p_Result_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_195, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 913 'bitselect' 'p_Result_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_513)   --->   "%p_Result_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_195, i32 15"   --->   Operation 914 'bitselect' 'p_Result_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln828_65 = trunc i33 %p_Val2_195"   --->   Operation 915 'trunc' 'trunc_ln828_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.66ns)   --->   "%r_65 = icmp_ne  i15 %trunc_ln828_65, i15 0"   --->   Operation 916 'icmp' 'r_65' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%p_Result_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_195, i32 31"   --->   Operation 917 'bitselect' 'p_Result_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_513)   --->   "%or_ln374_65 = or i1 %p_Result_325, i1 %r_65"   --->   Operation 918 'or' 'or_ln374_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_513)   --->   "%and_ln374_65 = and i1 %or_ln374_65, i1 %p_Result_898"   --->   Operation 919 'and' 'and_ln374_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_513)   --->   "%zext_ln377_65 = zext i1 %and_ln374_65"   --->   Operation 920 'zext' 'zext_ln377_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_513 = add i16 %out_data_V_512, i16 %zext_ln377_65"   --->   Operation 921 'add' 'out_data_V_513' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%p_Result_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_513, i32 15"   --->   Operation 922 'bitselect' 'p_Result_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%p_Result_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_198, i32 32"   --->   Operation 923 'bitselect' 'p_Result_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_515)   --->   "%out_data_V_514 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_198, i32 16, i32 31"   --->   Operation 924 'partselect' 'out_data_V_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_515)   --->   "%p_Result_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_198, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 925 'bitselect' 'p_Result_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_515)   --->   "%p_Result_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_198, i32 15"   --->   Operation 926 'bitselect' 'p_Result_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln828_66 = trunc i33 %p_Val2_198"   --->   Operation 927 'trunc' 'trunc_ln828_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.66ns)   --->   "%r_66 = icmp_ne  i15 %trunc_ln828_66, i15 0"   --->   Operation 928 'icmp' 'r_66' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%p_Result_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_198, i32 31"   --->   Operation 929 'bitselect' 'p_Result_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_515)   --->   "%or_ln374_66 = or i1 %p_Result_330, i1 %r_66"   --->   Operation 930 'or' 'or_ln374_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_515)   --->   "%and_ln374_66 = and i1 %or_ln374_66, i1 %p_Result_902"   --->   Operation 931 'and' 'and_ln374_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_515)   --->   "%zext_ln377_66 = zext i1 %and_ln374_66"   --->   Operation 932 'zext' 'zext_ln377_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_515 = add i16 %out_data_V_514, i16 %zext_ln377_66"   --->   Operation 933 'add' 'out_data_V_515' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%p_Result_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_515, i32 15"   --->   Operation 934 'bitselect' 'p_Result_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%p_Result_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_201, i32 32"   --->   Operation 935 'bitselect' 'p_Result_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_517)   --->   "%out_data_V_516 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_201, i32 16, i32 31"   --->   Operation 936 'partselect' 'out_data_V_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_517)   --->   "%p_Result_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_201, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 937 'bitselect' 'p_Result_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_517)   --->   "%p_Result_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_201, i32 15"   --->   Operation 938 'bitselect' 'p_Result_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln828_67 = trunc i33 %p_Val2_201"   --->   Operation 939 'trunc' 'trunc_ln828_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.66ns)   --->   "%r_67 = icmp_ne  i15 %trunc_ln828_67, i15 0"   --->   Operation 940 'icmp' 'r_67' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%p_Result_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_201, i32 31"   --->   Operation 941 'bitselect' 'p_Result_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_517)   --->   "%or_ln374_67 = or i1 %p_Result_335, i1 %r_67"   --->   Operation 942 'or' 'or_ln374_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_517)   --->   "%and_ln374_67 = and i1 %or_ln374_67, i1 %p_Result_906"   --->   Operation 943 'and' 'and_ln374_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_517)   --->   "%zext_ln377_67 = zext i1 %and_ln374_67"   --->   Operation 944 'zext' 'zext_ln377_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_517 = add i16 %out_data_V_516, i16 %zext_ln377_67"   --->   Operation 945 'add' 'out_data_V_517' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%p_Result_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_517, i32 15"   --->   Operation 946 'bitselect' 'p_Result_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%p_Result_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_204, i32 32"   --->   Operation 947 'bitselect' 'p_Result_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_519)   --->   "%out_data_V_518 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_204, i32 16, i32 31"   --->   Operation 948 'partselect' 'out_data_V_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_519)   --->   "%p_Result_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_204, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 949 'bitselect' 'p_Result_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_519)   --->   "%p_Result_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_204, i32 15"   --->   Operation 950 'bitselect' 'p_Result_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln828_68 = trunc i33 %p_Val2_204"   --->   Operation 951 'trunc' 'trunc_ln828_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.66ns)   --->   "%r_68 = icmp_ne  i15 %trunc_ln828_68, i15 0"   --->   Operation 952 'icmp' 'r_68' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%p_Result_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_204, i32 31"   --->   Operation 953 'bitselect' 'p_Result_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_519)   --->   "%or_ln374_68 = or i1 %p_Result_340, i1 %r_68"   --->   Operation 954 'or' 'or_ln374_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_519)   --->   "%and_ln374_68 = and i1 %or_ln374_68, i1 %p_Result_910"   --->   Operation 955 'and' 'and_ln374_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_519)   --->   "%zext_ln377_68 = zext i1 %and_ln374_68"   --->   Operation 956 'zext' 'zext_ln377_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_519 = add i16 %out_data_V_518, i16 %zext_ln377_68"   --->   Operation 957 'add' 'out_data_V_519' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%p_Result_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_519, i32 15"   --->   Operation 958 'bitselect' 'p_Result_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%p_Result_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_207, i32 32"   --->   Operation 959 'bitselect' 'p_Result_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_521)   --->   "%out_data_V_520 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_207, i32 16, i32 31"   --->   Operation 960 'partselect' 'out_data_V_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_521)   --->   "%p_Result_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_207, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 961 'bitselect' 'p_Result_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_521)   --->   "%p_Result_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_207, i32 15"   --->   Operation 962 'bitselect' 'p_Result_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln828_69 = trunc i33 %p_Val2_207"   --->   Operation 963 'trunc' 'trunc_ln828_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.66ns)   --->   "%r_69 = icmp_ne  i15 %trunc_ln828_69, i15 0"   --->   Operation 964 'icmp' 'r_69' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%p_Result_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_207, i32 31"   --->   Operation 965 'bitselect' 'p_Result_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_521)   --->   "%or_ln374_69 = or i1 %p_Result_345, i1 %r_69"   --->   Operation 966 'or' 'or_ln374_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_521)   --->   "%and_ln374_69 = and i1 %or_ln374_69, i1 %p_Result_914"   --->   Operation 967 'and' 'and_ln374_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_521)   --->   "%zext_ln377_69 = zext i1 %and_ln374_69"   --->   Operation 968 'zext' 'zext_ln377_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_521 = add i16 %out_data_V_520, i16 %zext_ln377_69"   --->   Operation 969 'add' 'out_data_V_521' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%p_Result_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_521, i32 15"   --->   Operation 970 'bitselect' 'p_Result_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%p_Result_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_210, i32 32"   --->   Operation 971 'bitselect' 'p_Result_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_523)   --->   "%out_data_V_522 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_210, i32 16, i32 31"   --->   Operation 972 'partselect' 'out_data_V_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_523)   --->   "%p_Result_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_210, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 973 'bitselect' 'p_Result_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_523)   --->   "%p_Result_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_210, i32 15"   --->   Operation 974 'bitselect' 'p_Result_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln828_70 = trunc i33 %p_Val2_210"   --->   Operation 975 'trunc' 'trunc_ln828_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.66ns)   --->   "%r_70 = icmp_ne  i15 %trunc_ln828_70, i15 0"   --->   Operation 976 'icmp' 'r_70' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%p_Result_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_210, i32 31"   --->   Operation 977 'bitselect' 'p_Result_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_523)   --->   "%or_ln374_70 = or i1 %p_Result_350, i1 %r_70"   --->   Operation 978 'or' 'or_ln374_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_523)   --->   "%and_ln374_70 = and i1 %or_ln374_70, i1 %p_Result_918"   --->   Operation 979 'and' 'and_ln374_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_523)   --->   "%zext_ln377_70 = zext i1 %and_ln374_70"   --->   Operation 980 'zext' 'zext_ln377_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_523 = add i16 %out_data_V_522, i16 %zext_ln377_70"   --->   Operation 981 'add' 'out_data_V_523' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%p_Result_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_523, i32 15"   --->   Operation 982 'bitselect' 'p_Result_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%p_Result_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_213, i32 32"   --->   Operation 983 'bitselect' 'p_Result_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_525)   --->   "%out_data_V_524 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_213, i32 16, i32 31"   --->   Operation 984 'partselect' 'out_data_V_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_525)   --->   "%p_Result_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_213, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 985 'bitselect' 'p_Result_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_525)   --->   "%p_Result_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_213, i32 15"   --->   Operation 986 'bitselect' 'p_Result_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln828_71 = trunc i33 %p_Val2_213"   --->   Operation 987 'trunc' 'trunc_ln828_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.66ns)   --->   "%r_71 = icmp_ne  i15 %trunc_ln828_71, i15 0"   --->   Operation 988 'icmp' 'r_71' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%p_Result_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_213, i32 31"   --->   Operation 989 'bitselect' 'p_Result_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_525)   --->   "%or_ln374_71 = or i1 %p_Result_355, i1 %r_71"   --->   Operation 990 'or' 'or_ln374_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_525)   --->   "%and_ln374_71 = and i1 %or_ln374_71, i1 %p_Result_922"   --->   Operation 991 'and' 'and_ln374_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_525)   --->   "%zext_ln377_71 = zext i1 %and_ln374_71"   --->   Operation 992 'zext' 'zext_ln377_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_525 = add i16 %out_data_V_524, i16 %zext_ln377_71"   --->   Operation 993 'add' 'out_data_V_525' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%p_Result_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_525, i32 15"   --->   Operation 994 'bitselect' 'p_Result_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%p_Result_925 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_216, i32 32"   --->   Operation 995 'bitselect' 'p_Result_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_527)   --->   "%out_data_V_526 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_216, i32 16, i32 31"   --->   Operation 996 'partselect' 'out_data_V_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_527)   --->   "%p_Result_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_216, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 997 'bitselect' 'p_Result_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_527)   --->   "%p_Result_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_216, i32 15"   --->   Operation 998 'bitselect' 'p_Result_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln828_72 = trunc i33 %p_Val2_216"   --->   Operation 999 'trunc' 'trunc_ln828_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.66ns)   --->   "%r_72 = icmp_ne  i15 %trunc_ln828_72, i15 0"   --->   Operation 1000 'icmp' 'r_72' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%p_Result_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_216, i32 31"   --->   Operation 1001 'bitselect' 'p_Result_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_527)   --->   "%or_ln374_72 = or i1 %p_Result_360, i1 %r_72"   --->   Operation 1002 'or' 'or_ln374_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_527)   --->   "%and_ln374_72 = and i1 %or_ln374_72, i1 %p_Result_926"   --->   Operation 1003 'and' 'and_ln374_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_527)   --->   "%zext_ln377_72 = zext i1 %and_ln374_72"   --->   Operation 1004 'zext' 'zext_ln377_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_527 = add i16 %out_data_V_526, i16 %zext_ln377_72"   --->   Operation 1005 'add' 'out_data_V_527' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%p_Result_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_527, i32 15"   --->   Operation 1006 'bitselect' 'p_Result_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%p_Result_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_219, i32 32"   --->   Operation 1007 'bitselect' 'p_Result_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_529)   --->   "%out_data_V_528 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_219, i32 16, i32 31"   --->   Operation 1008 'partselect' 'out_data_V_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_529)   --->   "%p_Result_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_219, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1009 'bitselect' 'p_Result_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_529)   --->   "%p_Result_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_219, i32 15"   --->   Operation 1010 'bitselect' 'p_Result_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln828_73 = trunc i33 %p_Val2_219"   --->   Operation 1011 'trunc' 'trunc_ln828_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.66ns)   --->   "%r_73 = icmp_ne  i15 %trunc_ln828_73, i15 0"   --->   Operation 1012 'icmp' 'r_73' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%p_Result_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_219, i32 31"   --->   Operation 1013 'bitselect' 'p_Result_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_529)   --->   "%or_ln374_73 = or i1 %p_Result_365, i1 %r_73"   --->   Operation 1014 'or' 'or_ln374_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_529)   --->   "%and_ln374_73 = and i1 %or_ln374_73, i1 %p_Result_930"   --->   Operation 1015 'and' 'and_ln374_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_529)   --->   "%zext_ln377_73 = zext i1 %and_ln374_73"   --->   Operation 1016 'zext' 'zext_ln377_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_529 = add i16 %out_data_V_528, i16 %zext_ln377_73"   --->   Operation 1017 'add' 'out_data_V_529' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%p_Result_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_529, i32 15"   --->   Operation 1018 'bitselect' 'p_Result_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%p_Result_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_222, i32 32"   --->   Operation 1019 'bitselect' 'p_Result_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_531)   --->   "%out_data_V_530 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_222, i32 16, i32 31"   --->   Operation 1020 'partselect' 'out_data_V_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_531)   --->   "%p_Result_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_222, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1021 'bitselect' 'p_Result_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_531)   --->   "%p_Result_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_222, i32 15"   --->   Operation 1022 'bitselect' 'p_Result_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln828_74 = trunc i33 %p_Val2_222"   --->   Operation 1023 'trunc' 'trunc_ln828_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.66ns)   --->   "%r_74 = icmp_ne  i15 %trunc_ln828_74, i15 0"   --->   Operation 1024 'icmp' 'r_74' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%p_Result_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_222, i32 31"   --->   Operation 1025 'bitselect' 'p_Result_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_531)   --->   "%or_ln374_74 = or i1 %p_Result_370, i1 %r_74"   --->   Operation 1026 'or' 'or_ln374_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_531)   --->   "%and_ln374_74 = and i1 %or_ln374_74, i1 %p_Result_934"   --->   Operation 1027 'and' 'and_ln374_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_531)   --->   "%zext_ln377_74 = zext i1 %and_ln374_74"   --->   Operation 1028 'zext' 'zext_ln377_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_531 = add i16 %out_data_V_530, i16 %zext_ln377_74"   --->   Operation 1029 'add' 'out_data_V_531' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%p_Result_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_531, i32 15"   --->   Operation 1030 'bitselect' 'p_Result_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%p_Result_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_225, i32 32"   --->   Operation 1031 'bitselect' 'p_Result_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_533)   --->   "%out_data_V_532 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_225, i32 16, i32 31"   --->   Operation 1032 'partselect' 'out_data_V_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_533)   --->   "%p_Result_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_225, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1033 'bitselect' 'p_Result_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_533)   --->   "%p_Result_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_225, i32 15"   --->   Operation 1034 'bitselect' 'p_Result_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln828_75 = trunc i33 %p_Val2_225"   --->   Operation 1035 'trunc' 'trunc_ln828_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.66ns)   --->   "%r_75 = icmp_ne  i15 %trunc_ln828_75, i15 0"   --->   Operation 1036 'icmp' 'r_75' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%p_Result_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_225, i32 31"   --->   Operation 1037 'bitselect' 'p_Result_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_533)   --->   "%or_ln374_75 = or i1 %p_Result_375, i1 %r_75"   --->   Operation 1038 'or' 'or_ln374_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_533)   --->   "%and_ln374_75 = and i1 %or_ln374_75, i1 %p_Result_938"   --->   Operation 1039 'and' 'and_ln374_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_533)   --->   "%zext_ln377_75 = zext i1 %and_ln374_75"   --->   Operation 1040 'zext' 'zext_ln377_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_533 = add i16 %out_data_V_532, i16 %zext_ln377_75"   --->   Operation 1041 'add' 'out_data_V_533' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%p_Result_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_533, i32 15"   --->   Operation 1042 'bitselect' 'p_Result_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%p_Result_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_228, i32 32"   --->   Operation 1043 'bitselect' 'p_Result_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_535)   --->   "%out_data_V_534 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_228, i32 16, i32 31"   --->   Operation 1044 'partselect' 'out_data_V_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_535)   --->   "%p_Result_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_228, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1045 'bitselect' 'p_Result_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_535)   --->   "%p_Result_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_228, i32 15"   --->   Operation 1046 'bitselect' 'p_Result_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln828_76 = trunc i33 %p_Val2_228"   --->   Operation 1047 'trunc' 'trunc_ln828_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.66ns)   --->   "%r_76 = icmp_ne  i15 %trunc_ln828_76, i15 0"   --->   Operation 1048 'icmp' 'r_76' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%p_Result_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_228, i32 31"   --->   Operation 1049 'bitselect' 'p_Result_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_535)   --->   "%or_ln374_76 = or i1 %p_Result_380, i1 %r_76"   --->   Operation 1050 'or' 'or_ln374_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_535)   --->   "%and_ln374_76 = and i1 %or_ln374_76, i1 %p_Result_942"   --->   Operation 1051 'and' 'and_ln374_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_535)   --->   "%zext_ln377_76 = zext i1 %and_ln374_76"   --->   Operation 1052 'zext' 'zext_ln377_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_535 = add i16 %out_data_V_534, i16 %zext_ln377_76"   --->   Operation 1053 'add' 'out_data_V_535' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%p_Result_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_535, i32 15"   --->   Operation 1054 'bitselect' 'p_Result_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%p_Result_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_231, i32 32"   --->   Operation 1055 'bitselect' 'p_Result_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_537)   --->   "%out_data_V_536 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_231, i32 16, i32 31"   --->   Operation 1056 'partselect' 'out_data_V_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_537)   --->   "%p_Result_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_231, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1057 'bitselect' 'p_Result_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_537)   --->   "%p_Result_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_231, i32 15"   --->   Operation 1058 'bitselect' 'p_Result_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln828_77 = trunc i33 %p_Val2_231"   --->   Operation 1059 'trunc' 'trunc_ln828_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.66ns)   --->   "%r_77 = icmp_ne  i15 %trunc_ln828_77, i15 0"   --->   Operation 1060 'icmp' 'r_77' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%p_Result_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_231, i32 31"   --->   Operation 1061 'bitselect' 'p_Result_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_537)   --->   "%or_ln374_77 = or i1 %p_Result_385, i1 %r_77"   --->   Operation 1062 'or' 'or_ln374_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_537)   --->   "%and_ln374_77 = and i1 %or_ln374_77, i1 %p_Result_946"   --->   Operation 1063 'and' 'and_ln374_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_537)   --->   "%zext_ln377_77 = zext i1 %and_ln374_77"   --->   Operation 1064 'zext' 'zext_ln377_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_537 = add i16 %out_data_V_536, i16 %zext_ln377_77"   --->   Operation 1065 'add' 'out_data_V_537' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%p_Result_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_537, i32 15"   --->   Operation 1066 'bitselect' 'p_Result_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%p_Result_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_234, i32 32"   --->   Operation 1067 'bitselect' 'p_Result_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_539)   --->   "%out_data_V_538 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_234, i32 16, i32 31"   --->   Operation 1068 'partselect' 'out_data_V_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_539)   --->   "%p_Result_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_234, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1069 'bitselect' 'p_Result_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_539)   --->   "%p_Result_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_234, i32 15"   --->   Operation 1070 'bitselect' 'p_Result_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln828_78 = trunc i33 %p_Val2_234"   --->   Operation 1071 'trunc' 'trunc_ln828_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.66ns)   --->   "%r_78 = icmp_ne  i15 %trunc_ln828_78, i15 0"   --->   Operation 1072 'icmp' 'r_78' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%p_Result_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_234, i32 31"   --->   Operation 1073 'bitselect' 'p_Result_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_539)   --->   "%or_ln374_78 = or i1 %p_Result_390, i1 %r_78"   --->   Operation 1074 'or' 'or_ln374_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_539)   --->   "%and_ln374_78 = and i1 %or_ln374_78, i1 %p_Result_950"   --->   Operation 1075 'and' 'and_ln374_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_539)   --->   "%zext_ln377_78 = zext i1 %and_ln374_78"   --->   Operation 1076 'zext' 'zext_ln377_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_539 = add i16 %out_data_V_538, i16 %zext_ln377_78"   --->   Operation 1077 'add' 'out_data_V_539' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%p_Result_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_539, i32 15"   --->   Operation 1078 'bitselect' 'p_Result_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%p_Result_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_237, i32 32"   --->   Operation 1079 'bitselect' 'p_Result_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_541)   --->   "%out_data_V_540 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_237, i32 16, i32 31"   --->   Operation 1080 'partselect' 'out_data_V_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_541)   --->   "%p_Result_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_237, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1081 'bitselect' 'p_Result_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_541)   --->   "%p_Result_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_237, i32 15"   --->   Operation 1082 'bitselect' 'p_Result_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln828_79 = trunc i33 %p_Val2_237"   --->   Operation 1083 'trunc' 'trunc_ln828_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.66ns)   --->   "%r_79 = icmp_ne  i15 %trunc_ln828_79, i15 0"   --->   Operation 1084 'icmp' 'r_79' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%p_Result_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_237, i32 31"   --->   Operation 1085 'bitselect' 'p_Result_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_541)   --->   "%or_ln374_79 = or i1 %p_Result_395, i1 %r_79"   --->   Operation 1086 'or' 'or_ln374_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_541)   --->   "%and_ln374_79 = and i1 %or_ln374_79, i1 %p_Result_954"   --->   Operation 1087 'and' 'and_ln374_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_541)   --->   "%zext_ln377_79 = zext i1 %and_ln374_79"   --->   Operation 1088 'zext' 'zext_ln377_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_541 = add i16 %out_data_V_540, i16 %zext_ln377_79"   --->   Operation 1089 'add' 'out_data_V_541' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%p_Result_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_541, i32 15"   --->   Operation 1090 'bitselect' 'p_Result_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%p_Result_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_240, i32 32"   --->   Operation 1091 'bitselect' 'p_Result_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_543)   --->   "%out_data_V_542 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_240, i32 16, i32 31"   --->   Operation 1092 'partselect' 'out_data_V_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_543)   --->   "%p_Result_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_240, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1093 'bitselect' 'p_Result_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_543)   --->   "%p_Result_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_240, i32 15"   --->   Operation 1094 'bitselect' 'p_Result_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln828_80 = trunc i33 %p_Val2_240"   --->   Operation 1095 'trunc' 'trunc_ln828_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.66ns)   --->   "%r_80 = icmp_ne  i15 %trunc_ln828_80, i15 0"   --->   Operation 1096 'icmp' 'r_80' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%p_Result_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_240, i32 31"   --->   Operation 1097 'bitselect' 'p_Result_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_543)   --->   "%or_ln374_80 = or i1 %p_Result_400, i1 %r_80"   --->   Operation 1098 'or' 'or_ln374_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_543)   --->   "%and_ln374_80 = and i1 %or_ln374_80, i1 %p_Result_958"   --->   Operation 1099 'and' 'and_ln374_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_543)   --->   "%zext_ln377_80 = zext i1 %and_ln374_80"   --->   Operation 1100 'zext' 'zext_ln377_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_543 = add i16 %out_data_V_542, i16 %zext_ln377_80"   --->   Operation 1101 'add' 'out_data_V_543' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%p_Result_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_543, i32 15"   --->   Operation 1102 'bitselect' 'p_Result_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%p_Result_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_243, i32 32"   --->   Operation 1103 'bitselect' 'p_Result_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_545)   --->   "%out_data_V_544 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_243, i32 16, i32 31"   --->   Operation 1104 'partselect' 'out_data_V_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_545)   --->   "%p_Result_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_243, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1105 'bitselect' 'p_Result_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_545)   --->   "%p_Result_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_243, i32 15"   --->   Operation 1106 'bitselect' 'p_Result_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln828_81 = trunc i33 %p_Val2_243"   --->   Operation 1107 'trunc' 'trunc_ln828_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.66ns)   --->   "%r_81 = icmp_ne  i15 %trunc_ln828_81, i15 0"   --->   Operation 1108 'icmp' 'r_81' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%p_Result_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_243, i32 31"   --->   Operation 1109 'bitselect' 'p_Result_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_545)   --->   "%or_ln374_81 = or i1 %p_Result_405, i1 %r_81"   --->   Operation 1110 'or' 'or_ln374_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_545)   --->   "%and_ln374_81 = and i1 %or_ln374_81, i1 %p_Result_962"   --->   Operation 1111 'and' 'and_ln374_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_545)   --->   "%zext_ln377_81 = zext i1 %and_ln374_81"   --->   Operation 1112 'zext' 'zext_ln377_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_545 = add i16 %out_data_V_544, i16 %zext_ln377_81"   --->   Operation 1113 'add' 'out_data_V_545' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%p_Result_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_545, i32 15"   --->   Operation 1114 'bitselect' 'p_Result_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%p_Result_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_246, i32 32"   --->   Operation 1115 'bitselect' 'p_Result_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_547)   --->   "%out_data_V_546 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_246, i32 16, i32 31"   --->   Operation 1116 'partselect' 'out_data_V_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_547)   --->   "%p_Result_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_246, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1117 'bitselect' 'p_Result_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_547)   --->   "%p_Result_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_246, i32 15"   --->   Operation 1118 'bitselect' 'p_Result_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln828_82 = trunc i33 %p_Val2_246"   --->   Operation 1119 'trunc' 'trunc_ln828_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.66ns)   --->   "%r_82 = icmp_ne  i15 %trunc_ln828_82, i15 0"   --->   Operation 1120 'icmp' 'r_82' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%p_Result_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_246, i32 31"   --->   Operation 1121 'bitselect' 'p_Result_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_547)   --->   "%or_ln374_82 = or i1 %p_Result_410, i1 %r_82"   --->   Operation 1122 'or' 'or_ln374_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_547)   --->   "%and_ln374_82 = and i1 %or_ln374_82, i1 %p_Result_966"   --->   Operation 1123 'and' 'and_ln374_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_547)   --->   "%zext_ln377_82 = zext i1 %and_ln374_82"   --->   Operation 1124 'zext' 'zext_ln377_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_547 = add i16 %out_data_V_546, i16 %zext_ln377_82"   --->   Operation 1125 'add' 'out_data_V_547' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%p_Result_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_547, i32 15"   --->   Operation 1126 'bitselect' 'p_Result_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%p_Result_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_249, i32 32"   --->   Operation 1127 'bitselect' 'p_Result_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_549)   --->   "%out_data_V_548 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_249, i32 16, i32 31"   --->   Operation 1128 'partselect' 'out_data_V_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_549)   --->   "%p_Result_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_249, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1129 'bitselect' 'p_Result_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_549)   --->   "%p_Result_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_249, i32 15"   --->   Operation 1130 'bitselect' 'p_Result_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln828_83 = trunc i33 %p_Val2_249"   --->   Operation 1131 'trunc' 'trunc_ln828_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.66ns)   --->   "%r_83 = icmp_ne  i15 %trunc_ln828_83, i15 0"   --->   Operation 1132 'icmp' 'r_83' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%p_Result_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_249, i32 31"   --->   Operation 1133 'bitselect' 'p_Result_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_549)   --->   "%or_ln374_83 = or i1 %p_Result_415, i1 %r_83"   --->   Operation 1134 'or' 'or_ln374_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_549)   --->   "%and_ln374_83 = and i1 %or_ln374_83, i1 %p_Result_970"   --->   Operation 1135 'and' 'and_ln374_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_549)   --->   "%zext_ln377_83 = zext i1 %and_ln374_83"   --->   Operation 1136 'zext' 'zext_ln377_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_549 = add i16 %out_data_V_548, i16 %zext_ln377_83"   --->   Operation 1137 'add' 'out_data_V_549' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%p_Result_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_549, i32 15"   --->   Operation 1138 'bitselect' 'p_Result_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%p_Result_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_252, i32 32"   --->   Operation 1139 'bitselect' 'p_Result_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_551)   --->   "%out_data_V_550 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_252, i32 16, i32 31"   --->   Operation 1140 'partselect' 'out_data_V_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_551)   --->   "%p_Result_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_252, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1141 'bitselect' 'p_Result_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_551)   --->   "%p_Result_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_252, i32 15"   --->   Operation 1142 'bitselect' 'p_Result_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln828_84 = trunc i33 %p_Val2_252"   --->   Operation 1143 'trunc' 'trunc_ln828_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.66ns)   --->   "%r_84 = icmp_ne  i15 %trunc_ln828_84, i15 0"   --->   Operation 1144 'icmp' 'r_84' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%p_Result_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_252, i32 31"   --->   Operation 1145 'bitselect' 'p_Result_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_551)   --->   "%or_ln374_84 = or i1 %p_Result_420, i1 %r_84"   --->   Operation 1146 'or' 'or_ln374_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_551)   --->   "%and_ln374_84 = and i1 %or_ln374_84, i1 %p_Result_974"   --->   Operation 1147 'and' 'and_ln374_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_551)   --->   "%zext_ln377_84 = zext i1 %and_ln374_84"   --->   Operation 1148 'zext' 'zext_ln377_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_551 = add i16 %out_data_V_550, i16 %zext_ln377_84"   --->   Operation 1149 'add' 'out_data_V_551' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%p_Result_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_551, i32 15"   --->   Operation 1150 'bitselect' 'p_Result_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%p_Result_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_255, i32 32"   --->   Operation 1151 'bitselect' 'p_Result_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_553)   --->   "%out_data_V_552 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_255, i32 16, i32 31"   --->   Operation 1152 'partselect' 'out_data_V_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_553)   --->   "%p_Result_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_255, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1153 'bitselect' 'p_Result_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_553)   --->   "%p_Result_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_255, i32 15"   --->   Operation 1154 'bitselect' 'p_Result_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%trunc_ln828_85 = trunc i33 %p_Val2_255"   --->   Operation 1155 'trunc' 'trunc_ln828_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.66ns)   --->   "%r_85 = icmp_ne  i15 %trunc_ln828_85, i15 0"   --->   Operation 1156 'icmp' 'r_85' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%p_Result_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_255, i32 31"   --->   Operation 1157 'bitselect' 'p_Result_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_553)   --->   "%or_ln374_85 = or i1 %p_Result_425, i1 %r_85"   --->   Operation 1158 'or' 'or_ln374_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_553)   --->   "%and_ln374_85 = and i1 %or_ln374_85, i1 %p_Result_978"   --->   Operation 1159 'and' 'and_ln374_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_553)   --->   "%zext_ln377_85 = zext i1 %and_ln374_85"   --->   Operation 1160 'zext' 'zext_ln377_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_553 = add i16 %out_data_V_552, i16 %zext_ln377_85"   --->   Operation 1161 'add' 'out_data_V_553' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%p_Result_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_553, i32 15"   --->   Operation 1162 'bitselect' 'p_Result_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%p_Result_981 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_258, i32 32"   --->   Operation 1163 'bitselect' 'p_Result_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_555)   --->   "%out_data_V_554 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_258, i32 16, i32 31"   --->   Operation 1164 'partselect' 'out_data_V_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_555)   --->   "%p_Result_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_258, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1165 'bitselect' 'p_Result_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_555)   --->   "%p_Result_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_258, i32 15"   --->   Operation 1166 'bitselect' 'p_Result_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln828_86 = trunc i33 %p_Val2_258"   --->   Operation 1167 'trunc' 'trunc_ln828_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.66ns)   --->   "%r_86 = icmp_ne  i15 %trunc_ln828_86, i15 0"   --->   Operation 1168 'icmp' 'r_86' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%p_Result_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_258, i32 31"   --->   Operation 1169 'bitselect' 'p_Result_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_555)   --->   "%or_ln374_86 = or i1 %p_Result_430, i1 %r_86"   --->   Operation 1170 'or' 'or_ln374_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_555)   --->   "%and_ln374_86 = and i1 %or_ln374_86, i1 %p_Result_982"   --->   Operation 1171 'and' 'and_ln374_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_555)   --->   "%zext_ln377_86 = zext i1 %and_ln374_86"   --->   Operation 1172 'zext' 'zext_ln377_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_555 = add i16 %out_data_V_554, i16 %zext_ln377_86"   --->   Operation 1173 'add' 'out_data_V_555' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%p_Result_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_555, i32 15"   --->   Operation 1174 'bitselect' 'p_Result_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%p_Result_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_261, i32 32"   --->   Operation 1175 'bitselect' 'p_Result_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_557)   --->   "%out_data_V_556 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_261, i32 16, i32 31"   --->   Operation 1176 'partselect' 'out_data_V_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_557)   --->   "%p_Result_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_261, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1177 'bitselect' 'p_Result_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_557)   --->   "%p_Result_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_261, i32 15"   --->   Operation 1178 'bitselect' 'p_Result_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln828_87 = trunc i33 %p_Val2_261"   --->   Operation 1179 'trunc' 'trunc_ln828_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.66ns)   --->   "%r_87 = icmp_ne  i15 %trunc_ln828_87, i15 0"   --->   Operation 1180 'icmp' 'r_87' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%p_Result_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_261, i32 31"   --->   Operation 1181 'bitselect' 'p_Result_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_557)   --->   "%or_ln374_87 = or i1 %p_Result_435, i1 %r_87"   --->   Operation 1182 'or' 'or_ln374_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_557)   --->   "%and_ln374_87 = and i1 %or_ln374_87, i1 %p_Result_986"   --->   Operation 1183 'and' 'and_ln374_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_557)   --->   "%zext_ln377_87 = zext i1 %and_ln374_87"   --->   Operation 1184 'zext' 'zext_ln377_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_557 = add i16 %out_data_V_556, i16 %zext_ln377_87"   --->   Operation 1185 'add' 'out_data_V_557' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%p_Result_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_557, i32 15"   --->   Operation 1186 'bitselect' 'p_Result_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%p_Result_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_264, i32 32"   --->   Operation 1187 'bitselect' 'p_Result_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_559)   --->   "%out_data_V_558 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_264, i32 16, i32 31"   --->   Operation 1188 'partselect' 'out_data_V_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_559)   --->   "%p_Result_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_264, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1189 'bitselect' 'p_Result_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_559)   --->   "%p_Result_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_264, i32 15"   --->   Operation 1190 'bitselect' 'p_Result_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln828_88 = trunc i33 %p_Val2_264"   --->   Operation 1191 'trunc' 'trunc_ln828_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.66ns)   --->   "%r_88 = icmp_ne  i15 %trunc_ln828_88, i15 0"   --->   Operation 1192 'icmp' 'r_88' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%p_Result_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_264, i32 31"   --->   Operation 1193 'bitselect' 'p_Result_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_559)   --->   "%or_ln374_88 = or i1 %p_Result_440, i1 %r_88"   --->   Operation 1194 'or' 'or_ln374_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_559)   --->   "%and_ln374_88 = and i1 %or_ln374_88, i1 %p_Result_990"   --->   Operation 1195 'and' 'and_ln374_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_559)   --->   "%zext_ln377_88 = zext i1 %and_ln374_88"   --->   Operation 1196 'zext' 'zext_ln377_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_559 = add i16 %out_data_V_558, i16 %zext_ln377_88"   --->   Operation 1197 'add' 'out_data_V_559' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%p_Result_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_559, i32 15"   --->   Operation 1198 'bitselect' 'p_Result_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%p_Result_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_267, i32 32"   --->   Operation 1199 'bitselect' 'p_Result_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_561)   --->   "%out_data_V_560 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_267, i32 16, i32 31"   --->   Operation 1200 'partselect' 'out_data_V_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_561)   --->   "%p_Result_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_267, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1201 'bitselect' 'p_Result_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_561)   --->   "%p_Result_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_267, i32 15"   --->   Operation 1202 'bitselect' 'p_Result_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln828_89 = trunc i33 %p_Val2_267"   --->   Operation 1203 'trunc' 'trunc_ln828_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.66ns)   --->   "%r_89 = icmp_ne  i15 %trunc_ln828_89, i15 0"   --->   Operation 1204 'icmp' 'r_89' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%p_Result_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_267, i32 31"   --->   Operation 1205 'bitselect' 'p_Result_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_561)   --->   "%or_ln374_89 = or i1 %p_Result_445, i1 %r_89"   --->   Operation 1206 'or' 'or_ln374_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_561)   --->   "%and_ln374_89 = and i1 %or_ln374_89, i1 %p_Result_994"   --->   Operation 1207 'and' 'and_ln374_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_561)   --->   "%zext_ln377_89 = zext i1 %and_ln374_89"   --->   Operation 1208 'zext' 'zext_ln377_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_561 = add i16 %out_data_V_560, i16 %zext_ln377_89"   --->   Operation 1209 'add' 'out_data_V_561' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%p_Result_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_561, i32 15"   --->   Operation 1210 'bitselect' 'p_Result_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%p_Result_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_270, i32 32"   --->   Operation 1211 'bitselect' 'p_Result_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_563)   --->   "%out_data_V_562 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_270, i32 16, i32 31"   --->   Operation 1212 'partselect' 'out_data_V_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_563)   --->   "%p_Result_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_270, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1213 'bitselect' 'p_Result_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_563)   --->   "%p_Result_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_270, i32 15"   --->   Operation 1214 'bitselect' 'p_Result_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln828_90 = trunc i33 %p_Val2_270"   --->   Operation 1215 'trunc' 'trunc_ln828_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.66ns)   --->   "%r_90 = icmp_ne  i15 %trunc_ln828_90, i15 0"   --->   Operation 1216 'icmp' 'r_90' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%p_Result_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_270, i32 31"   --->   Operation 1217 'bitselect' 'p_Result_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_563)   --->   "%or_ln374_90 = or i1 %p_Result_450, i1 %r_90"   --->   Operation 1218 'or' 'or_ln374_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_563)   --->   "%and_ln374_90 = and i1 %or_ln374_90, i1 %p_Result_998"   --->   Operation 1219 'and' 'and_ln374_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_563)   --->   "%zext_ln377_90 = zext i1 %and_ln374_90"   --->   Operation 1220 'zext' 'zext_ln377_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_563 = add i16 %out_data_V_562, i16 %zext_ln377_90"   --->   Operation 1221 'add' 'out_data_V_563' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%p_Result_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_563, i32 15"   --->   Operation 1222 'bitselect' 'p_Result_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%p_Result_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_273, i32 32"   --->   Operation 1223 'bitselect' 'p_Result_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_565)   --->   "%out_data_V_564 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_273, i32 16, i32 31"   --->   Operation 1224 'partselect' 'out_data_V_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_565)   --->   "%p_Result_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_273, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1225 'bitselect' 'p_Result_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_565)   --->   "%p_Result_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_273, i32 15"   --->   Operation 1226 'bitselect' 'p_Result_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln828_91 = trunc i33 %p_Val2_273"   --->   Operation 1227 'trunc' 'trunc_ln828_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.66ns)   --->   "%r_91 = icmp_ne  i15 %trunc_ln828_91, i15 0"   --->   Operation 1228 'icmp' 'r_91' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%p_Result_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_273, i32 31"   --->   Operation 1229 'bitselect' 'p_Result_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_565)   --->   "%or_ln374_91 = or i1 %p_Result_455, i1 %r_91"   --->   Operation 1230 'or' 'or_ln374_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_565)   --->   "%and_ln374_91 = and i1 %or_ln374_91, i1 %p_Result_1002"   --->   Operation 1231 'and' 'and_ln374_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_565)   --->   "%zext_ln377_91 = zext i1 %and_ln374_91"   --->   Operation 1232 'zext' 'zext_ln377_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_565 = add i16 %out_data_V_564, i16 %zext_ln377_91"   --->   Operation 1233 'add' 'out_data_V_565' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%p_Result_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_565, i32 15"   --->   Operation 1234 'bitselect' 'p_Result_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%p_Result_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_276, i32 32"   --->   Operation 1235 'bitselect' 'p_Result_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_567)   --->   "%out_data_V_566 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_276, i32 16, i32 31"   --->   Operation 1236 'partselect' 'out_data_V_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_567)   --->   "%p_Result_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_276, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1237 'bitselect' 'p_Result_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_567)   --->   "%p_Result_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_276, i32 15"   --->   Operation 1238 'bitselect' 'p_Result_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln828_92 = trunc i33 %p_Val2_276"   --->   Operation 1239 'trunc' 'trunc_ln828_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.66ns)   --->   "%r_92 = icmp_ne  i15 %trunc_ln828_92, i15 0"   --->   Operation 1240 'icmp' 'r_92' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%p_Result_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_276, i32 31"   --->   Operation 1241 'bitselect' 'p_Result_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_567)   --->   "%or_ln374_92 = or i1 %p_Result_460, i1 %r_92"   --->   Operation 1242 'or' 'or_ln374_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_567)   --->   "%and_ln374_92 = and i1 %or_ln374_92, i1 %p_Result_1006"   --->   Operation 1243 'and' 'and_ln374_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_567)   --->   "%zext_ln377_92 = zext i1 %and_ln374_92"   --->   Operation 1244 'zext' 'zext_ln377_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_567 = add i16 %out_data_V_566, i16 %zext_ln377_92"   --->   Operation 1245 'add' 'out_data_V_567' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%p_Result_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_567, i32 15"   --->   Operation 1246 'bitselect' 'p_Result_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%p_Result_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_279, i32 32"   --->   Operation 1247 'bitselect' 'p_Result_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_569)   --->   "%out_data_V_568 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_279, i32 16, i32 31"   --->   Operation 1248 'partselect' 'out_data_V_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_569)   --->   "%p_Result_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_279, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1249 'bitselect' 'p_Result_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_569)   --->   "%p_Result_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_279, i32 15"   --->   Operation 1250 'bitselect' 'p_Result_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln828_93 = trunc i33 %p_Val2_279"   --->   Operation 1251 'trunc' 'trunc_ln828_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.66ns)   --->   "%r_93 = icmp_ne  i15 %trunc_ln828_93, i15 0"   --->   Operation 1252 'icmp' 'r_93' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%p_Result_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_279, i32 31"   --->   Operation 1253 'bitselect' 'p_Result_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_569)   --->   "%or_ln374_93 = or i1 %p_Result_465, i1 %r_93"   --->   Operation 1254 'or' 'or_ln374_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_569)   --->   "%and_ln374_93 = and i1 %or_ln374_93, i1 %p_Result_1010"   --->   Operation 1255 'and' 'and_ln374_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_569)   --->   "%zext_ln377_93 = zext i1 %and_ln374_93"   --->   Operation 1256 'zext' 'zext_ln377_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_569 = add i16 %out_data_V_568, i16 %zext_ln377_93"   --->   Operation 1257 'add' 'out_data_V_569' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%p_Result_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_569, i32 15"   --->   Operation 1258 'bitselect' 'p_Result_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%p_Result_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_282, i32 32"   --->   Operation 1259 'bitselect' 'p_Result_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_571)   --->   "%out_data_V_570 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_282, i32 16, i32 31"   --->   Operation 1260 'partselect' 'out_data_V_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_571)   --->   "%p_Result_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_282, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1261 'bitselect' 'p_Result_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_571)   --->   "%p_Result_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_282, i32 15"   --->   Operation 1262 'bitselect' 'p_Result_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln828_94 = trunc i33 %p_Val2_282"   --->   Operation 1263 'trunc' 'trunc_ln828_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.66ns)   --->   "%r_94 = icmp_ne  i15 %trunc_ln828_94, i15 0"   --->   Operation 1264 'icmp' 'r_94' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%p_Result_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_282, i32 31"   --->   Operation 1265 'bitselect' 'p_Result_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_571)   --->   "%or_ln374_94 = or i1 %p_Result_470, i1 %r_94"   --->   Operation 1266 'or' 'or_ln374_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_571)   --->   "%and_ln374_94 = and i1 %or_ln374_94, i1 %p_Result_1014"   --->   Operation 1267 'and' 'and_ln374_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_571)   --->   "%zext_ln377_94 = zext i1 %and_ln374_94"   --->   Operation 1268 'zext' 'zext_ln377_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_571 = add i16 %out_data_V_570, i16 %zext_ln377_94"   --->   Operation 1269 'add' 'out_data_V_571' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%p_Result_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_571, i32 15"   --->   Operation 1270 'bitselect' 'p_Result_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%p_Result_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_285, i32 32"   --->   Operation 1271 'bitselect' 'p_Result_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_573)   --->   "%out_data_V_572 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_285, i32 16, i32 31"   --->   Operation 1272 'partselect' 'out_data_V_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_573)   --->   "%p_Result_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_285, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1273 'bitselect' 'p_Result_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_573)   --->   "%p_Result_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_285, i32 15"   --->   Operation 1274 'bitselect' 'p_Result_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln828_95 = trunc i33 %p_Val2_285"   --->   Operation 1275 'trunc' 'trunc_ln828_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.66ns)   --->   "%r_95 = icmp_ne  i15 %trunc_ln828_95, i15 0"   --->   Operation 1276 'icmp' 'r_95' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%p_Result_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_285, i32 31"   --->   Operation 1277 'bitselect' 'p_Result_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_573)   --->   "%or_ln374_95 = or i1 %p_Result_475, i1 %r_95"   --->   Operation 1278 'or' 'or_ln374_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_573)   --->   "%and_ln374_95 = and i1 %or_ln374_95, i1 %p_Result_1018"   --->   Operation 1279 'and' 'and_ln374_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_573)   --->   "%zext_ln377_95 = zext i1 %and_ln374_95"   --->   Operation 1280 'zext' 'zext_ln377_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_573 = add i16 %out_data_V_572, i16 %zext_ln377_95"   --->   Operation 1281 'add' 'out_data_V_573' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%p_Result_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_573, i32 15"   --->   Operation 1282 'bitselect' 'p_Result_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%p_Result_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_288, i32 32"   --->   Operation 1283 'bitselect' 'p_Result_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_575)   --->   "%out_data_V_574 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_288, i32 16, i32 31"   --->   Operation 1284 'partselect' 'out_data_V_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_575)   --->   "%p_Result_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_288, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1285 'bitselect' 'p_Result_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_575)   --->   "%p_Result_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_288, i32 15"   --->   Operation 1286 'bitselect' 'p_Result_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln828_96 = trunc i33 %p_Val2_288"   --->   Operation 1287 'trunc' 'trunc_ln828_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.66ns)   --->   "%r_96 = icmp_ne  i15 %trunc_ln828_96, i15 0"   --->   Operation 1288 'icmp' 'r_96' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%p_Result_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_288, i32 31"   --->   Operation 1289 'bitselect' 'p_Result_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_575)   --->   "%or_ln374_96 = or i1 %p_Result_480, i1 %r_96"   --->   Operation 1290 'or' 'or_ln374_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_575)   --->   "%and_ln374_96 = and i1 %or_ln374_96, i1 %p_Result_1022"   --->   Operation 1291 'and' 'and_ln374_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_575)   --->   "%zext_ln377_96 = zext i1 %and_ln374_96"   --->   Operation 1292 'zext' 'zext_ln377_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_575 = add i16 %out_data_V_574, i16 %zext_ln377_96"   --->   Operation 1293 'add' 'out_data_V_575' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%p_Result_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_575, i32 15"   --->   Operation 1294 'bitselect' 'p_Result_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%p_Result_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_291, i32 32"   --->   Operation 1295 'bitselect' 'p_Result_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_577)   --->   "%out_data_V_576 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_291, i32 16, i32 31"   --->   Operation 1296 'partselect' 'out_data_V_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_577)   --->   "%p_Result_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_291, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1297 'bitselect' 'p_Result_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_577)   --->   "%p_Result_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_291, i32 15"   --->   Operation 1298 'bitselect' 'p_Result_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%trunc_ln828_97 = trunc i33 %p_Val2_291"   --->   Operation 1299 'trunc' 'trunc_ln828_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.66ns)   --->   "%r_97 = icmp_ne  i15 %trunc_ln828_97, i15 0"   --->   Operation 1300 'icmp' 'r_97' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%p_Result_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_291, i32 31"   --->   Operation 1301 'bitselect' 'p_Result_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_577)   --->   "%or_ln374_97 = or i1 %p_Result_485, i1 %r_97"   --->   Operation 1302 'or' 'or_ln374_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_577)   --->   "%and_ln374_97 = and i1 %or_ln374_97, i1 %p_Result_1026"   --->   Operation 1303 'and' 'and_ln374_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_577)   --->   "%zext_ln377_97 = zext i1 %and_ln374_97"   --->   Operation 1304 'zext' 'zext_ln377_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_577 = add i16 %out_data_V_576, i16 %zext_ln377_97"   --->   Operation 1305 'add' 'out_data_V_577' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%p_Result_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_577, i32 15"   --->   Operation 1306 'bitselect' 'p_Result_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%p_Result_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_294, i32 32"   --->   Operation 1307 'bitselect' 'p_Result_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_579)   --->   "%out_data_V_578 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_294, i32 16, i32 31"   --->   Operation 1308 'partselect' 'out_data_V_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_579)   --->   "%p_Result_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_294, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1309 'bitselect' 'p_Result_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_579)   --->   "%p_Result_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_294, i32 15"   --->   Operation 1310 'bitselect' 'p_Result_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln828_98 = trunc i33 %p_Val2_294"   --->   Operation 1311 'trunc' 'trunc_ln828_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.66ns)   --->   "%r_98 = icmp_ne  i15 %trunc_ln828_98, i15 0"   --->   Operation 1312 'icmp' 'r_98' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%p_Result_1031 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_294, i32 31"   --->   Operation 1313 'bitselect' 'p_Result_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_579)   --->   "%or_ln374_98 = or i1 %p_Result_490, i1 %r_98"   --->   Operation 1314 'or' 'or_ln374_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_579)   --->   "%and_ln374_98 = and i1 %or_ln374_98, i1 %p_Result_1030"   --->   Operation 1315 'and' 'and_ln374_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_579)   --->   "%zext_ln377_98 = zext i1 %and_ln374_98"   --->   Operation 1316 'zext' 'zext_ln377_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_579 = add i16 %out_data_V_578, i16 %zext_ln377_98"   --->   Operation 1317 'add' 'out_data_V_579' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%p_Result_1032 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_579, i32 15"   --->   Operation 1318 'bitselect' 'p_Result_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%p_Result_1033 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_297, i32 32"   --->   Operation 1319 'bitselect' 'p_Result_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_581)   --->   "%out_data_V_580 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_297, i32 16, i32 31"   --->   Operation 1320 'partselect' 'out_data_V_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_581)   --->   "%p_Result_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_297, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1321 'bitselect' 'p_Result_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_581)   --->   "%p_Result_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_297, i32 15"   --->   Operation 1322 'bitselect' 'p_Result_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln828_99 = trunc i33 %p_Val2_297"   --->   Operation 1323 'trunc' 'trunc_ln828_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.66ns)   --->   "%r_99 = icmp_ne  i15 %trunc_ln828_99, i15 0"   --->   Operation 1324 'icmp' 'r_99' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%p_Result_1035 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_297, i32 31"   --->   Operation 1325 'bitselect' 'p_Result_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_581)   --->   "%or_ln374_99 = or i1 %p_Result_495, i1 %r_99"   --->   Operation 1326 'or' 'or_ln374_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_581)   --->   "%and_ln374_99 = and i1 %or_ln374_99, i1 %p_Result_1034"   --->   Operation 1327 'and' 'and_ln374_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_581)   --->   "%zext_ln377_99 = zext i1 %and_ln374_99"   --->   Operation 1328 'zext' 'zext_ln377_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_581 = add i16 %out_data_V_580, i16 %zext_ln377_99"   --->   Operation 1329 'add' 'out_data_V_581' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%p_Result_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_581, i32 15"   --->   Operation 1330 'bitselect' 'p_Result_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%p_Result_1037 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_300, i32 32"   --->   Operation 1331 'bitselect' 'p_Result_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_583)   --->   "%out_data_V_582 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_300, i32 16, i32 31"   --->   Operation 1332 'partselect' 'out_data_V_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_583)   --->   "%p_Result_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_300, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1333 'bitselect' 'p_Result_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_583)   --->   "%p_Result_1038 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_300, i32 15"   --->   Operation 1334 'bitselect' 'p_Result_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%trunc_ln828_100 = trunc i33 %p_Val2_300"   --->   Operation 1335 'trunc' 'trunc_ln828_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.66ns)   --->   "%r_100 = icmp_ne  i15 %trunc_ln828_100, i15 0"   --->   Operation 1336 'icmp' 'r_100' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%p_Result_1039 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_300, i32 31"   --->   Operation 1337 'bitselect' 'p_Result_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_583)   --->   "%or_ln374_100 = or i1 %p_Result_500, i1 %r_100"   --->   Operation 1338 'or' 'or_ln374_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_583)   --->   "%and_ln374_100 = and i1 %or_ln374_100, i1 %p_Result_1038"   --->   Operation 1339 'and' 'and_ln374_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_583)   --->   "%zext_ln377_100 = zext i1 %and_ln374_100"   --->   Operation 1340 'zext' 'zext_ln377_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_583 = add i16 %out_data_V_582, i16 %zext_ln377_100"   --->   Operation 1341 'add' 'out_data_V_583' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%p_Result_1040 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_583, i32 15"   --->   Operation 1342 'bitselect' 'p_Result_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%p_Result_1041 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_303, i32 32"   --->   Operation 1343 'bitselect' 'p_Result_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_585)   --->   "%out_data_V_584 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_303, i32 16, i32 31"   --->   Operation 1344 'partselect' 'out_data_V_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_585)   --->   "%p_Result_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_303, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1345 'bitselect' 'p_Result_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_585)   --->   "%p_Result_1042 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_303, i32 15"   --->   Operation 1346 'bitselect' 'p_Result_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln828_101 = trunc i33 %p_Val2_303"   --->   Operation 1347 'trunc' 'trunc_ln828_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (0.66ns)   --->   "%r_101 = icmp_ne  i15 %trunc_ln828_101, i15 0"   --->   Operation 1348 'icmp' 'r_101' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%p_Result_1043 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_303, i32 31"   --->   Operation 1349 'bitselect' 'p_Result_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_585)   --->   "%or_ln374_101 = or i1 %p_Result_505, i1 %r_101"   --->   Operation 1350 'or' 'or_ln374_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_585)   --->   "%and_ln374_101 = and i1 %or_ln374_101, i1 %p_Result_1042"   --->   Operation 1351 'and' 'and_ln374_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_585)   --->   "%zext_ln377_101 = zext i1 %and_ln374_101"   --->   Operation 1352 'zext' 'zext_ln377_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_585 = add i16 %out_data_V_584, i16 %zext_ln377_101"   --->   Operation 1353 'add' 'out_data_V_585' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%p_Result_1044 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_585, i32 15"   --->   Operation 1354 'bitselect' 'p_Result_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%p_Result_1045 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_306, i32 32"   --->   Operation 1355 'bitselect' 'p_Result_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_587)   --->   "%out_data_V_586 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_306, i32 16, i32 31"   --->   Operation 1356 'partselect' 'out_data_V_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_587)   --->   "%p_Result_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_306, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1357 'bitselect' 'p_Result_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_587)   --->   "%p_Result_1046 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_306, i32 15"   --->   Operation 1358 'bitselect' 'p_Result_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln828_102 = trunc i33 %p_Val2_306"   --->   Operation 1359 'trunc' 'trunc_ln828_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.66ns)   --->   "%r_102 = icmp_ne  i15 %trunc_ln828_102, i15 0"   --->   Operation 1360 'icmp' 'r_102' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%p_Result_1047 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_306, i32 31"   --->   Operation 1361 'bitselect' 'p_Result_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_587)   --->   "%or_ln374_102 = or i1 %p_Result_510, i1 %r_102"   --->   Operation 1362 'or' 'or_ln374_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_587)   --->   "%and_ln374_102 = and i1 %or_ln374_102, i1 %p_Result_1046"   --->   Operation 1363 'and' 'and_ln374_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_587)   --->   "%zext_ln377_102 = zext i1 %and_ln374_102"   --->   Operation 1364 'zext' 'zext_ln377_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_587 = add i16 %out_data_V_586, i16 %zext_ln377_102"   --->   Operation 1365 'add' 'out_data_V_587' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%p_Result_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_587, i32 15"   --->   Operation 1366 'bitselect' 'p_Result_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%p_Result_1049 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_309, i32 32"   --->   Operation 1367 'bitselect' 'p_Result_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_589)   --->   "%out_data_V_588 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_309, i32 16, i32 31"   --->   Operation 1368 'partselect' 'out_data_V_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_589)   --->   "%p_Result_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_309, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1369 'bitselect' 'p_Result_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_589)   --->   "%p_Result_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_309, i32 15"   --->   Operation 1370 'bitselect' 'p_Result_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%trunc_ln828_103 = trunc i33 %p_Val2_309"   --->   Operation 1371 'trunc' 'trunc_ln828_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.66ns)   --->   "%r_103 = icmp_ne  i15 %trunc_ln828_103, i15 0"   --->   Operation 1372 'icmp' 'r_103' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%p_Result_1051 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_309, i32 31"   --->   Operation 1373 'bitselect' 'p_Result_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_589)   --->   "%or_ln374_103 = or i1 %p_Result_515, i1 %r_103"   --->   Operation 1374 'or' 'or_ln374_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_589)   --->   "%and_ln374_103 = and i1 %or_ln374_103, i1 %p_Result_1050"   --->   Operation 1375 'and' 'and_ln374_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_589)   --->   "%zext_ln377_103 = zext i1 %and_ln374_103"   --->   Operation 1376 'zext' 'zext_ln377_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_589 = add i16 %out_data_V_588, i16 %zext_ln377_103"   --->   Operation 1377 'add' 'out_data_V_589' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%p_Result_1052 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_589, i32 15"   --->   Operation 1378 'bitselect' 'p_Result_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%p_Result_1053 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_312, i32 32"   --->   Operation 1379 'bitselect' 'p_Result_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_591)   --->   "%out_data_V_590 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_312, i32 16, i32 31"   --->   Operation 1380 'partselect' 'out_data_V_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_591)   --->   "%p_Result_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_312, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1381 'bitselect' 'p_Result_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_591)   --->   "%p_Result_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_312, i32 15"   --->   Operation 1382 'bitselect' 'p_Result_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln828_104 = trunc i33 %p_Val2_312"   --->   Operation 1383 'trunc' 'trunc_ln828_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (0.66ns)   --->   "%r_104 = icmp_ne  i15 %trunc_ln828_104, i15 0"   --->   Operation 1384 'icmp' 'r_104' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%p_Result_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_312, i32 31"   --->   Operation 1385 'bitselect' 'p_Result_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_591)   --->   "%or_ln374_104 = or i1 %p_Result_520, i1 %r_104"   --->   Operation 1386 'or' 'or_ln374_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_591)   --->   "%and_ln374_104 = and i1 %or_ln374_104, i1 %p_Result_1054"   --->   Operation 1387 'and' 'and_ln374_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_591)   --->   "%zext_ln377_104 = zext i1 %and_ln374_104"   --->   Operation 1388 'zext' 'zext_ln377_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_591 = add i16 %out_data_V_590, i16 %zext_ln377_104"   --->   Operation 1389 'add' 'out_data_V_591' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%p_Result_1056 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_591, i32 15"   --->   Operation 1390 'bitselect' 'p_Result_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%p_Result_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_315, i32 32"   --->   Operation 1391 'bitselect' 'p_Result_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_593)   --->   "%out_data_V_592 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_315, i32 16, i32 31"   --->   Operation 1392 'partselect' 'out_data_V_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_593)   --->   "%p_Result_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_315, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1393 'bitselect' 'p_Result_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_593)   --->   "%p_Result_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_315, i32 15"   --->   Operation 1394 'bitselect' 'p_Result_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%trunc_ln828_105 = trunc i33 %p_Val2_315"   --->   Operation 1395 'trunc' 'trunc_ln828_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.66ns)   --->   "%r_105 = icmp_ne  i15 %trunc_ln828_105, i15 0"   --->   Operation 1396 'icmp' 'r_105' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%p_Result_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_315, i32 31"   --->   Operation 1397 'bitselect' 'p_Result_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_593)   --->   "%or_ln374_105 = or i1 %p_Result_525, i1 %r_105"   --->   Operation 1398 'or' 'or_ln374_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_593)   --->   "%and_ln374_105 = and i1 %or_ln374_105, i1 %p_Result_1058"   --->   Operation 1399 'and' 'and_ln374_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_593)   --->   "%zext_ln377_105 = zext i1 %and_ln374_105"   --->   Operation 1400 'zext' 'zext_ln377_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_593 = add i16 %out_data_V_592, i16 %zext_ln377_105"   --->   Operation 1401 'add' 'out_data_V_593' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%p_Result_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_593, i32 15"   --->   Operation 1402 'bitselect' 'p_Result_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%p_Result_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_318, i32 32"   --->   Operation 1403 'bitselect' 'p_Result_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_595)   --->   "%out_data_V_594 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_318, i32 16, i32 31"   --->   Operation 1404 'partselect' 'out_data_V_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_595)   --->   "%p_Result_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_318, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1405 'bitselect' 'p_Result_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_595)   --->   "%p_Result_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_318, i32 15"   --->   Operation 1406 'bitselect' 'p_Result_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln828_106 = trunc i33 %p_Val2_318"   --->   Operation 1407 'trunc' 'trunc_ln828_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (0.66ns)   --->   "%r_106 = icmp_ne  i15 %trunc_ln828_106, i15 0"   --->   Operation 1408 'icmp' 'r_106' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%p_Result_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_318, i32 31"   --->   Operation 1409 'bitselect' 'p_Result_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_595)   --->   "%or_ln374_106 = or i1 %p_Result_530, i1 %r_106"   --->   Operation 1410 'or' 'or_ln374_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_595)   --->   "%and_ln374_106 = and i1 %or_ln374_106, i1 %p_Result_1062"   --->   Operation 1411 'and' 'and_ln374_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_595)   --->   "%zext_ln377_106 = zext i1 %and_ln374_106"   --->   Operation 1412 'zext' 'zext_ln377_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_595 = add i16 %out_data_V_594, i16 %zext_ln377_106"   --->   Operation 1413 'add' 'out_data_V_595' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%p_Result_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_595, i32 15"   --->   Operation 1414 'bitselect' 'p_Result_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%p_Result_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_321, i32 32"   --->   Operation 1415 'bitselect' 'p_Result_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_597)   --->   "%out_data_V_596 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_321, i32 16, i32 31"   --->   Operation 1416 'partselect' 'out_data_V_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_597)   --->   "%p_Result_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_321, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1417 'bitselect' 'p_Result_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_597)   --->   "%p_Result_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_321, i32 15"   --->   Operation 1418 'bitselect' 'p_Result_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln828_107 = trunc i33 %p_Val2_321"   --->   Operation 1419 'trunc' 'trunc_ln828_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (0.66ns)   --->   "%r_107 = icmp_ne  i15 %trunc_ln828_107, i15 0"   --->   Operation 1420 'icmp' 'r_107' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%p_Result_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_321, i32 31"   --->   Operation 1421 'bitselect' 'p_Result_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_597)   --->   "%or_ln374_107 = or i1 %p_Result_535, i1 %r_107"   --->   Operation 1422 'or' 'or_ln374_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_597)   --->   "%and_ln374_107 = and i1 %or_ln374_107, i1 %p_Result_1066"   --->   Operation 1423 'and' 'and_ln374_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_597)   --->   "%zext_ln377_107 = zext i1 %and_ln374_107"   --->   Operation 1424 'zext' 'zext_ln377_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_597 = add i16 %out_data_V_596, i16 %zext_ln377_107"   --->   Operation 1425 'add' 'out_data_V_597' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1426 [1/1] (0.00ns)   --->   "%p_Result_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_597, i32 15"   --->   Operation 1426 'bitselect' 'p_Result_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%p_Result_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_324, i32 32"   --->   Operation 1427 'bitselect' 'p_Result_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_599)   --->   "%out_data_V_598 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_324, i32 16, i32 31"   --->   Operation 1428 'partselect' 'out_data_V_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_599)   --->   "%p_Result_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_324, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1429 'bitselect' 'p_Result_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_599)   --->   "%p_Result_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_324, i32 15"   --->   Operation 1430 'bitselect' 'p_Result_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln828_108 = trunc i33 %p_Val2_324"   --->   Operation 1431 'trunc' 'trunc_ln828_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.66ns)   --->   "%r_108 = icmp_ne  i15 %trunc_ln828_108, i15 0"   --->   Operation 1432 'icmp' 'r_108' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%p_Result_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_324, i32 31"   --->   Operation 1433 'bitselect' 'p_Result_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_599)   --->   "%or_ln374_108 = or i1 %p_Result_540, i1 %r_108"   --->   Operation 1434 'or' 'or_ln374_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_599)   --->   "%and_ln374_108 = and i1 %or_ln374_108, i1 %p_Result_1070"   --->   Operation 1435 'and' 'and_ln374_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_599)   --->   "%zext_ln377_108 = zext i1 %and_ln374_108"   --->   Operation 1436 'zext' 'zext_ln377_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_599 = add i16 %out_data_V_598, i16 %zext_ln377_108"   --->   Operation 1437 'add' 'out_data_V_599' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%p_Result_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_599, i32 15"   --->   Operation 1438 'bitselect' 'p_Result_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%p_Result_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_327, i32 32"   --->   Operation 1439 'bitselect' 'p_Result_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_601)   --->   "%out_data_V_600 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_327, i32 16, i32 31"   --->   Operation 1440 'partselect' 'out_data_V_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_601)   --->   "%p_Result_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_327, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1441 'bitselect' 'p_Result_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_601)   --->   "%p_Result_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_327, i32 15"   --->   Operation 1442 'bitselect' 'p_Result_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%trunc_ln828_109 = trunc i33 %p_Val2_327"   --->   Operation 1443 'trunc' 'trunc_ln828_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (0.66ns)   --->   "%r_109 = icmp_ne  i15 %trunc_ln828_109, i15 0"   --->   Operation 1444 'icmp' 'r_109' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%p_Result_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_327, i32 31"   --->   Operation 1445 'bitselect' 'p_Result_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_601)   --->   "%or_ln374_109 = or i1 %p_Result_545, i1 %r_109"   --->   Operation 1446 'or' 'or_ln374_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_601)   --->   "%and_ln374_109 = and i1 %or_ln374_109, i1 %p_Result_1074"   --->   Operation 1447 'and' 'and_ln374_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_601)   --->   "%zext_ln377_109 = zext i1 %and_ln374_109"   --->   Operation 1448 'zext' 'zext_ln377_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_601 = add i16 %out_data_V_600, i16 %zext_ln377_109"   --->   Operation 1449 'add' 'out_data_V_601' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%p_Result_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_601, i32 15"   --->   Operation 1450 'bitselect' 'p_Result_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%p_Result_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_330, i32 32"   --->   Operation 1451 'bitselect' 'p_Result_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_603)   --->   "%out_data_V_602 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_330, i32 16, i32 31"   --->   Operation 1452 'partselect' 'out_data_V_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_603)   --->   "%p_Result_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_330, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1453 'bitselect' 'p_Result_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_603)   --->   "%p_Result_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_330, i32 15"   --->   Operation 1454 'bitselect' 'p_Result_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln828_110 = trunc i33 %p_Val2_330"   --->   Operation 1455 'trunc' 'trunc_ln828_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.66ns)   --->   "%r_110 = icmp_ne  i15 %trunc_ln828_110, i15 0"   --->   Operation 1456 'icmp' 'r_110' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%p_Result_1079 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_330, i32 31"   --->   Operation 1457 'bitselect' 'p_Result_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_603)   --->   "%or_ln374_110 = or i1 %p_Result_550, i1 %r_110"   --->   Operation 1458 'or' 'or_ln374_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_603)   --->   "%and_ln374_110 = and i1 %or_ln374_110, i1 %p_Result_1078"   --->   Operation 1459 'and' 'and_ln374_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_603)   --->   "%zext_ln377_110 = zext i1 %and_ln374_110"   --->   Operation 1460 'zext' 'zext_ln377_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_603 = add i16 %out_data_V_602, i16 %zext_ln377_110"   --->   Operation 1461 'add' 'out_data_V_603' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%p_Result_1080 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_603, i32 15"   --->   Operation 1462 'bitselect' 'p_Result_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%p_Result_1081 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_333, i32 32"   --->   Operation 1463 'bitselect' 'p_Result_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_605)   --->   "%out_data_V_604 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_333, i32 16, i32 31"   --->   Operation 1464 'partselect' 'out_data_V_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_605)   --->   "%p_Result_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_333, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1465 'bitselect' 'p_Result_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_605)   --->   "%p_Result_1082 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_333, i32 15"   --->   Operation 1466 'bitselect' 'p_Result_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%trunc_ln828_111 = trunc i33 %p_Val2_333"   --->   Operation 1467 'trunc' 'trunc_ln828_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.66ns)   --->   "%r_111 = icmp_ne  i15 %trunc_ln828_111, i15 0"   --->   Operation 1468 'icmp' 'r_111' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1469 [1/1] (0.00ns)   --->   "%p_Result_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_333, i32 31"   --->   Operation 1469 'bitselect' 'p_Result_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_605)   --->   "%or_ln374_111 = or i1 %p_Result_555, i1 %r_111"   --->   Operation 1470 'or' 'or_ln374_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_605)   --->   "%and_ln374_111 = and i1 %or_ln374_111, i1 %p_Result_1082"   --->   Operation 1471 'and' 'and_ln374_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_605)   --->   "%zext_ln377_111 = zext i1 %and_ln374_111"   --->   Operation 1472 'zext' 'zext_ln377_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_605 = add i16 %out_data_V_604, i16 %zext_ln377_111"   --->   Operation 1473 'add' 'out_data_V_605' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%p_Result_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_605, i32 15"   --->   Operation 1474 'bitselect' 'p_Result_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%p_Result_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_336, i32 32"   --->   Operation 1475 'bitselect' 'p_Result_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_607)   --->   "%out_data_V_606 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_336, i32 16, i32 31"   --->   Operation 1476 'partselect' 'out_data_V_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_607)   --->   "%p_Result_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_336, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1477 'bitselect' 'p_Result_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_607)   --->   "%p_Result_1086 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_336, i32 15"   --->   Operation 1478 'bitselect' 'p_Result_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln828_112 = trunc i33 %p_Val2_336"   --->   Operation 1479 'trunc' 'trunc_ln828_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (0.66ns)   --->   "%r_112 = icmp_ne  i15 %trunc_ln828_112, i15 0"   --->   Operation 1480 'icmp' 'r_112' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%p_Result_1087 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_336, i32 31"   --->   Operation 1481 'bitselect' 'p_Result_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_607)   --->   "%or_ln374_112 = or i1 %p_Result_560, i1 %r_112"   --->   Operation 1482 'or' 'or_ln374_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_607)   --->   "%and_ln374_112 = and i1 %or_ln374_112, i1 %p_Result_1086"   --->   Operation 1483 'and' 'and_ln374_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_607)   --->   "%zext_ln377_112 = zext i1 %and_ln374_112"   --->   Operation 1484 'zext' 'zext_ln377_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_607 = add i16 %out_data_V_606, i16 %zext_ln377_112"   --->   Operation 1485 'add' 'out_data_V_607' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%p_Result_1088 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_607, i32 15"   --->   Operation 1486 'bitselect' 'p_Result_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%p_Result_1089 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_339, i32 32"   --->   Operation 1487 'bitselect' 'p_Result_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_609)   --->   "%out_data_V_608 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_339, i32 16, i32 31"   --->   Operation 1488 'partselect' 'out_data_V_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_609)   --->   "%p_Result_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_339, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1489 'bitselect' 'p_Result_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_609)   --->   "%p_Result_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_339, i32 15"   --->   Operation 1490 'bitselect' 'p_Result_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln828_113 = trunc i33 %p_Val2_339"   --->   Operation 1491 'trunc' 'trunc_ln828_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.66ns)   --->   "%r_113 = icmp_ne  i15 %trunc_ln828_113, i15 0"   --->   Operation 1492 'icmp' 'r_113' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%p_Result_1091 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_339, i32 31"   --->   Operation 1493 'bitselect' 'p_Result_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_609)   --->   "%or_ln374_113 = or i1 %p_Result_565, i1 %r_113"   --->   Operation 1494 'or' 'or_ln374_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_609)   --->   "%and_ln374_113 = and i1 %or_ln374_113, i1 %p_Result_1090"   --->   Operation 1495 'and' 'and_ln374_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_609)   --->   "%zext_ln377_113 = zext i1 %and_ln374_113"   --->   Operation 1496 'zext' 'zext_ln377_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_609 = add i16 %out_data_V_608, i16 %zext_ln377_113"   --->   Operation 1497 'add' 'out_data_V_609' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%p_Result_1092 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_609, i32 15"   --->   Operation 1498 'bitselect' 'p_Result_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%p_Result_1093 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_342, i32 32"   --->   Operation 1499 'bitselect' 'p_Result_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_611)   --->   "%out_data_V_610 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_342, i32 16, i32 31"   --->   Operation 1500 'partselect' 'out_data_V_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_611)   --->   "%p_Result_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_342, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1501 'bitselect' 'p_Result_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_611)   --->   "%p_Result_1094 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_342, i32 15"   --->   Operation 1502 'bitselect' 'p_Result_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%trunc_ln828_114 = trunc i33 %p_Val2_342"   --->   Operation 1503 'trunc' 'trunc_ln828_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.66ns)   --->   "%r_114 = icmp_ne  i15 %trunc_ln828_114, i15 0"   --->   Operation 1504 'icmp' 'r_114' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%p_Result_1095 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_342, i32 31"   --->   Operation 1505 'bitselect' 'p_Result_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_611)   --->   "%or_ln374_114 = or i1 %p_Result_570, i1 %r_114"   --->   Operation 1506 'or' 'or_ln374_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_611)   --->   "%and_ln374_114 = and i1 %or_ln374_114, i1 %p_Result_1094"   --->   Operation 1507 'and' 'and_ln374_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_611)   --->   "%zext_ln377_114 = zext i1 %and_ln374_114"   --->   Operation 1508 'zext' 'zext_ln377_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_611 = add i16 %out_data_V_610, i16 %zext_ln377_114"   --->   Operation 1509 'add' 'out_data_V_611' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%p_Result_1096 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_611, i32 15"   --->   Operation 1510 'bitselect' 'p_Result_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%p_Result_1097 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_345, i32 32"   --->   Operation 1511 'bitselect' 'p_Result_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_613)   --->   "%out_data_V_612 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_345, i32 16, i32 31"   --->   Operation 1512 'partselect' 'out_data_V_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_613)   --->   "%p_Result_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_345, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1513 'bitselect' 'p_Result_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_613)   --->   "%p_Result_1098 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_345, i32 15"   --->   Operation 1514 'bitselect' 'p_Result_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%trunc_ln828_115 = trunc i33 %p_Val2_345"   --->   Operation 1515 'trunc' 'trunc_ln828_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (0.66ns)   --->   "%r_115 = icmp_ne  i15 %trunc_ln828_115, i15 0"   --->   Operation 1516 'icmp' 'r_115' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%p_Result_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_345, i32 31"   --->   Operation 1517 'bitselect' 'p_Result_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_613)   --->   "%or_ln374_115 = or i1 %p_Result_575, i1 %r_115"   --->   Operation 1518 'or' 'or_ln374_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_613)   --->   "%and_ln374_115 = and i1 %or_ln374_115, i1 %p_Result_1098"   --->   Operation 1519 'and' 'and_ln374_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_613)   --->   "%zext_ln377_115 = zext i1 %and_ln374_115"   --->   Operation 1520 'zext' 'zext_ln377_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_613 = add i16 %out_data_V_612, i16 %zext_ln377_115"   --->   Operation 1521 'add' 'out_data_V_613' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%p_Result_1100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_613, i32 15"   --->   Operation 1522 'bitselect' 'p_Result_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%p_Result_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_348, i32 32"   --->   Operation 1523 'bitselect' 'p_Result_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_615)   --->   "%out_data_V_614 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_348, i32 16, i32 31"   --->   Operation 1524 'partselect' 'out_data_V_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_615)   --->   "%p_Result_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_348, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1525 'bitselect' 'p_Result_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_615)   --->   "%p_Result_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_348, i32 15"   --->   Operation 1526 'bitselect' 'p_Result_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln828_116 = trunc i33 %p_Val2_348"   --->   Operation 1527 'trunc' 'trunc_ln828_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.66ns)   --->   "%r_116 = icmp_ne  i15 %trunc_ln828_116, i15 0"   --->   Operation 1528 'icmp' 'r_116' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%p_Result_1103 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_348, i32 31"   --->   Operation 1529 'bitselect' 'p_Result_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_615)   --->   "%or_ln374_116 = or i1 %p_Result_580, i1 %r_116"   --->   Operation 1530 'or' 'or_ln374_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_615)   --->   "%and_ln374_116 = and i1 %or_ln374_116, i1 %p_Result_1102"   --->   Operation 1531 'and' 'and_ln374_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_615)   --->   "%zext_ln377_116 = zext i1 %and_ln374_116"   --->   Operation 1532 'zext' 'zext_ln377_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_615 = add i16 %out_data_V_614, i16 %zext_ln377_116"   --->   Operation 1533 'add' 'out_data_V_615' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%p_Result_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_615, i32 15"   --->   Operation 1534 'bitselect' 'p_Result_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%p_Result_1105 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_351, i32 32"   --->   Operation 1535 'bitselect' 'p_Result_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_617)   --->   "%out_data_V_616 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_351, i32 16, i32 31"   --->   Operation 1536 'partselect' 'out_data_V_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_617)   --->   "%p_Result_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_351, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1537 'bitselect' 'p_Result_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_617)   --->   "%p_Result_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_351, i32 15"   --->   Operation 1538 'bitselect' 'p_Result_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln828_117 = trunc i33 %p_Val2_351"   --->   Operation 1539 'trunc' 'trunc_ln828_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.66ns)   --->   "%r_117 = icmp_ne  i15 %trunc_ln828_117, i15 0"   --->   Operation 1540 'icmp' 'r_117' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%p_Result_1107 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_351, i32 31"   --->   Operation 1541 'bitselect' 'p_Result_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_617)   --->   "%or_ln374_117 = or i1 %p_Result_585, i1 %r_117"   --->   Operation 1542 'or' 'or_ln374_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_617)   --->   "%and_ln374_117 = and i1 %or_ln374_117, i1 %p_Result_1106"   --->   Operation 1543 'and' 'and_ln374_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_617)   --->   "%zext_ln377_117 = zext i1 %and_ln374_117"   --->   Operation 1544 'zext' 'zext_ln377_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_617 = add i16 %out_data_V_616, i16 %zext_ln377_117"   --->   Operation 1545 'add' 'out_data_V_617' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1546 [1/1] (0.00ns)   --->   "%p_Result_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_617, i32 15"   --->   Operation 1546 'bitselect' 'p_Result_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%p_Result_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_354, i32 32"   --->   Operation 1547 'bitselect' 'p_Result_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_619)   --->   "%out_data_V_618 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_354, i32 16, i32 31"   --->   Operation 1548 'partselect' 'out_data_V_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_619)   --->   "%p_Result_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_354, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1549 'bitselect' 'p_Result_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_619)   --->   "%p_Result_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_354, i32 15"   --->   Operation 1550 'bitselect' 'p_Result_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln828_118 = trunc i33 %p_Val2_354"   --->   Operation 1551 'trunc' 'trunc_ln828_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.66ns)   --->   "%r_118 = icmp_ne  i15 %trunc_ln828_118, i15 0"   --->   Operation 1552 'icmp' 'r_118' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%p_Result_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_354, i32 31"   --->   Operation 1553 'bitselect' 'p_Result_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_619)   --->   "%or_ln374_118 = or i1 %p_Result_590, i1 %r_118"   --->   Operation 1554 'or' 'or_ln374_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_619)   --->   "%and_ln374_118 = and i1 %or_ln374_118, i1 %p_Result_1110"   --->   Operation 1555 'and' 'and_ln374_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_619)   --->   "%zext_ln377_118 = zext i1 %and_ln374_118"   --->   Operation 1556 'zext' 'zext_ln377_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_619 = add i16 %out_data_V_618, i16 %zext_ln377_118"   --->   Operation 1557 'add' 'out_data_V_619' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1558 [1/1] (0.00ns)   --->   "%p_Result_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_619, i32 15"   --->   Operation 1558 'bitselect' 'p_Result_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%p_Result_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_357, i32 32"   --->   Operation 1559 'bitselect' 'p_Result_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_621)   --->   "%out_data_V_620 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_357, i32 16, i32 31"   --->   Operation 1560 'partselect' 'out_data_V_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_621)   --->   "%p_Result_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_357, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1561 'bitselect' 'p_Result_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_621)   --->   "%p_Result_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_357, i32 15"   --->   Operation 1562 'bitselect' 'p_Result_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%trunc_ln828_119 = trunc i33 %p_Val2_357"   --->   Operation 1563 'trunc' 'trunc_ln828_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.66ns)   --->   "%r_119 = icmp_ne  i15 %trunc_ln828_119, i15 0"   --->   Operation 1564 'icmp' 'r_119' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%p_Result_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_357, i32 31"   --->   Operation 1565 'bitselect' 'p_Result_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_621)   --->   "%or_ln374_119 = or i1 %p_Result_595, i1 %r_119"   --->   Operation 1566 'or' 'or_ln374_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_621)   --->   "%and_ln374_119 = and i1 %or_ln374_119, i1 %p_Result_1114"   --->   Operation 1567 'and' 'and_ln374_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_621)   --->   "%zext_ln377_119 = zext i1 %and_ln374_119"   --->   Operation 1568 'zext' 'zext_ln377_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_621 = add i16 %out_data_V_620, i16 %zext_ln377_119"   --->   Operation 1569 'add' 'out_data_V_621' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%p_Result_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_621, i32 15"   --->   Operation 1570 'bitselect' 'p_Result_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%p_Result_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_360, i32 32"   --->   Operation 1571 'bitselect' 'p_Result_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_623)   --->   "%out_data_V_622 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_360, i32 16, i32 31"   --->   Operation 1572 'partselect' 'out_data_V_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_623)   --->   "%p_Result_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_360, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1573 'bitselect' 'p_Result_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_623)   --->   "%p_Result_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_360, i32 15"   --->   Operation 1574 'bitselect' 'p_Result_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%trunc_ln828_120 = trunc i33 %p_Val2_360"   --->   Operation 1575 'trunc' 'trunc_ln828_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.66ns)   --->   "%r_120 = icmp_ne  i15 %trunc_ln828_120, i15 0"   --->   Operation 1576 'icmp' 'r_120' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%p_Result_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_360, i32 31"   --->   Operation 1577 'bitselect' 'p_Result_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_623)   --->   "%or_ln374_120 = or i1 %p_Result_600, i1 %r_120"   --->   Operation 1578 'or' 'or_ln374_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_623)   --->   "%and_ln374_120 = and i1 %or_ln374_120, i1 %p_Result_1118"   --->   Operation 1579 'and' 'and_ln374_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_623)   --->   "%zext_ln377_120 = zext i1 %and_ln374_120"   --->   Operation 1580 'zext' 'zext_ln377_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_623 = add i16 %out_data_V_622, i16 %zext_ln377_120"   --->   Operation 1581 'add' 'out_data_V_623' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%p_Result_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_623, i32 15"   --->   Operation 1582 'bitselect' 'p_Result_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%p_Result_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_363, i32 32"   --->   Operation 1583 'bitselect' 'p_Result_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_625)   --->   "%out_data_V_624 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_363, i32 16, i32 31"   --->   Operation 1584 'partselect' 'out_data_V_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_625)   --->   "%p_Result_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_363, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1585 'bitselect' 'p_Result_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_625)   --->   "%p_Result_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_363, i32 15"   --->   Operation 1586 'bitselect' 'p_Result_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln828_121 = trunc i33 %p_Val2_363"   --->   Operation 1587 'trunc' 'trunc_ln828_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1588 [1/1] (0.66ns)   --->   "%r_121 = icmp_ne  i15 %trunc_ln828_121, i15 0"   --->   Operation 1588 'icmp' 'r_121' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%p_Result_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_363, i32 31"   --->   Operation 1589 'bitselect' 'p_Result_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_625)   --->   "%or_ln374_121 = or i1 %p_Result_605, i1 %r_121"   --->   Operation 1590 'or' 'or_ln374_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_625)   --->   "%and_ln374_121 = and i1 %or_ln374_121, i1 %p_Result_1122"   --->   Operation 1591 'and' 'and_ln374_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_625)   --->   "%zext_ln377_121 = zext i1 %and_ln374_121"   --->   Operation 1592 'zext' 'zext_ln377_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_625 = add i16 %out_data_V_624, i16 %zext_ln377_121"   --->   Operation 1593 'add' 'out_data_V_625' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%p_Result_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_625, i32 15"   --->   Operation 1594 'bitselect' 'p_Result_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%p_Result_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_366, i32 32"   --->   Operation 1595 'bitselect' 'p_Result_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_627)   --->   "%out_data_V_626 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_366, i32 16, i32 31"   --->   Operation 1596 'partselect' 'out_data_V_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_627)   --->   "%p_Result_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_366, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1597 'bitselect' 'p_Result_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_627)   --->   "%p_Result_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_366, i32 15"   --->   Operation 1598 'bitselect' 'p_Result_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%trunc_ln828_122 = trunc i33 %p_Val2_366"   --->   Operation 1599 'trunc' 'trunc_ln828_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (0.66ns)   --->   "%r_122 = icmp_ne  i15 %trunc_ln828_122, i15 0"   --->   Operation 1600 'icmp' 'r_122' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%p_Result_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_366, i32 31"   --->   Operation 1601 'bitselect' 'p_Result_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_627)   --->   "%or_ln374_122 = or i1 %p_Result_610, i1 %r_122"   --->   Operation 1602 'or' 'or_ln374_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_627)   --->   "%and_ln374_122 = and i1 %or_ln374_122, i1 %p_Result_1126"   --->   Operation 1603 'and' 'and_ln374_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_627)   --->   "%zext_ln377_122 = zext i1 %and_ln374_122"   --->   Operation 1604 'zext' 'zext_ln377_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_627 = add i16 %out_data_V_626, i16 %zext_ln377_122"   --->   Operation 1605 'add' 'out_data_V_627' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1606 [1/1] (0.00ns)   --->   "%p_Result_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_627, i32 15"   --->   Operation 1606 'bitselect' 'p_Result_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%p_Result_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_369, i32 32"   --->   Operation 1607 'bitselect' 'p_Result_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_629)   --->   "%out_data_V_628 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_369, i32 16, i32 31"   --->   Operation 1608 'partselect' 'out_data_V_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_629)   --->   "%p_Result_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_369, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1609 'bitselect' 'p_Result_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_629)   --->   "%p_Result_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_369, i32 15"   --->   Operation 1610 'bitselect' 'p_Result_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%trunc_ln828_123 = trunc i33 %p_Val2_369"   --->   Operation 1611 'trunc' 'trunc_ln828_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.66ns)   --->   "%r_123 = icmp_ne  i15 %trunc_ln828_123, i15 0"   --->   Operation 1612 'icmp' 'r_123' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%p_Result_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_369, i32 31"   --->   Operation 1613 'bitselect' 'p_Result_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_629)   --->   "%or_ln374_123 = or i1 %p_Result_615, i1 %r_123"   --->   Operation 1614 'or' 'or_ln374_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_629)   --->   "%and_ln374_123 = and i1 %or_ln374_123, i1 %p_Result_1130"   --->   Operation 1615 'and' 'and_ln374_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_629)   --->   "%zext_ln377_123 = zext i1 %and_ln374_123"   --->   Operation 1616 'zext' 'zext_ln377_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_629 = add i16 %out_data_V_628, i16 %zext_ln377_123"   --->   Operation 1617 'add' 'out_data_V_629' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%p_Result_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_629, i32 15"   --->   Operation 1618 'bitselect' 'p_Result_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%p_Result_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_372, i32 32"   --->   Operation 1619 'bitselect' 'p_Result_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_631)   --->   "%out_data_V_630 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_372, i32 16, i32 31"   --->   Operation 1620 'partselect' 'out_data_V_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_631)   --->   "%p_Result_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_372, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1621 'bitselect' 'p_Result_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_631)   --->   "%p_Result_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_372, i32 15"   --->   Operation 1622 'bitselect' 'p_Result_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln828_124 = trunc i33 %p_Val2_372"   --->   Operation 1623 'trunc' 'trunc_ln828_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.66ns)   --->   "%r_124 = icmp_ne  i15 %trunc_ln828_124, i15 0"   --->   Operation 1624 'icmp' 'r_124' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%p_Result_1135 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_372, i32 31"   --->   Operation 1625 'bitselect' 'p_Result_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_631)   --->   "%or_ln374_124 = or i1 %p_Result_620, i1 %r_124"   --->   Operation 1626 'or' 'or_ln374_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_631)   --->   "%and_ln374_124 = and i1 %or_ln374_124, i1 %p_Result_1134"   --->   Operation 1627 'and' 'and_ln374_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_631)   --->   "%zext_ln377_124 = zext i1 %and_ln374_124"   --->   Operation 1628 'zext' 'zext_ln377_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_631 = add i16 %out_data_V_630, i16 %zext_ln377_124"   --->   Operation 1629 'add' 'out_data_V_631' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%p_Result_1136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_631, i32 15"   --->   Operation 1630 'bitselect' 'p_Result_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%p_Result_1137 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_375, i32 32"   --->   Operation 1631 'bitselect' 'p_Result_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_633)   --->   "%out_data_V_632 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_375, i32 16, i32 31"   --->   Operation 1632 'partselect' 'out_data_V_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_633)   --->   "%p_Result_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_375, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1633 'bitselect' 'p_Result_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_633)   --->   "%p_Result_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_375, i32 15"   --->   Operation 1634 'bitselect' 'p_Result_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln828_125 = trunc i33 %p_Val2_375"   --->   Operation 1635 'trunc' 'trunc_ln828_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.66ns)   --->   "%r_125 = icmp_ne  i15 %trunc_ln828_125, i15 0"   --->   Operation 1636 'icmp' 'r_125' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%p_Result_1139 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_375, i32 31"   --->   Operation 1637 'bitselect' 'p_Result_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_633)   --->   "%or_ln374_125 = or i1 %p_Result_625, i1 %r_125"   --->   Operation 1638 'or' 'or_ln374_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_633)   --->   "%and_ln374_125 = and i1 %or_ln374_125, i1 %p_Result_1138"   --->   Operation 1639 'and' 'and_ln374_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_633)   --->   "%zext_ln377_125 = zext i1 %and_ln374_125"   --->   Operation 1640 'zext' 'zext_ln377_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_633 = add i16 %out_data_V_632, i16 %zext_ln377_125"   --->   Operation 1641 'add' 'out_data_V_633' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%p_Result_1140 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_633, i32 15"   --->   Operation 1642 'bitselect' 'p_Result_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%p_Result_1141 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_378, i32 32"   --->   Operation 1643 'bitselect' 'p_Result_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_635)   --->   "%out_data_V_634 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_378, i32 16, i32 31"   --->   Operation 1644 'partselect' 'out_data_V_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_635)   --->   "%p_Result_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_378, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1645 'bitselect' 'p_Result_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_635)   --->   "%p_Result_1142 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_378, i32 15"   --->   Operation 1646 'bitselect' 'p_Result_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln828_126 = trunc i33 %p_Val2_378"   --->   Operation 1647 'trunc' 'trunc_ln828_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.66ns)   --->   "%r_126 = icmp_ne  i15 %trunc_ln828_126, i15 0"   --->   Operation 1648 'icmp' 'r_126' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%p_Result_1143 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_378, i32 31"   --->   Operation 1649 'bitselect' 'p_Result_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_635)   --->   "%or_ln374_126 = or i1 %p_Result_630, i1 %r_126"   --->   Operation 1650 'or' 'or_ln374_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_635)   --->   "%and_ln374_126 = and i1 %or_ln374_126, i1 %p_Result_1142"   --->   Operation 1651 'and' 'and_ln374_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_635)   --->   "%zext_ln377_126 = zext i1 %and_ln374_126"   --->   Operation 1652 'zext' 'zext_ln377_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_635 = add i16 %out_data_V_634, i16 %zext_ln377_126"   --->   Operation 1653 'add' 'out_data_V_635' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%p_Result_1144 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_635, i32 15"   --->   Operation 1654 'bitselect' 'p_Result_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%p_Result_1145 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_381, i32 32"   --->   Operation 1655 'bitselect' 'p_Result_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_637)   --->   "%out_data_V_636 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_381, i32 16, i32 31"   --->   Operation 1656 'partselect' 'out_data_V_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_637)   --->   "%p_Result_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_381, i32 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1657 'bitselect' 'p_Result_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_637)   --->   "%p_Result_1146 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_381, i32 15"   --->   Operation 1658 'bitselect' 'p_Result_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln828_127 = trunc i33 %p_Val2_381"   --->   Operation 1659 'trunc' 'trunc_ln828_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.66ns)   --->   "%r_127 = icmp_ne  i15 %trunc_ln828_127, i15 0"   --->   Operation 1660 'icmp' 'r_127' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%p_Result_1147 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_381, i32 31"   --->   Operation 1661 'bitselect' 'p_Result_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_637)   --->   "%or_ln374_127 = or i1 %p_Result_635, i1 %r_127"   --->   Operation 1662 'or' 'or_ln374_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_637)   --->   "%and_ln374_127 = and i1 %or_ln374_127, i1 %p_Result_1146"   --->   Operation 1663 'and' 'and_ln374_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_637)   --->   "%zext_ln377_127 = zext i1 %and_ln374_127"   --->   Operation 1664 'zext' 'zext_ln377_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_637 = add i16 %out_data_V_636, i16 %zext_ln377_127"   --->   Operation 1665 'add' 'out_data_V_637' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%p_Result_1148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_637, i32 15"   --->   Operation 1666 'bitselect' 'p_Result_1148' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.11>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_127, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1667 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1668 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_126, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1668 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1669 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_125, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1669 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1670 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_124, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1670 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1671 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_123, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1671 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1672 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_122, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1672 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1673 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_121, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1673 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1674 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_120, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1674 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_119, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1675 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_118, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1676 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1677 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_117, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1677 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1678 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_116, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1678 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1679 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_115, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1679 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1680 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_114, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1680 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1681 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_113, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1681 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1682 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_112, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1682 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1683 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_111, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1683 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_110, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1684 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_109, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1685 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_108, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1686 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_107, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1687 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1688 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_106, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1688 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1689 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_105, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1689 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_104, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1690 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_103, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1691 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1692 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_102, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1692 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1693 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_101, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1693 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_100, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1694 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1695 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_99, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1695 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_98, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1696 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1697 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_97, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1697 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1698 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_96, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1698 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1699 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_95, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1699 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1700 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_94, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1700 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1701 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_93, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1701 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1702 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_92, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1702 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1703 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_91, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1703 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_90, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1704 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_89, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1705 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1706 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_88, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1706 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_87, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1707 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1708 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_86, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1708 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1709 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_85, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1709 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1710 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_84, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1710 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1711 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_83, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1711 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1712 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_82, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1712 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1713 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_81, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1713 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1714 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_80, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1714 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1715 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_79, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1715 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1716 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_78, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1716 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1717 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_77, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1717 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1718 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_76, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1718 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1719 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_75, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1719 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1720 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_74, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1720 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1721 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_73, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1721 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1722 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_72, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1722 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1723 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_71, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1723 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1724 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_70, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1724 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1725 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_69, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1725 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1726 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_68, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1726 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_67, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1727 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1728 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_66, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1728 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1729 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_65, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1729 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_64, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1730 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1731 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1732 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1732 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1733 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1733 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1734 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1735 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1735 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1736 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1737 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1737 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1738 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1738 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1739 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1739 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1740 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1741 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1742 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1742 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1743 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1743 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1744 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1744 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1745 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1745 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1746 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1746 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1747 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1748 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1748 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1749 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1749 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1750 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1750 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1751 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1751 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1752 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1752 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1753 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1753 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1754 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1754 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1755 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1755 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1756 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1756 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1757 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1757 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1758 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1758 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1759 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1759 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1760 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1760 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1761 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1761 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1762 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1762 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1763 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1763 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1764 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1764 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1765 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1765 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1766 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1766 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1767 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1767 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1768 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1768 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1769 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1769 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1770 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1770 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1771 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1771 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1772 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1772 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1773 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1774 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1774 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1775 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1775 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1776 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1776 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1777 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1777 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1778 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1778 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1779 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1779 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1780 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1780 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1781 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1781 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1782 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1782 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1783 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1783 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1784 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1784 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1785 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1785 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1786 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1786 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1787 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1787 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1788 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1788 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1789 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1789 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1790 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1790 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1791 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1791 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1792 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1792 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1793 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1793 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1794 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer3_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1794 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1795 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_127, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1795 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1796 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_126, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1796 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1797 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_125, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1797 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1798 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_124, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1798 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1799 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_123, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1799 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1800 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_122, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1800 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1801 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_121, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1801 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1802 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_120, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1802 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1803 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_119, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1803 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1804 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_118, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1804 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1805 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_117, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1805 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1806 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_116, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1806 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1807 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_115, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1807 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1808 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_114, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1808 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1809 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_113, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1809 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1810 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_112, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1810 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1811 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_111, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1811 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1812 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_110, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1812 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1813 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_109, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1813 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1814 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_108, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1814 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1815 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_107, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1815 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1816 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_106, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1816 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1817 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_105, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1817 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1818 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_104, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1818 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1819 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_103, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1819 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1820 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_102, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1820 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1821 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_101, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1821 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1822 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_100, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1822 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1823 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_99, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1823 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1824 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_98, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1824 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1825 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_97, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1825 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1826 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_96, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1826 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1827 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_95, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1827 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1828 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_94, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1828 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1829 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_93, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1829 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1830 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_92, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1830 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1831 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_91, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1831 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1832 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_90, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1832 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1833 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_89, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1833 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1834 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_88, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1834 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1835 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_87, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1835 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1836 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_86, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1836 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1837 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_85, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1837 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1838 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_84, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1838 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1839 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_83, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1839 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1840 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_82, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1840 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1841 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_81, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1841 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1842 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_80, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1842 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1843 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_79, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1843 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1844 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_78, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1844 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1845 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_77, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1845 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1846 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_76, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1846 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1847 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_75, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1847 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1848 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_74, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1848 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1849 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_73, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1849 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1850 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_72, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1850 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1851 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_71, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1851 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1852 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_70, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1852 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1853 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_69, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1853 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1854 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_68, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1854 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1855 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_67, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1855 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1856 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_66, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1856 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1857 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_65, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1857 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1858 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_64, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1858 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1859 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1859 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1860 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1860 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1861 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1861 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1862 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1862 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1863 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1863 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1864 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1864 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1865 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1865 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1866 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1866 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1867 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1867 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1868 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1868 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1869 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1869 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1870 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1870 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1871 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1871 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1872 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1872 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1873 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1873 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1874 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1874 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1875 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1875 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1876 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1876 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1877 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1877 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1878 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1878 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1879 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1879 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1880 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1880 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1881 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1881 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1882 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1882 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1883 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1883 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1884 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1884 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1885 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1885 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1886 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1886 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1887 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1887 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1888 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1888 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1889 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1889 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1890 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1890 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1891 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1891 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1892 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1892 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1893 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1893 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1894 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1894 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1895 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1895 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1896 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1896 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1897 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1897 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1898 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1898 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1899 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1899 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1900 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1900 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1901 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1901 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1902 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1902 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1903 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1903 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1904 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1904 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1905 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1905 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1906 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1906 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1907 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1907 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1908 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1908 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1909 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1909 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1910 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1910 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1911 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1911 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1912 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1912 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1913 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1913 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1914 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1914 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1915 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1915 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1916 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1916 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1917 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1917 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1918 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1918 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1919 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1919 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1920 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1920 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1921 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1921 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1922 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1922 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1923 [1/1] (0.12ns)   --->   "%xor_ln896 = xor i1 %p_Result_640, i1 1"   --->   Operation 1923 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1924 [1/1] (0.12ns)   --->   "%carry_1 = and i1 %p_Result_639, i1 %xor_ln896"   --->   Operation 1924 'and' 'carry_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1925 [1/1] (0.12ns)   --->   "%Range1_all_zeros = xor i1 %p_Result_637, i1 1"   --->   Operation 1925 'xor' 'Range1_all_zeros' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %carry_1, i1 %p_Result_637, i1 %Range1_all_zeros"   --->   Operation 1926 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%deleted_ones = select i1 %carry_1, i1 %Range1_all_zeros, i1 %p_Result_637"   --->   Operation 1927 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%xor_ln891 = xor i1 %p_Result_639, i1 1"   --->   Operation 1928 'xor' 'xor_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%or_ln891 = or i1 %p_Result_640, i1 %xor_ln891"   --->   Operation 1929 'or' 'or_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895 = xor i1 %deleted_zeros, i1 1"   --->   Operation 1930 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln895 = or i1 %p_Result_640, i1 %xor_ln895"   --->   Operation 1931 'or' 'or_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1932 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln895, i1 %Range1_all_zeros"   --->   Operation 1932 'and' 'overflow' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%xor_ln896_1 = xor i1 %deleted_ones, i1 1"   --->   Operation 1933 'xor' 'xor_ln896_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%or_ln896 = or i1 %xor_ln896, i1 %xor_ln896_1"   --->   Operation 1934 'or' 'or_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1935 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896 = and i1 %or_ln891, i1 %or_ln896"   --->   Operation 1935 'and' 'and_ln896' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node out_data_V)   --->   "%underflow = and i1 %and_ln896, i1 %p_Result_637"   --->   Operation 1936 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node out_data_V)   --->   "%select_ln346_1 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 1937 'select' 'select_ln346_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node out_data_V)   --->   "%or_ln346 = or i1 %overflow, i1 %underflow"   --->   Operation 1938 'or' 'or_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1939 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V = select i1 %or_ln346, i16 %select_ln346_1, i16 %out_data_V_383"   --->   Operation 1939 'select' 'out_data_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1940 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_0, i16 %out_data_V" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1940 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1941 [1/1] (0.12ns)   --->   "%xor_ln896_2 = xor i1 %p_Result_644, i1 1"   --->   Operation 1941 'xor' 'xor_ln896_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1942 [1/1] (0.12ns)   --->   "%carry_3 = and i1 %p_Result_643, i1 %xor_ln896_2"   --->   Operation 1942 'and' 'carry_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1943 [1/1] (0.12ns)   --->   "%Range1_all_zeros_1 = xor i1 %p_Result_641, i1 1"   --->   Operation 1943 'xor' 'Range1_all_zeros_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %p_Result_641, i1 %Range1_all_zeros_1"   --->   Operation 1944 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_2)   --->   "%deleted_ones_1 = select i1 %carry_3, i1 %Range1_all_zeros_1, i1 %p_Result_641"   --->   Operation 1945 'select' 'deleted_ones_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_2)   --->   "%xor_ln891_1 = xor i1 %p_Result_643, i1 1"   --->   Operation 1946 'xor' 'xor_ln891_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_2)   --->   "%or_ln891_1 = or i1 %p_Result_644, i1 %xor_ln891_1"   --->   Operation 1947 'or' 'or_ln891_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln895_1 = xor i1 %deleted_zeros_1, i1 1"   --->   Operation 1948 'xor' 'xor_ln895_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%or_ln895_1 = or i1 %p_Result_644, i1 %xor_ln895_1"   --->   Operation 1949 'or' 'or_ln895_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1950 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %or_ln895_1, i1 %Range1_all_zeros_1"   --->   Operation 1950 'and' 'overflow_1' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_2)   --->   "%xor_ln896_3 = xor i1 %deleted_ones_1, i1 1"   --->   Operation 1951 'xor' 'xor_ln896_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_2)   --->   "%or_ln896_1 = or i1 %xor_ln896_2, i1 %xor_ln896_3"   --->   Operation 1952 'or' 'or_ln896_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1953 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_2 = and i1 %or_ln891_1, i1 %or_ln896_1"   --->   Operation 1953 'and' 'and_ln896_2' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_3)   --->   "%underflow_1 = and i1 %and_ln896_2, i1 %p_Result_641"   --->   Operation 1954 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_3)   --->   "%select_ln346 = select i1 %overflow_1, i16 32767, i16 32768"   --->   Operation 1955 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_3)   --->   "%or_ln346_1 = or i1 %overflow_1, i1 %underflow_1"   --->   Operation 1956 'or' 'or_ln346_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1957 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_3 = select i1 %or_ln346_1, i16 %select_ln346, i16 %out_data_V_385"   --->   Operation 1957 'select' 'out_data_V_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1958 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_1, i16 %out_data_V_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1958 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1959 [1/1] (0.12ns)   --->   "%xor_ln896_4 = xor i1 %p_Result_648, i1 1"   --->   Operation 1959 'xor' 'xor_ln896_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1960 [1/1] (0.12ns)   --->   "%carry_5 = and i1 %p_Result_647, i1 %xor_ln896_4"   --->   Operation 1960 'and' 'carry_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1961 [1/1] (0.12ns)   --->   "%Range1_all_zeros_2 = xor i1 %p_Result_645, i1 1"   --->   Operation 1961 'xor' 'Range1_all_zeros_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%deleted_zeros_2 = select i1 %carry_5, i1 %p_Result_645, i1 %Range1_all_zeros_2"   --->   Operation 1962 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_4)   --->   "%deleted_ones_2 = select i1 %carry_5, i1 %Range1_all_zeros_2, i1 %p_Result_645"   --->   Operation 1963 'select' 'deleted_ones_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_4)   --->   "%xor_ln891_2 = xor i1 %p_Result_647, i1 1"   --->   Operation 1964 'xor' 'xor_ln891_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_4)   --->   "%or_ln891_2 = or i1 %p_Result_648, i1 %xor_ln891_2"   --->   Operation 1965 'or' 'or_ln891_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%xor_ln895_2 = xor i1 %deleted_zeros_2, i1 1"   --->   Operation 1966 'xor' 'xor_ln895_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%or_ln895_2 = or i1 %p_Result_648, i1 %xor_ln895_2"   --->   Operation 1967 'or' 'or_ln895_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1968 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_2 = and i1 %or_ln895_2, i1 %Range1_all_zeros_2"   --->   Operation 1968 'and' 'overflow_2' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_4)   --->   "%xor_ln896_5 = xor i1 %deleted_ones_2, i1 1"   --->   Operation 1969 'xor' 'xor_ln896_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_4)   --->   "%or_ln896_2 = or i1 %xor_ln896_4, i1 %xor_ln896_5"   --->   Operation 1970 'or' 'or_ln896_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1971 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_4 = and i1 %or_ln891_2, i1 %or_ln896_2"   --->   Operation 1971 'and' 'and_ln896_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_6)   --->   "%underflow_2 = and i1 %and_ln896_4, i1 %p_Result_645"   --->   Operation 1972 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_6)   --->   "%select_ln346_4 = select i1 %overflow_2, i16 32767, i16 32768"   --->   Operation 1973 'select' 'select_ln346_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_6)   --->   "%or_ln346_2 = or i1 %overflow_2, i1 %underflow_2"   --->   Operation 1974 'or' 'or_ln346_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1975 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_6 = select i1 %or_ln346_2, i16 %select_ln346_4, i16 %out_data_V_387"   --->   Operation 1975 'select' 'out_data_V_6' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1976 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_2, i16 %out_data_V_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1976 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1977 [1/1] (0.12ns)   --->   "%xor_ln896_6 = xor i1 %p_Result_652, i1 1"   --->   Operation 1977 'xor' 'xor_ln896_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1978 [1/1] (0.12ns)   --->   "%carry_7 = and i1 %p_Result_651, i1 %xor_ln896_6"   --->   Operation 1978 'and' 'carry_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1979 [1/1] (0.12ns)   --->   "%Range1_all_zeros_3 = xor i1 %p_Result_649, i1 1"   --->   Operation 1979 'xor' 'Range1_all_zeros_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%deleted_zeros_3 = select i1 %carry_7, i1 %p_Result_649, i1 %Range1_all_zeros_3"   --->   Operation 1980 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_6)   --->   "%deleted_ones_3 = select i1 %carry_7, i1 %Range1_all_zeros_3, i1 %p_Result_649"   --->   Operation 1981 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_6)   --->   "%xor_ln891_3 = xor i1 %p_Result_651, i1 1"   --->   Operation 1982 'xor' 'xor_ln891_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_6)   --->   "%or_ln891_3 = or i1 %p_Result_652, i1 %xor_ln891_3"   --->   Operation 1983 'or' 'or_ln891_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln895_3 = xor i1 %deleted_zeros_3, i1 1"   --->   Operation 1984 'xor' 'xor_ln895_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%or_ln895_3 = or i1 %p_Result_652, i1 %xor_ln895_3"   --->   Operation 1985 'or' 'or_ln895_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1986 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_3 = and i1 %or_ln895_3, i1 %Range1_all_zeros_3"   --->   Operation 1986 'and' 'overflow_3' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_6)   --->   "%xor_ln896_7 = xor i1 %deleted_ones_3, i1 1"   --->   Operation 1987 'xor' 'xor_ln896_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_6)   --->   "%or_ln896_3 = or i1 %xor_ln896_6, i1 %xor_ln896_7"   --->   Operation 1988 'or' 'or_ln896_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_6 = and i1 %or_ln891_3, i1 %or_ln896_3"   --->   Operation 1989 'and' 'and_ln896_6' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_9)   --->   "%underflow_3 = and i1 %and_ln896_6, i1 %p_Result_649"   --->   Operation 1990 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_9)   --->   "%select_ln346_6 = select i1 %overflow_3, i16 32767, i16 32768"   --->   Operation 1991 'select' 'select_ln346_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_9)   --->   "%or_ln346_3 = or i1 %overflow_3, i1 %underflow_3"   --->   Operation 1992 'or' 'or_ln346_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1993 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_9 = select i1 %or_ln346_3, i16 %select_ln346_6, i16 %out_data_V_389"   --->   Operation 1993 'select' 'out_data_V_9' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1994 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_3, i16 %out_data_V_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1994 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1995 [1/1] (0.12ns)   --->   "%xor_ln896_8 = xor i1 %p_Result_656, i1 1"   --->   Operation 1995 'xor' 'xor_ln896_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1996 [1/1] (0.12ns)   --->   "%carry_9 = and i1 %p_Result_655, i1 %xor_ln896_8"   --->   Operation 1996 'and' 'carry_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1997 [1/1] (0.12ns)   --->   "%Range1_all_zeros_4 = xor i1 %p_Result_653, i1 1"   --->   Operation 1997 'xor' 'Range1_all_zeros_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%deleted_zeros_4 = select i1 %carry_9, i1 %p_Result_653, i1 %Range1_all_zeros_4"   --->   Operation 1998 'select' 'deleted_zeros_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_8)   --->   "%deleted_ones_4 = select i1 %carry_9, i1 %Range1_all_zeros_4, i1 %p_Result_653"   --->   Operation 1999 'select' 'deleted_ones_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_8)   --->   "%xor_ln891_4 = xor i1 %p_Result_655, i1 1"   --->   Operation 2000 'xor' 'xor_ln891_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_8)   --->   "%or_ln891_4 = or i1 %p_Result_656, i1 %xor_ln891_4"   --->   Operation 2001 'or' 'or_ln891_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln895_4 = xor i1 %deleted_zeros_4, i1 1"   --->   Operation 2002 'xor' 'xor_ln895_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%or_ln895_4 = or i1 %p_Result_656, i1 %xor_ln895_4"   --->   Operation 2003 'or' 'or_ln895_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2004 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %or_ln895_4, i1 %Range1_all_zeros_4"   --->   Operation 2004 'and' 'overflow_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_8)   --->   "%xor_ln896_9 = xor i1 %deleted_ones_4, i1 1"   --->   Operation 2005 'xor' 'xor_ln896_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_8)   --->   "%or_ln896_4 = or i1 %xor_ln896_8, i1 %xor_ln896_9"   --->   Operation 2006 'or' 'or_ln896_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2007 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_8 = and i1 %or_ln891_4, i1 %or_ln896_4"   --->   Operation 2007 'and' 'and_ln896_8' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_12)   --->   "%underflow_4 = and i1 %and_ln896_8, i1 %p_Result_653"   --->   Operation 2008 'and' 'underflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_12)   --->   "%select_ln346_8 = select i1 %overflow_4, i16 32767, i16 32768"   --->   Operation 2009 'select' 'select_ln346_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_12)   --->   "%or_ln346_4 = or i1 %overflow_4, i1 %underflow_4"   --->   Operation 2010 'or' 'or_ln346_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2011 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_12 = select i1 %or_ln346_4, i16 %select_ln346_8, i16 %out_data_V_391"   --->   Operation 2011 'select' 'out_data_V_12' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2012 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_4, i16 %out_data_V_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2012 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2013 [1/1] (0.12ns)   --->   "%xor_ln896_10 = xor i1 %p_Result_660, i1 1"   --->   Operation 2013 'xor' 'xor_ln896_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2014 [1/1] (0.12ns)   --->   "%carry_11 = and i1 %p_Result_659, i1 %xor_ln896_10"   --->   Operation 2014 'and' 'carry_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2015 [1/1] (0.12ns)   --->   "%Range1_all_zeros_5 = xor i1 %p_Result_657, i1 1"   --->   Operation 2015 'xor' 'Range1_all_zeros_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%deleted_zeros_5 = select i1 %carry_11, i1 %p_Result_657, i1 %Range1_all_zeros_5"   --->   Operation 2016 'select' 'deleted_zeros_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_10)   --->   "%deleted_ones_5 = select i1 %carry_11, i1 %Range1_all_zeros_5, i1 %p_Result_657"   --->   Operation 2017 'select' 'deleted_ones_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_10)   --->   "%xor_ln891_5 = xor i1 %p_Result_659, i1 1"   --->   Operation 2018 'xor' 'xor_ln891_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_10)   --->   "%or_ln891_5 = or i1 %p_Result_660, i1 %xor_ln891_5"   --->   Operation 2019 'or' 'or_ln891_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%xor_ln895_5 = xor i1 %deleted_zeros_5, i1 1"   --->   Operation 2020 'xor' 'xor_ln895_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node overflow_5)   --->   "%or_ln895_5 = or i1 %p_Result_660, i1 %xor_ln895_5"   --->   Operation 2021 'or' 'or_ln895_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2022 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_5 = and i1 %or_ln895_5, i1 %Range1_all_zeros_5"   --->   Operation 2022 'and' 'overflow_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_10)   --->   "%xor_ln896_11 = xor i1 %deleted_ones_5, i1 1"   --->   Operation 2023 'xor' 'xor_ln896_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_10)   --->   "%or_ln896_5 = or i1 %xor_ln896_10, i1 %xor_ln896_11"   --->   Operation 2024 'or' 'or_ln896_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2025 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_10 = and i1 %or_ln891_5, i1 %or_ln896_5"   --->   Operation 2025 'and' 'and_ln896_10' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_15)   --->   "%underflow_5 = and i1 %and_ln896_10, i1 %p_Result_657"   --->   Operation 2026 'and' 'underflow_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_15)   --->   "%select_ln346_10 = select i1 %overflow_5, i16 32767, i16 32768"   --->   Operation 2027 'select' 'select_ln346_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_15)   --->   "%or_ln346_5 = or i1 %overflow_5, i1 %underflow_5"   --->   Operation 2028 'or' 'or_ln346_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2029 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_15 = select i1 %or_ln346_5, i16 %select_ln346_10, i16 %out_data_V_393"   --->   Operation 2029 'select' 'out_data_V_15' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2030 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_5, i16 %out_data_V_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2030 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2031 [1/1] (0.12ns)   --->   "%xor_ln896_12 = xor i1 %p_Result_664, i1 1"   --->   Operation 2031 'xor' 'xor_ln896_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2032 [1/1] (0.12ns)   --->   "%carry_13 = and i1 %p_Result_663, i1 %xor_ln896_12"   --->   Operation 2032 'and' 'carry_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2033 [1/1] (0.12ns)   --->   "%Range1_all_zeros_6 = xor i1 %p_Result_661, i1 1"   --->   Operation 2033 'xor' 'Range1_all_zeros_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%deleted_zeros_6 = select i1 %carry_13, i1 %p_Result_661, i1 %Range1_all_zeros_6"   --->   Operation 2034 'select' 'deleted_zeros_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_12)   --->   "%deleted_ones_6 = select i1 %carry_13, i1 %Range1_all_zeros_6, i1 %p_Result_661"   --->   Operation 2035 'select' 'deleted_ones_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_12)   --->   "%xor_ln891_6 = xor i1 %p_Result_663, i1 1"   --->   Operation 2036 'xor' 'xor_ln891_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_12)   --->   "%or_ln891_6 = or i1 %p_Result_664, i1 %xor_ln891_6"   --->   Operation 2037 'or' 'or_ln891_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%xor_ln895_6 = xor i1 %deleted_zeros_6, i1 1"   --->   Operation 2038 'xor' 'xor_ln895_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node overflow_6)   --->   "%or_ln895_6 = or i1 %p_Result_664, i1 %xor_ln895_6"   --->   Operation 2039 'or' 'or_ln895_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2040 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_6 = and i1 %or_ln895_6, i1 %Range1_all_zeros_6"   --->   Operation 2040 'and' 'overflow_6' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_12)   --->   "%xor_ln896_13 = xor i1 %deleted_ones_6, i1 1"   --->   Operation 2041 'xor' 'xor_ln896_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_12)   --->   "%or_ln896_6 = or i1 %xor_ln896_12, i1 %xor_ln896_13"   --->   Operation 2042 'or' 'or_ln896_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2043 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_12 = and i1 %or_ln891_6, i1 %or_ln896_6"   --->   Operation 2043 'and' 'and_ln896_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_18)   --->   "%underflow_6 = and i1 %and_ln896_12, i1 %p_Result_661"   --->   Operation 2044 'and' 'underflow_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_18)   --->   "%select_ln346_12 = select i1 %overflow_6, i16 32767, i16 32768"   --->   Operation 2045 'select' 'select_ln346_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_18)   --->   "%or_ln346_6 = or i1 %overflow_6, i1 %underflow_6"   --->   Operation 2046 'or' 'or_ln346_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2047 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_18 = select i1 %or_ln346_6, i16 %select_ln346_12, i16 %out_data_V_395"   --->   Operation 2047 'select' 'out_data_V_18' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2048 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_6, i16 %out_data_V_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2048 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2049 [1/1] (0.12ns)   --->   "%xor_ln896_14 = xor i1 %p_Result_668, i1 1"   --->   Operation 2049 'xor' 'xor_ln896_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2050 [1/1] (0.12ns)   --->   "%carry_15 = and i1 %p_Result_667, i1 %xor_ln896_14"   --->   Operation 2050 'and' 'carry_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2051 [1/1] (0.12ns)   --->   "%Range1_all_zeros_7 = xor i1 %p_Result_665, i1 1"   --->   Operation 2051 'xor' 'Range1_all_zeros_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%deleted_zeros_7 = select i1 %carry_15, i1 %p_Result_665, i1 %Range1_all_zeros_7"   --->   Operation 2052 'select' 'deleted_zeros_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_14)   --->   "%deleted_ones_7 = select i1 %carry_15, i1 %Range1_all_zeros_7, i1 %p_Result_665"   --->   Operation 2053 'select' 'deleted_ones_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_14)   --->   "%xor_ln891_7 = xor i1 %p_Result_667, i1 1"   --->   Operation 2054 'xor' 'xor_ln891_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_14)   --->   "%or_ln891_7 = or i1 %p_Result_668, i1 %xor_ln891_7"   --->   Operation 2055 'or' 'or_ln891_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%xor_ln895_7 = xor i1 %deleted_zeros_7, i1 1"   --->   Operation 2056 'xor' 'xor_ln895_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%or_ln895_7 = or i1 %p_Result_668, i1 %xor_ln895_7"   --->   Operation 2057 'or' 'or_ln895_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2058 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_7 = and i1 %or_ln895_7, i1 %Range1_all_zeros_7"   --->   Operation 2058 'and' 'overflow_7' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_14)   --->   "%xor_ln896_15 = xor i1 %deleted_ones_7, i1 1"   --->   Operation 2059 'xor' 'xor_ln896_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_14)   --->   "%or_ln896_7 = or i1 %xor_ln896_14, i1 %xor_ln896_15"   --->   Operation 2060 'or' 'or_ln896_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2061 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_14 = and i1 %or_ln891_7, i1 %or_ln896_7"   --->   Operation 2061 'and' 'and_ln896_14' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_21)   --->   "%underflow_7 = and i1 %and_ln896_14, i1 %p_Result_665"   --->   Operation 2062 'and' 'underflow_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_21)   --->   "%select_ln346_14 = select i1 %overflow_7, i16 32767, i16 32768"   --->   Operation 2063 'select' 'select_ln346_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_21)   --->   "%or_ln346_7 = or i1 %overflow_7, i1 %underflow_7"   --->   Operation 2064 'or' 'or_ln346_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2065 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_21 = select i1 %or_ln346_7, i16 %select_ln346_14, i16 %out_data_V_397"   --->   Operation 2065 'select' 'out_data_V_21' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2066 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_7, i16 %out_data_V_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2066 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2067 [1/1] (0.12ns)   --->   "%xor_ln896_16 = xor i1 %p_Result_672, i1 1"   --->   Operation 2067 'xor' 'xor_ln896_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2068 [1/1] (0.12ns)   --->   "%carry_17 = and i1 %p_Result_671, i1 %xor_ln896_16"   --->   Operation 2068 'and' 'carry_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2069 [1/1] (0.12ns)   --->   "%Range1_all_zeros_8 = xor i1 %p_Result_669, i1 1"   --->   Operation 2069 'xor' 'Range1_all_zeros_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%deleted_zeros_8 = select i1 %carry_17, i1 %p_Result_669, i1 %Range1_all_zeros_8"   --->   Operation 2070 'select' 'deleted_zeros_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_16)   --->   "%deleted_ones_8 = select i1 %carry_17, i1 %Range1_all_zeros_8, i1 %p_Result_669"   --->   Operation 2071 'select' 'deleted_ones_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_16)   --->   "%xor_ln891_8 = xor i1 %p_Result_671, i1 1"   --->   Operation 2072 'xor' 'xor_ln891_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_16)   --->   "%or_ln891_8 = or i1 %p_Result_672, i1 %xor_ln891_8"   --->   Operation 2073 'or' 'or_ln891_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%xor_ln895_8 = xor i1 %deleted_zeros_8, i1 1"   --->   Operation 2074 'xor' 'xor_ln895_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%or_ln895_8 = or i1 %p_Result_672, i1 %xor_ln895_8"   --->   Operation 2075 'or' 'or_ln895_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_8 = and i1 %or_ln895_8, i1 %Range1_all_zeros_8"   --->   Operation 2076 'and' 'overflow_8' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_16)   --->   "%xor_ln896_17 = xor i1 %deleted_ones_8, i1 1"   --->   Operation 2077 'xor' 'xor_ln896_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_16)   --->   "%or_ln896_8 = or i1 %xor_ln896_16, i1 %xor_ln896_17"   --->   Operation 2078 'or' 'or_ln896_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2079 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_16 = and i1 %or_ln891_8, i1 %or_ln896_8"   --->   Operation 2079 'and' 'and_ln896_16' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_24)   --->   "%underflow_8 = and i1 %and_ln896_16, i1 %p_Result_669"   --->   Operation 2080 'and' 'underflow_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_24)   --->   "%select_ln346_16 = select i1 %overflow_8, i16 32767, i16 32768"   --->   Operation 2081 'select' 'select_ln346_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_24)   --->   "%or_ln346_8 = or i1 %overflow_8, i1 %underflow_8"   --->   Operation 2082 'or' 'or_ln346_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2083 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_24 = select i1 %or_ln346_8, i16 %select_ln346_16, i16 %out_data_V_399"   --->   Operation 2083 'select' 'out_data_V_24' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2084 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_8, i16 %out_data_V_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2084 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2085 [1/1] (0.12ns)   --->   "%xor_ln896_18 = xor i1 %p_Result_676, i1 1"   --->   Operation 2085 'xor' 'xor_ln896_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2086 [1/1] (0.12ns)   --->   "%carry_19 = and i1 %p_Result_675, i1 %xor_ln896_18"   --->   Operation 2086 'and' 'carry_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2087 [1/1] (0.12ns)   --->   "%Range1_all_zeros_9 = xor i1 %p_Result_673, i1 1"   --->   Operation 2087 'xor' 'Range1_all_zeros_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%deleted_zeros_9 = select i1 %carry_19, i1 %p_Result_673, i1 %Range1_all_zeros_9"   --->   Operation 2088 'select' 'deleted_zeros_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_18)   --->   "%deleted_ones_9 = select i1 %carry_19, i1 %Range1_all_zeros_9, i1 %p_Result_673"   --->   Operation 2089 'select' 'deleted_ones_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_18)   --->   "%xor_ln891_9 = xor i1 %p_Result_675, i1 1"   --->   Operation 2090 'xor' 'xor_ln891_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_18)   --->   "%or_ln891_9 = or i1 %p_Result_676, i1 %xor_ln891_9"   --->   Operation 2091 'or' 'or_ln891_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%xor_ln895_9 = xor i1 %deleted_zeros_9, i1 1"   --->   Operation 2092 'xor' 'xor_ln895_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%or_ln895_9 = or i1 %p_Result_676, i1 %xor_ln895_9"   --->   Operation 2093 'or' 'or_ln895_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2094 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_9 = and i1 %or_ln895_9, i1 %Range1_all_zeros_9"   --->   Operation 2094 'and' 'overflow_9' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_18)   --->   "%xor_ln896_19 = xor i1 %deleted_ones_9, i1 1"   --->   Operation 2095 'xor' 'xor_ln896_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_18)   --->   "%or_ln896_9 = or i1 %xor_ln896_18, i1 %xor_ln896_19"   --->   Operation 2096 'or' 'or_ln896_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2097 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_18 = and i1 %or_ln891_9, i1 %or_ln896_9"   --->   Operation 2097 'and' 'and_ln896_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_27)   --->   "%underflow_9 = and i1 %and_ln896_18, i1 %p_Result_673"   --->   Operation 2098 'and' 'underflow_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_27)   --->   "%select_ln346_18 = select i1 %overflow_9, i16 32767, i16 32768"   --->   Operation 2099 'select' 'select_ln346_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_27)   --->   "%or_ln346_9 = or i1 %overflow_9, i1 %underflow_9"   --->   Operation 2100 'or' 'or_ln346_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2101 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_27 = select i1 %or_ln346_9, i16 %select_ln346_18, i16 %out_data_V_401"   --->   Operation 2101 'select' 'out_data_V_27' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_9, i16 %out_data_V_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2102 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2103 [1/1] (0.12ns)   --->   "%xor_ln896_20 = xor i1 %p_Result_680, i1 1"   --->   Operation 2103 'xor' 'xor_ln896_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2104 [1/1] (0.12ns)   --->   "%carry_21 = and i1 %p_Result_679, i1 %xor_ln896_20"   --->   Operation 2104 'and' 'carry_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2105 [1/1] (0.12ns)   --->   "%Range1_all_zeros_10 = xor i1 %p_Result_677, i1 1"   --->   Operation 2105 'xor' 'Range1_all_zeros_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node overflow_10)   --->   "%deleted_zeros_10 = select i1 %carry_21, i1 %p_Result_677, i1 %Range1_all_zeros_10"   --->   Operation 2106 'select' 'deleted_zeros_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_20)   --->   "%deleted_ones_10 = select i1 %carry_21, i1 %Range1_all_zeros_10, i1 %p_Result_677"   --->   Operation 2107 'select' 'deleted_ones_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_20)   --->   "%xor_ln891_10 = xor i1 %p_Result_679, i1 1"   --->   Operation 2108 'xor' 'xor_ln891_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_20)   --->   "%or_ln891_10 = or i1 %p_Result_680, i1 %xor_ln891_10"   --->   Operation 2109 'or' 'or_ln891_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node overflow_10)   --->   "%xor_ln895_10 = xor i1 %deleted_zeros_10, i1 1"   --->   Operation 2110 'xor' 'xor_ln895_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node overflow_10)   --->   "%or_ln895_10 = or i1 %p_Result_680, i1 %xor_ln895_10"   --->   Operation 2111 'or' 'or_ln895_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2112 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_10 = and i1 %or_ln895_10, i1 %Range1_all_zeros_10"   --->   Operation 2112 'and' 'overflow_10' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_20)   --->   "%xor_ln896_21 = xor i1 %deleted_ones_10, i1 1"   --->   Operation 2113 'xor' 'xor_ln896_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_20)   --->   "%or_ln896_10 = or i1 %xor_ln896_20, i1 %xor_ln896_21"   --->   Operation 2114 'or' 'or_ln896_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2115 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_20 = and i1 %or_ln891_10, i1 %or_ln896_10"   --->   Operation 2115 'and' 'and_ln896_20' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_30)   --->   "%underflow_10 = and i1 %and_ln896_20, i1 %p_Result_677"   --->   Operation 2116 'and' 'underflow_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_30)   --->   "%select_ln346_20 = select i1 %overflow_10, i16 32767, i16 32768"   --->   Operation 2117 'select' 'select_ln346_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_30)   --->   "%or_ln346_10 = or i1 %overflow_10, i1 %underflow_10"   --->   Operation 2118 'or' 'or_ln346_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_30 = select i1 %or_ln346_10, i16 %select_ln346_20, i16 %out_data_V_403"   --->   Operation 2119 'select' 'out_data_V_30' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2120 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_10, i16 %out_data_V_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2120 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2121 [1/1] (0.12ns)   --->   "%xor_ln896_22 = xor i1 %p_Result_684, i1 1"   --->   Operation 2121 'xor' 'xor_ln896_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2122 [1/1] (0.12ns)   --->   "%carry_23 = and i1 %p_Result_683, i1 %xor_ln896_22"   --->   Operation 2122 'and' 'carry_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2123 [1/1] (0.12ns)   --->   "%Range1_all_zeros_11 = xor i1 %p_Result_681, i1 1"   --->   Operation 2123 'xor' 'Range1_all_zeros_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%deleted_zeros_11 = select i1 %carry_23, i1 %p_Result_681, i1 %Range1_all_zeros_11"   --->   Operation 2124 'select' 'deleted_zeros_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_22)   --->   "%deleted_ones_11 = select i1 %carry_23, i1 %Range1_all_zeros_11, i1 %p_Result_681"   --->   Operation 2125 'select' 'deleted_ones_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_22)   --->   "%xor_ln891_11 = xor i1 %p_Result_683, i1 1"   --->   Operation 2126 'xor' 'xor_ln891_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_22)   --->   "%or_ln891_11 = or i1 %p_Result_684, i1 %xor_ln891_11"   --->   Operation 2127 'or' 'or_ln891_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%xor_ln895_11 = xor i1 %deleted_zeros_11, i1 1"   --->   Operation 2128 'xor' 'xor_ln895_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%or_ln895_11 = or i1 %p_Result_684, i1 %xor_ln895_11"   --->   Operation 2129 'or' 'or_ln895_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2130 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_11 = and i1 %or_ln895_11, i1 %Range1_all_zeros_11"   --->   Operation 2130 'and' 'overflow_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_22)   --->   "%xor_ln896_23 = xor i1 %deleted_ones_11, i1 1"   --->   Operation 2131 'xor' 'xor_ln896_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_22)   --->   "%or_ln896_11 = or i1 %xor_ln896_22, i1 %xor_ln896_23"   --->   Operation 2132 'or' 'or_ln896_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2133 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_22 = and i1 %or_ln891_11, i1 %or_ln896_11"   --->   Operation 2133 'and' 'and_ln896_22' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_33)   --->   "%underflow_11 = and i1 %and_ln896_22, i1 %p_Result_681"   --->   Operation 2134 'and' 'underflow_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_33)   --->   "%select_ln346_22 = select i1 %overflow_11, i16 32767, i16 32768"   --->   Operation 2135 'select' 'select_ln346_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_33)   --->   "%or_ln346_11 = or i1 %overflow_11, i1 %underflow_11"   --->   Operation 2136 'or' 'or_ln346_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2137 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_33 = select i1 %or_ln346_11, i16 %select_ln346_22, i16 %out_data_V_405"   --->   Operation 2137 'select' 'out_data_V_33' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2138 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_11, i16 %out_data_V_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2138 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2139 [1/1] (0.12ns)   --->   "%xor_ln896_24 = xor i1 %p_Result_688, i1 1"   --->   Operation 2139 'xor' 'xor_ln896_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2140 [1/1] (0.12ns)   --->   "%carry_25 = and i1 %p_Result_687, i1 %xor_ln896_24"   --->   Operation 2140 'and' 'carry_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2141 [1/1] (0.12ns)   --->   "%Range1_all_zeros_12 = xor i1 %p_Result_685, i1 1"   --->   Operation 2141 'xor' 'Range1_all_zeros_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node overflow_12)   --->   "%deleted_zeros_12 = select i1 %carry_25, i1 %p_Result_685, i1 %Range1_all_zeros_12"   --->   Operation 2142 'select' 'deleted_zeros_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_24)   --->   "%deleted_ones_12 = select i1 %carry_25, i1 %Range1_all_zeros_12, i1 %p_Result_685"   --->   Operation 2143 'select' 'deleted_ones_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_24)   --->   "%xor_ln891_12 = xor i1 %p_Result_687, i1 1"   --->   Operation 2144 'xor' 'xor_ln891_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_24)   --->   "%or_ln891_12 = or i1 %p_Result_688, i1 %xor_ln891_12"   --->   Operation 2145 'or' 'or_ln891_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node overflow_12)   --->   "%xor_ln895_12 = xor i1 %deleted_zeros_12, i1 1"   --->   Operation 2146 'xor' 'xor_ln895_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node overflow_12)   --->   "%or_ln895_12 = or i1 %p_Result_688, i1 %xor_ln895_12"   --->   Operation 2147 'or' 'or_ln895_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2148 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_12 = and i1 %or_ln895_12, i1 %Range1_all_zeros_12"   --->   Operation 2148 'and' 'overflow_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_24)   --->   "%xor_ln896_25 = xor i1 %deleted_ones_12, i1 1"   --->   Operation 2149 'xor' 'xor_ln896_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_24)   --->   "%or_ln896_12 = or i1 %xor_ln896_24, i1 %xor_ln896_25"   --->   Operation 2150 'or' 'or_ln896_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2151 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_24 = and i1 %or_ln891_12, i1 %or_ln896_12"   --->   Operation 2151 'and' 'and_ln896_24' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_36)   --->   "%underflow_12 = and i1 %and_ln896_24, i1 %p_Result_685"   --->   Operation 2152 'and' 'underflow_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_36)   --->   "%select_ln346_24 = select i1 %overflow_12, i16 32767, i16 32768"   --->   Operation 2153 'select' 'select_ln346_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_36)   --->   "%or_ln346_12 = or i1 %overflow_12, i1 %underflow_12"   --->   Operation 2154 'or' 'or_ln346_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2155 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_36 = select i1 %or_ln346_12, i16 %select_ln346_24, i16 %out_data_V_407"   --->   Operation 2155 'select' 'out_data_V_36' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2156 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_12, i16 %out_data_V_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2156 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2157 [1/1] (0.12ns)   --->   "%xor_ln896_26 = xor i1 %p_Result_692, i1 1"   --->   Operation 2157 'xor' 'xor_ln896_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2158 [1/1] (0.12ns)   --->   "%carry_27 = and i1 %p_Result_691, i1 %xor_ln896_26"   --->   Operation 2158 'and' 'carry_27' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2159 [1/1] (0.12ns)   --->   "%Range1_all_zeros_13 = xor i1 %p_Result_689, i1 1"   --->   Operation 2159 'xor' 'Range1_all_zeros_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%deleted_zeros_13 = select i1 %carry_27, i1 %p_Result_689, i1 %Range1_all_zeros_13"   --->   Operation 2160 'select' 'deleted_zeros_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_26)   --->   "%deleted_ones_13 = select i1 %carry_27, i1 %Range1_all_zeros_13, i1 %p_Result_689"   --->   Operation 2161 'select' 'deleted_ones_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_26)   --->   "%xor_ln891_13 = xor i1 %p_Result_691, i1 1"   --->   Operation 2162 'xor' 'xor_ln891_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_26)   --->   "%or_ln891_13 = or i1 %p_Result_692, i1 %xor_ln891_13"   --->   Operation 2163 'or' 'or_ln891_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%xor_ln895_13 = xor i1 %deleted_zeros_13, i1 1"   --->   Operation 2164 'xor' 'xor_ln895_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%or_ln895_13 = or i1 %p_Result_692, i1 %xor_ln895_13"   --->   Operation 2165 'or' 'or_ln895_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2166 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_13 = and i1 %or_ln895_13, i1 %Range1_all_zeros_13"   --->   Operation 2166 'and' 'overflow_13' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_26)   --->   "%xor_ln896_27 = xor i1 %deleted_ones_13, i1 1"   --->   Operation 2167 'xor' 'xor_ln896_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_26)   --->   "%or_ln896_13 = or i1 %xor_ln896_26, i1 %xor_ln896_27"   --->   Operation 2168 'or' 'or_ln896_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_26 = and i1 %or_ln891_13, i1 %or_ln896_13"   --->   Operation 2169 'and' 'and_ln896_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_39)   --->   "%underflow_13 = and i1 %and_ln896_26, i1 %p_Result_689"   --->   Operation 2170 'and' 'underflow_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_39)   --->   "%select_ln346_26 = select i1 %overflow_13, i16 32767, i16 32768"   --->   Operation 2171 'select' 'select_ln346_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_39)   --->   "%or_ln346_13 = or i1 %overflow_13, i1 %underflow_13"   --->   Operation 2172 'or' 'or_ln346_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2173 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_39 = select i1 %or_ln346_13, i16 %select_ln346_26, i16 %out_data_V_409"   --->   Operation 2173 'select' 'out_data_V_39' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2174 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_13, i16 %out_data_V_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2174 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2175 [1/1] (0.12ns)   --->   "%xor_ln896_28 = xor i1 %p_Result_696, i1 1"   --->   Operation 2175 'xor' 'xor_ln896_28' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2176 [1/1] (0.12ns)   --->   "%carry_29 = and i1 %p_Result_695, i1 %xor_ln896_28"   --->   Operation 2176 'and' 'carry_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2177 [1/1] (0.12ns)   --->   "%Range1_all_zeros_14 = xor i1 %p_Result_693, i1 1"   --->   Operation 2177 'xor' 'Range1_all_zeros_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node overflow_14)   --->   "%deleted_zeros_14 = select i1 %carry_29, i1 %p_Result_693, i1 %Range1_all_zeros_14"   --->   Operation 2178 'select' 'deleted_zeros_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_28)   --->   "%deleted_ones_14 = select i1 %carry_29, i1 %Range1_all_zeros_14, i1 %p_Result_693"   --->   Operation 2179 'select' 'deleted_ones_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_28)   --->   "%xor_ln891_14 = xor i1 %p_Result_695, i1 1"   --->   Operation 2180 'xor' 'xor_ln891_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_28)   --->   "%or_ln891_14 = or i1 %p_Result_696, i1 %xor_ln891_14"   --->   Operation 2181 'or' 'or_ln891_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node overflow_14)   --->   "%xor_ln895_14 = xor i1 %deleted_zeros_14, i1 1"   --->   Operation 2182 'xor' 'xor_ln895_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node overflow_14)   --->   "%or_ln895_14 = or i1 %p_Result_696, i1 %xor_ln895_14"   --->   Operation 2183 'or' 'or_ln895_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2184 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_14 = and i1 %or_ln895_14, i1 %Range1_all_zeros_14"   --->   Operation 2184 'and' 'overflow_14' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_28)   --->   "%xor_ln896_29 = xor i1 %deleted_ones_14, i1 1"   --->   Operation 2185 'xor' 'xor_ln896_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_28)   --->   "%or_ln896_14 = or i1 %xor_ln896_28, i1 %xor_ln896_29"   --->   Operation 2186 'or' 'or_ln896_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2187 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_28 = and i1 %or_ln891_14, i1 %or_ln896_14"   --->   Operation 2187 'and' 'and_ln896_28' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_42)   --->   "%underflow_14 = and i1 %and_ln896_28, i1 %p_Result_693"   --->   Operation 2188 'and' 'underflow_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_42)   --->   "%select_ln346_28 = select i1 %overflow_14, i16 32767, i16 32768"   --->   Operation 2189 'select' 'select_ln346_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_42)   --->   "%or_ln346_14 = or i1 %overflow_14, i1 %underflow_14"   --->   Operation 2190 'or' 'or_ln346_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2191 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_42 = select i1 %or_ln346_14, i16 %select_ln346_28, i16 %out_data_V_411"   --->   Operation 2191 'select' 'out_data_V_42' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2192 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_14, i16 %out_data_V_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2192 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2193 [1/1] (0.12ns)   --->   "%xor_ln896_30 = xor i1 %p_Result_700, i1 1"   --->   Operation 2193 'xor' 'xor_ln896_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2194 [1/1] (0.12ns)   --->   "%carry_31 = and i1 %p_Result_699, i1 %xor_ln896_30"   --->   Operation 2194 'and' 'carry_31' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2195 [1/1] (0.12ns)   --->   "%Range1_all_zeros_15 = xor i1 %p_Result_697, i1 1"   --->   Operation 2195 'xor' 'Range1_all_zeros_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%deleted_zeros_15 = select i1 %carry_31, i1 %p_Result_697, i1 %Range1_all_zeros_15"   --->   Operation 2196 'select' 'deleted_zeros_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_30)   --->   "%deleted_ones_15 = select i1 %carry_31, i1 %Range1_all_zeros_15, i1 %p_Result_697"   --->   Operation 2197 'select' 'deleted_ones_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_30)   --->   "%xor_ln891_15 = xor i1 %p_Result_699, i1 1"   --->   Operation 2198 'xor' 'xor_ln891_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_30)   --->   "%or_ln891_15 = or i1 %p_Result_700, i1 %xor_ln891_15"   --->   Operation 2199 'or' 'or_ln891_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%xor_ln895_15 = xor i1 %deleted_zeros_15, i1 1"   --->   Operation 2200 'xor' 'xor_ln895_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%or_ln895_15 = or i1 %p_Result_700, i1 %xor_ln895_15"   --->   Operation 2201 'or' 'or_ln895_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2202 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_15 = and i1 %or_ln895_15, i1 %Range1_all_zeros_15"   --->   Operation 2202 'and' 'overflow_15' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_30)   --->   "%xor_ln896_31 = xor i1 %deleted_ones_15, i1 1"   --->   Operation 2203 'xor' 'xor_ln896_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_30)   --->   "%or_ln896_15 = or i1 %xor_ln896_30, i1 %xor_ln896_31"   --->   Operation 2204 'or' 'or_ln896_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2205 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_30 = and i1 %or_ln891_15, i1 %or_ln896_15"   --->   Operation 2205 'and' 'and_ln896_30' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_45)   --->   "%underflow_15 = and i1 %and_ln896_30, i1 %p_Result_697"   --->   Operation 2206 'and' 'underflow_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_45)   --->   "%select_ln346_30 = select i1 %overflow_15, i16 32767, i16 32768"   --->   Operation 2207 'select' 'select_ln346_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_45)   --->   "%or_ln346_15 = or i1 %overflow_15, i1 %underflow_15"   --->   Operation 2208 'or' 'or_ln346_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2209 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_45 = select i1 %or_ln346_15, i16 %select_ln346_30, i16 %out_data_V_413"   --->   Operation 2209 'select' 'out_data_V_45' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2210 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_15, i16 %out_data_V_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2210 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2211 [1/1] (0.12ns)   --->   "%xor_ln896_32 = xor i1 %p_Result_704, i1 1"   --->   Operation 2211 'xor' 'xor_ln896_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2212 [1/1] (0.12ns)   --->   "%carry_33 = and i1 %p_Result_703, i1 %xor_ln896_32"   --->   Operation 2212 'and' 'carry_33' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2213 [1/1] (0.12ns)   --->   "%Range1_all_zeros_16 = xor i1 %p_Result_701, i1 1"   --->   Operation 2213 'xor' 'Range1_all_zeros_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%deleted_zeros_16 = select i1 %carry_33, i1 %p_Result_701, i1 %Range1_all_zeros_16"   --->   Operation 2214 'select' 'deleted_zeros_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_32)   --->   "%deleted_ones_16 = select i1 %carry_33, i1 %Range1_all_zeros_16, i1 %p_Result_701"   --->   Operation 2215 'select' 'deleted_ones_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_32)   --->   "%xor_ln891_16 = xor i1 %p_Result_703, i1 1"   --->   Operation 2216 'xor' 'xor_ln891_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_32)   --->   "%or_ln891_16 = or i1 %p_Result_704, i1 %xor_ln891_16"   --->   Operation 2217 'or' 'or_ln891_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%xor_ln895_16 = xor i1 %deleted_zeros_16, i1 1"   --->   Operation 2218 'xor' 'xor_ln895_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%or_ln895_16 = or i1 %p_Result_704, i1 %xor_ln895_16"   --->   Operation 2219 'or' 'or_ln895_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2220 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_16 = and i1 %or_ln895_16, i1 %Range1_all_zeros_16"   --->   Operation 2220 'and' 'overflow_16' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_32)   --->   "%xor_ln896_33 = xor i1 %deleted_ones_16, i1 1"   --->   Operation 2221 'xor' 'xor_ln896_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_32)   --->   "%or_ln896_16 = or i1 %xor_ln896_32, i1 %xor_ln896_33"   --->   Operation 2222 'or' 'or_ln896_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2223 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_32 = and i1 %or_ln891_16, i1 %or_ln896_16"   --->   Operation 2223 'and' 'and_ln896_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_48)   --->   "%underflow_16 = and i1 %and_ln896_32, i1 %p_Result_701"   --->   Operation 2224 'and' 'underflow_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_48)   --->   "%select_ln346_32 = select i1 %overflow_16, i16 32767, i16 32768"   --->   Operation 2225 'select' 'select_ln346_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_48)   --->   "%or_ln346_16 = or i1 %overflow_16, i1 %underflow_16"   --->   Operation 2226 'or' 'or_ln346_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2227 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_48 = select i1 %or_ln346_16, i16 %select_ln346_32, i16 %out_data_V_415"   --->   Operation 2227 'select' 'out_data_V_48' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2228 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_16, i16 %out_data_V_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2228 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2229 [1/1] (0.12ns)   --->   "%xor_ln896_34 = xor i1 %p_Result_708, i1 1"   --->   Operation 2229 'xor' 'xor_ln896_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2230 [1/1] (0.12ns)   --->   "%carry_35 = and i1 %p_Result_707, i1 %xor_ln896_34"   --->   Operation 2230 'and' 'carry_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2231 [1/1] (0.12ns)   --->   "%Range1_all_zeros_17 = xor i1 %p_Result_705, i1 1"   --->   Operation 2231 'xor' 'Range1_all_zeros_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%deleted_zeros_17 = select i1 %carry_35, i1 %p_Result_705, i1 %Range1_all_zeros_17"   --->   Operation 2232 'select' 'deleted_zeros_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_34)   --->   "%deleted_ones_17 = select i1 %carry_35, i1 %Range1_all_zeros_17, i1 %p_Result_705"   --->   Operation 2233 'select' 'deleted_ones_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_34)   --->   "%xor_ln891_17 = xor i1 %p_Result_707, i1 1"   --->   Operation 2234 'xor' 'xor_ln891_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_34)   --->   "%or_ln891_17 = or i1 %p_Result_708, i1 %xor_ln891_17"   --->   Operation 2235 'or' 'or_ln891_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%xor_ln895_17 = xor i1 %deleted_zeros_17, i1 1"   --->   Operation 2236 'xor' 'xor_ln895_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%or_ln895_17 = or i1 %p_Result_708, i1 %xor_ln895_17"   --->   Operation 2237 'or' 'or_ln895_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2238 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_17 = and i1 %or_ln895_17, i1 %Range1_all_zeros_17"   --->   Operation 2238 'and' 'overflow_17' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_34)   --->   "%xor_ln896_35 = xor i1 %deleted_ones_17, i1 1"   --->   Operation 2239 'xor' 'xor_ln896_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_34)   --->   "%or_ln896_17 = or i1 %xor_ln896_34, i1 %xor_ln896_35"   --->   Operation 2240 'or' 'or_ln896_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2241 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_34 = and i1 %or_ln891_17, i1 %or_ln896_17"   --->   Operation 2241 'and' 'and_ln896_34' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_51)   --->   "%underflow_17 = and i1 %and_ln896_34, i1 %p_Result_705"   --->   Operation 2242 'and' 'underflow_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_51)   --->   "%select_ln346_34 = select i1 %overflow_17, i16 32767, i16 32768"   --->   Operation 2243 'select' 'select_ln346_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_51)   --->   "%or_ln346_17 = or i1 %overflow_17, i1 %underflow_17"   --->   Operation 2244 'or' 'or_ln346_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2245 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_51 = select i1 %or_ln346_17, i16 %select_ln346_34, i16 %out_data_V_417"   --->   Operation 2245 'select' 'out_data_V_51' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2246 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_17, i16 %out_data_V_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2246 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2247 [1/1] (0.12ns)   --->   "%xor_ln896_36 = xor i1 %p_Result_712, i1 1"   --->   Operation 2247 'xor' 'xor_ln896_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2248 [1/1] (0.12ns)   --->   "%carry_37 = and i1 %p_Result_711, i1 %xor_ln896_36"   --->   Operation 2248 'and' 'carry_37' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2249 [1/1] (0.12ns)   --->   "%Range1_all_zeros_18 = xor i1 %p_Result_709, i1 1"   --->   Operation 2249 'xor' 'Range1_all_zeros_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node overflow_18)   --->   "%deleted_zeros_18 = select i1 %carry_37, i1 %p_Result_709, i1 %Range1_all_zeros_18"   --->   Operation 2250 'select' 'deleted_zeros_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_36)   --->   "%deleted_ones_18 = select i1 %carry_37, i1 %Range1_all_zeros_18, i1 %p_Result_709"   --->   Operation 2251 'select' 'deleted_ones_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_36)   --->   "%xor_ln891_18 = xor i1 %p_Result_711, i1 1"   --->   Operation 2252 'xor' 'xor_ln891_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_36)   --->   "%or_ln891_18 = or i1 %p_Result_712, i1 %xor_ln891_18"   --->   Operation 2253 'or' 'or_ln891_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node overflow_18)   --->   "%xor_ln895_18 = xor i1 %deleted_zeros_18, i1 1"   --->   Operation 2254 'xor' 'xor_ln895_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node overflow_18)   --->   "%or_ln895_18 = or i1 %p_Result_712, i1 %xor_ln895_18"   --->   Operation 2255 'or' 'or_ln895_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2256 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_18 = and i1 %or_ln895_18, i1 %Range1_all_zeros_18"   --->   Operation 2256 'and' 'overflow_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_36)   --->   "%xor_ln896_37 = xor i1 %deleted_ones_18, i1 1"   --->   Operation 2257 'xor' 'xor_ln896_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_36)   --->   "%or_ln896_18 = or i1 %xor_ln896_36, i1 %xor_ln896_37"   --->   Operation 2258 'or' 'or_ln896_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2259 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_36 = and i1 %or_ln891_18, i1 %or_ln896_18"   --->   Operation 2259 'and' 'and_ln896_36' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_54)   --->   "%underflow_18 = and i1 %and_ln896_36, i1 %p_Result_709"   --->   Operation 2260 'and' 'underflow_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_54)   --->   "%select_ln346_36 = select i1 %overflow_18, i16 32767, i16 32768"   --->   Operation 2261 'select' 'select_ln346_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_54)   --->   "%or_ln346_18 = or i1 %overflow_18, i1 %underflow_18"   --->   Operation 2262 'or' 'or_ln346_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2263 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_54 = select i1 %or_ln346_18, i16 %select_ln346_36, i16 %out_data_V_419"   --->   Operation 2263 'select' 'out_data_V_54' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2264 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_18, i16 %out_data_V_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2264 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2265 [1/1] (0.12ns)   --->   "%xor_ln896_38 = xor i1 %p_Result_716, i1 1"   --->   Operation 2265 'xor' 'xor_ln896_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2266 [1/1] (0.12ns)   --->   "%carry_39 = and i1 %p_Result_715, i1 %xor_ln896_38"   --->   Operation 2266 'and' 'carry_39' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2267 [1/1] (0.12ns)   --->   "%Range1_all_zeros_19 = xor i1 %p_Result_713, i1 1"   --->   Operation 2267 'xor' 'Range1_all_zeros_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%deleted_zeros_19 = select i1 %carry_39, i1 %p_Result_713, i1 %Range1_all_zeros_19"   --->   Operation 2268 'select' 'deleted_zeros_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_38)   --->   "%deleted_ones_19 = select i1 %carry_39, i1 %Range1_all_zeros_19, i1 %p_Result_713"   --->   Operation 2269 'select' 'deleted_ones_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_38)   --->   "%xor_ln891_19 = xor i1 %p_Result_715, i1 1"   --->   Operation 2270 'xor' 'xor_ln891_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_38)   --->   "%or_ln891_19 = or i1 %p_Result_716, i1 %xor_ln891_19"   --->   Operation 2271 'or' 'or_ln891_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%xor_ln895_19 = xor i1 %deleted_zeros_19, i1 1"   --->   Operation 2272 'xor' 'xor_ln895_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%or_ln895_19 = or i1 %p_Result_716, i1 %xor_ln895_19"   --->   Operation 2273 'or' 'or_ln895_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2274 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_19 = and i1 %or_ln895_19, i1 %Range1_all_zeros_19"   --->   Operation 2274 'and' 'overflow_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_38)   --->   "%xor_ln896_39 = xor i1 %deleted_ones_19, i1 1"   --->   Operation 2275 'xor' 'xor_ln896_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_38)   --->   "%or_ln896_19 = or i1 %xor_ln896_38, i1 %xor_ln896_39"   --->   Operation 2276 'or' 'or_ln896_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2277 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_38 = and i1 %or_ln891_19, i1 %or_ln896_19"   --->   Operation 2277 'and' 'and_ln896_38' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_57)   --->   "%underflow_19 = and i1 %and_ln896_38, i1 %p_Result_713"   --->   Operation 2278 'and' 'underflow_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_57)   --->   "%select_ln346_38 = select i1 %overflow_19, i16 32767, i16 32768"   --->   Operation 2279 'select' 'select_ln346_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_57)   --->   "%or_ln346_19 = or i1 %overflow_19, i1 %underflow_19"   --->   Operation 2280 'or' 'or_ln346_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2281 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_57 = select i1 %or_ln346_19, i16 %select_ln346_38, i16 %out_data_V_421"   --->   Operation 2281 'select' 'out_data_V_57' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2282 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_19, i16 %out_data_V_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2282 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2283 [1/1] (0.12ns)   --->   "%xor_ln896_40 = xor i1 %p_Result_720, i1 1"   --->   Operation 2283 'xor' 'xor_ln896_40' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2284 [1/1] (0.12ns)   --->   "%carry_41 = and i1 %p_Result_719, i1 %xor_ln896_40"   --->   Operation 2284 'and' 'carry_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2285 [1/1] (0.12ns)   --->   "%Range1_all_zeros_20 = xor i1 %p_Result_717, i1 1"   --->   Operation 2285 'xor' 'Range1_all_zeros_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node overflow_20)   --->   "%deleted_zeros_20 = select i1 %carry_41, i1 %p_Result_717, i1 %Range1_all_zeros_20"   --->   Operation 2286 'select' 'deleted_zeros_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_40)   --->   "%deleted_ones_20 = select i1 %carry_41, i1 %Range1_all_zeros_20, i1 %p_Result_717"   --->   Operation 2287 'select' 'deleted_ones_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_40)   --->   "%xor_ln891_20 = xor i1 %p_Result_719, i1 1"   --->   Operation 2288 'xor' 'xor_ln891_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_40)   --->   "%or_ln891_20 = or i1 %p_Result_720, i1 %xor_ln891_20"   --->   Operation 2289 'or' 'or_ln891_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node overflow_20)   --->   "%xor_ln895_20 = xor i1 %deleted_zeros_20, i1 1"   --->   Operation 2290 'xor' 'xor_ln895_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node overflow_20)   --->   "%or_ln895_20 = or i1 %p_Result_720, i1 %xor_ln895_20"   --->   Operation 2291 'or' 'or_ln895_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2292 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_20 = and i1 %or_ln895_20, i1 %Range1_all_zeros_20"   --->   Operation 2292 'and' 'overflow_20' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_40)   --->   "%xor_ln896_41 = xor i1 %deleted_ones_20, i1 1"   --->   Operation 2293 'xor' 'xor_ln896_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_40)   --->   "%or_ln896_20 = or i1 %xor_ln896_40, i1 %xor_ln896_41"   --->   Operation 2294 'or' 'or_ln896_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_40 = and i1 %or_ln891_20, i1 %or_ln896_20"   --->   Operation 2295 'and' 'and_ln896_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_60)   --->   "%underflow_20 = and i1 %and_ln896_40, i1 %p_Result_717"   --->   Operation 2296 'and' 'underflow_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_60)   --->   "%select_ln346_40 = select i1 %overflow_20, i16 32767, i16 32768"   --->   Operation 2297 'select' 'select_ln346_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_60)   --->   "%or_ln346_20 = or i1 %overflow_20, i1 %underflow_20"   --->   Operation 2298 'or' 'or_ln346_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2299 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_60 = select i1 %or_ln346_20, i16 %select_ln346_40, i16 %out_data_V_423"   --->   Operation 2299 'select' 'out_data_V_60' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2300 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_20, i16 %out_data_V_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2300 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2301 [1/1] (0.12ns)   --->   "%xor_ln896_42 = xor i1 %p_Result_724, i1 1"   --->   Operation 2301 'xor' 'xor_ln896_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2302 [1/1] (0.12ns)   --->   "%carry_43 = and i1 %p_Result_723, i1 %xor_ln896_42"   --->   Operation 2302 'and' 'carry_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2303 [1/1] (0.12ns)   --->   "%Range1_all_zeros_21 = xor i1 %p_Result_721, i1 1"   --->   Operation 2303 'xor' 'Range1_all_zeros_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%deleted_zeros_21 = select i1 %carry_43, i1 %p_Result_721, i1 %Range1_all_zeros_21"   --->   Operation 2304 'select' 'deleted_zeros_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_42)   --->   "%deleted_ones_21 = select i1 %carry_43, i1 %Range1_all_zeros_21, i1 %p_Result_721"   --->   Operation 2305 'select' 'deleted_ones_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_42)   --->   "%xor_ln891_21 = xor i1 %p_Result_723, i1 1"   --->   Operation 2306 'xor' 'xor_ln891_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_42)   --->   "%or_ln891_21 = or i1 %p_Result_724, i1 %xor_ln891_21"   --->   Operation 2307 'or' 'or_ln891_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%xor_ln895_21 = xor i1 %deleted_zeros_21, i1 1"   --->   Operation 2308 'xor' 'xor_ln895_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%or_ln895_21 = or i1 %p_Result_724, i1 %xor_ln895_21"   --->   Operation 2309 'or' 'or_ln895_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2310 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_21 = and i1 %or_ln895_21, i1 %Range1_all_zeros_21"   --->   Operation 2310 'and' 'overflow_21' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_42)   --->   "%xor_ln896_43 = xor i1 %deleted_ones_21, i1 1"   --->   Operation 2311 'xor' 'xor_ln896_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_42)   --->   "%or_ln896_21 = or i1 %xor_ln896_42, i1 %xor_ln896_43"   --->   Operation 2312 'or' 'or_ln896_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2313 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_42 = and i1 %or_ln891_21, i1 %or_ln896_21"   --->   Operation 2313 'and' 'and_ln896_42' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_63)   --->   "%underflow_21 = and i1 %and_ln896_42, i1 %p_Result_721"   --->   Operation 2314 'and' 'underflow_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_63)   --->   "%select_ln346_42 = select i1 %overflow_21, i16 32767, i16 32768"   --->   Operation 2315 'select' 'select_ln346_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_63)   --->   "%or_ln346_21 = or i1 %overflow_21, i1 %underflow_21"   --->   Operation 2316 'or' 'or_ln346_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2317 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_63 = select i1 %or_ln346_21, i16 %select_ln346_42, i16 %out_data_V_425"   --->   Operation 2317 'select' 'out_data_V_63' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2318 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_21, i16 %out_data_V_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2318 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2319 [1/1] (0.12ns)   --->   "%xor_ln896_44 = xor i1 %p_Result_728, i1 1"   --->   Operation 2319 'xor' 'xor_ln896_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2320 [1/1] (0.12ns)   --->   "%carry_45 = and i1 %p_Result_727, i1 %xor_ln896_44"   --->   Operation 2320 'and' 'carry_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2321 [1/1] (0.12ns)   --->   "%Range1_all_zeros_22 = xor i1 %p_Result_725, i1 1"   --->   Operation 2321 'xor' 'Range1_all_zeros_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node overflow_22)   --->   "%deleted_zeros_22 = select i1 %carry_45, i1 %p_Result_725, i1 %Range1_all_zeros_22"   --->   Operation 2322 'select' 'deleted_zeros_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_44)   --->   "%deleted_ones_22 = select i1 %carry_45, i1 %Range1_all_zeros_22, i1 %p_Result_725"   --->   Operation 2323 'select' 'deleted_ones_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_44)   --->   "%xor_ln891_22 = xor i1 %p_Result_727, i1 1"   --->   Operation 2324 'xor' 'xor_ln891_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_44)   --->   "%or_ln891_22 = or i1 %p_Result_728, i1 %xor_ln891_22"   --->   Operation 2325 'or' 'or_ln891_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node overflow_22)   --->   "%xor_ln895_22 = xor i1 %deleted_zeros_22, i1 1"   --->   Operation 2326 'xor' 'xor_ln895_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node overflow_22)   --->   "%or_ln895_22 = or i1 %p_Result_728, i1 %xor_ln895_22"   --->   Operation 2327 'or' 'or_ln895_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2328 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_22 = and i1 %or_ln895_22, i1 %Range1_all_zeros_22"   --->   Operation 2328 'and' 'overflow_22' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_44)   --->   "%xor_ln896_45 = xor i1 %deleted_ones_22, i1 1"   --->   Operation 2329 'xor' 'xor_ln896_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_44)   --->   "%or_ln896_22 = or i1 %xor_ln896_44, i1 %xor_ln896_45"   --->   Operation 2330 'or' 'or_ln896_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2331 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_44 = and i1 %or_ln891_22, i1 %or_ln896_22"   --->   Operation 2331 'and' 'and_ln896_44' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_66)   --->   "%underflow_22 = and i1 %and_ln896_44, i1 %p_Result_725"   --->   Operation 2332 'and' 'underflow_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_66)   --->   "%select_ln346_44 = select i1 %overflow_22, i16 32767, i16 32768"   --->   Operation 2333 'select' 'select_ln346_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_66)   --->   "%or_ln346_22 = or i1 %overflow_22, i1 %underflow_22"   --->   Operation 2334 'or' 'or_ln346_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2335 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_66 = select i1 %or_ln346_22, i16 %select_ln346_44, i16 %out_data_V_427"   --->   Operation 2335 'select' 'out_data_V_66' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2336 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_22, i16 %out_data_V_66" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2336 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2337 [1/1] (0.12ns)   --->   "%xor_ln896_46 = xor i1 %p_Result_732, i1 1"   --->   Operation 2337 'xor' 'xor_ln896_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2338 [1/1] (0.12ns)   --->   "%carry_47 = and i1 %p_Result_731, i1 %xor_ln896_46"   --->   Operation 2338 'and' 'carry_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2339 [1/1] (0.12ns)   --->   "%Range1_all_zeros_23 = xor i1 %p_Result_729, i1 1"   --->   Operation 2339 'xor' 'Range1_all_zeros_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%deleted_zeros_23 = select i1 %carry_47, i1 %p_Result_729, i1 %Range1_all_zeros_23"   --->   Operation 2340 'select' 'deleted_zeros_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_46)   --->   "%deleted_ones_23 = select i1 %carry_47, i1 %Range1_all_zeros_23, i1 %p_Result_729"   --->   Operation 2341 'select' 'deleted_ones_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_46)   --->   "%xor_ln891_23 = xor i1 %p_Result_731, i1 1"   --->   Operation 2342 'xor' 'xor_ln891_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_46)   --->   "%or_ln891_23 = or i1 %p_Result_732, i1 %xor_ln891_23"   --->   Operation 2343 'or' 'or_ln891_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%xor_ln895_23 = xor i1 %deleted_zeros_23, i1 1"   --->   Operation 2344 'xor' 'xor_ln895_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%or_ln895_23 = or i1 %p_Result_732, i1 %xor_ln895_23"   --->   Operation 2345 'or' 'or_ln895_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2346 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_23 = and i1 %or_ln895_23, i1 %Range1_all_zeros_23"   --->   Operation 2346 'and' 'overflow_23' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_46)   --->   "%xor_ln896_47 = xor i1 %deleted_ones_23, i1 1"   --->   Operation 2347 'xor' 'xor_ln896_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_46)   --->   "%or_ln896_23 = or i1 %xor_ln896_46, i1 %xor_ln896_47"   --->   Operation 2348 'or' 'or_ln896_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2349 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_46 = and i1 %or_ln891_23, i1 %or_ln896_23"   --->   Operation 2349 'and' 'and_ln896_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_69)   --->   "%underflow_23 = and i1 %and_ln896_46, i1 %p_Result_729"   --->   Operation 2350 'and' 'underflow_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_69)   --->   "%select_ln346_46 = select i1 %overflow_23, i16 32767, i16 32768"   --->   Operation 2351 'select' 'select_ln346_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_69)   --->   "%or_ln346_23 = or i1 %overflow_23, i1 %underflow_23"   --->   Operation 2352 'or' 'or_ln346_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2353 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_69 = select i1 %or_ln346_23, i16 %select_ln346_46, i16 %out_data_V_429"   --->   Operation 2353 'select' 'out_data_V_69' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2354 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_23, i16 %out_data_V_69" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2354 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2355 [1/1] (0.12ns)   --->   "%xor_ln896_48 = xor i1 %p_Result_736, i1 1"   --->   Operation 2355 'xor' 'xor_ln896_48' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2356 [1/1] (0.12ns)   --->   "%carry_49 = and i1 %p_Result_735, i1 %xor_ln896_48"   --->   Operation 2356 'and' 'carry_49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2357 [1/1] (0.12ns)   --->   "%Range1_all_zeros_24 = xor i1 %p_Result_733, i1 1"   --->   Operation 2357 'xor' 'Range1_all_zeros_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%deleted_zeros_24 = select i1 %carry_49, i1 %p_Result_733, i1 %Range1_all_zeros_24"   --->   Operation 2358 'select' 'deleted_zeros_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_48)   --->   "%deleted_ones_24 = select i1 %carry_49, i1 %Range1_all_zeros_24, i1 %p_Result_733"   --->   Operation 2359 'select' 'deleted_ones_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_48)   --->   "%xor_ln891_24 = xor i1 %p_Result_735, i1 1"   --->   Operation 2360 'xor' 'xor_ln891_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_48)   --->   "%or_ln891_24 = or i1 %p_Result_736, i1 %xor_ln891_24"   --->   Operation 2361 'or' 'or_ln891_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%xor_ln895_24 = xor i1 %deleted_zeros_24, i1 1"   --->   Operation 2362 'xor' 'xor_ln895_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%or_ln895_24 = or i1 %p_Result_736, i1 %xor_ln895_24"   --->   Operation 2363 'or' 'or_ln895_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2364 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_24 = and i1 %or_ln895_24, i1 %Range1_all_zeros_24"   --->   Operation 2364 'and' 'overflow_24' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_48)   --->   "%xor_ln896_49 = xor i1 %deleted_ones_24, i1 1"   --->   Operation 2365 'xor' 'xor_ln896_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_48)   --->   "%or_ln896_24 = or i1 %xor_ln896_48, i1 %xor_ln896_49"   --->   Operation 2366 'or' 'or_ln896_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2367 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_48 = and i1 %or_ln891_24, i1 %or_ln896_24"   --->   Operation 2367 'and' 'and_ln896_48' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_72)   --->   "%underflow_24 = and i1 %and_ln896_48, i1 %p_Result_733"   --->   Operation 2368 'and' 'underflow_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_72)   --->   "%select_ln346_48 = select i1 %overflow_24, i16 32767, i16 32768"   --->   Operation 2369 'select' 'select_ln346_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_72)   --->   "%or_ln346_24 = or i1 %overflow_24, i1 %underflow_24"   --->   Operation 2370 'or' 'or_ln346_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2371 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_72 = select i1 %or_ln346_24, i16 %select_ln346_48, i16 %out_data_V_431"   --->   Operation 2371 'select' 'out_data_V_72' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2372 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_24, i16 %out_data_V_72" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2372 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2373 [1/1] (0.12ns)   --->   "%xor_ln896_50 = xor i1 %p_Result_740, i1 1"   --->   Operation 2373 'xor' 'xor_ln896_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2374 [1/1] (0.12ns)   --->   "%carry_51 = and i1 %p_Result_739, i1 %xor_ln896_50"   --->   Operation 2374 'and' 'carry_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2375 [1/1] (0.12ns)   --->   "%Range1_all_zeros_25 = xor i1 %p_Result_737, i1 1"   --->   Operation 2375 'xor' 'Range1_all_zeros_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%deleted_zeros_25 = select i1 %carry_51, i1 %p_Result_737, i1 %Range1_all_zeros_25"   --->   Operation 2376 'select' 'deleted_zeros_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_50)   --->   "%deleted_ones_25 = select i1 %carry_51, i1 %Range1_all_zeros_25, i1 %p_Result_737"   --->   Operation 2377 'select' 'deleted_ones_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_50)   --->   "%xor_ln891_25 = xor i1 %p_Result_739, i1 1"   --->   Operation 2378 'xor' 'xor_ln891_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_50)   --->   "%or_ln891_25 = or i1 %p_Result_740, i1 %xor_ln891_25"   --->   Operation 2379 'or' 'or_ln891_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%xor_ln895_25 = xor i1 %deleted_zeros_25, i1 1"   --->   Operation 2380 'xor' 'xor_ln895_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node overflow_25)   --->   "%or_ln895_25 = or i1 %p_Result_740, i1 %xor_ln895_25"   --->   Operation 2381 'or' 'or_ln895_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2382 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_25 = and i1 %or_ln895_25, i1 %Range1_all_zeros_25"   --->   Operation 2382 'and' 'overflow_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_50)   --->   "%xor_ln896_51 = xor i1 %deleted_ones_25, i1 1"   --->   Operation 2383 'xor' 'xor_ln896_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_50)   --->   "%or_ln896_25 = or i1 %xor_ln896_50, i1 %xor_ln896_51"   --->   Operation 2384 'or' 'or_ln896_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2385 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_50 = and i1 %or_ln891_25, i1 %or_ln896_25"   --->   Operation 2385 'and' 'and_ln896_50' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_75)   --->   "%underflow_25 = and i1 %and_ln896_50, i1 %p_Result_737"   --->   Operation 2386 'and' 'underflow_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_75)   --->   "%select_ln346_50 = select i1 %overflow_25, i16 32767, i16 32768"   --->   Operation 2387 'select' 'select_ln346_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_75)   --->   "%or_ln346_25 = or i1 %overflow_25, i1 %underflow_25"   --->   Operation 2388 'or' 'or_ln346_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2389 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_75 = select i1 %or_ln346_25, i16 %select_ln346_50, i16 %out_data_V_433"   --->   Operation 2389 'select' 'out_data_V_75' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2390 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_25, i16 %out_data_V_75" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2390 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2391 [1/1] (0.12ns)   --->   "%xor_ln896_52 = xor i1 %p_Result_744, i1 1"   --->   Operation 2391 'xor' 'xor_ln896_52' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2392 [1/1] (0.12ns)   --->   "%carry_53 = and i1 %p_Result_743, i1 %xor_ln896_52"   --->   Operation 2392 'and' 'carry_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2393 [1/1] (0.12ns)   --->   "%Range1_all_zeros_26 = xor i1 %p_Result_741, i1 1"   --->   Operation 2393 'xor' 'Range1_all_zeros_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node overflow_26)   --->   "%deleted_zeros_26 = select i1 %carry_53, i1 %p_Result_741, i1 %Range1_all_zeros_26"   --->   Operation 2394 'select' 'deleted_zeros_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_52)   --->   "%deleted_ones_26 = select i1 %carry_53, i1 %Range1_all_zeros_26, i1 %p_Result_741"   --->   Operation 2395 'select' 'deleted_ones_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_52)   --->   "%xor_ln891_26 = xor i1 %p_Result_743, i1 1"   --->   Operation 2396 'xor' 'xor_ln891_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_52)   --->   "%or_ln891_26 = or i1 %p_Result_744, i1 %xor_ln891_26"   --->   Operation 2397 'or' 'or_ln891_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node overflow_26)   --->   "%xor_ln895_26 = xor i1 %deleted_zeros_26, i1 1"   --->   Operation 2398 'xor' 'xor_ln895_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node overflow_26)   --->   "%or_ln895_26 = or i1 %p_Result_744, i1 %xor_ln895_26"   --->   Operation 2399 'or' 'or_ln895_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2400 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_26 = and i1 %or_ln895_26, i1 %Range1_all_zeros_26"   --->   Operation 2400 'and' 'overflow_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_52)   --->   "%xor_ln896_53 = xor i1 %deleted_ones_26, i1 1"   --->   Operation 2401 'xor' 'xor_ln896_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_52)   --->   "%or_ln896_26 = or i1 %xor_ln896_52, i1 %xor_ln896_53"   --->   Operation 2402 'or' 'or_ln896_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2403 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_52 = and i1 %or_ln891_26, i1 %or_ln896_26"   --->   Operation 2403 'and' 'and_ln896_52' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_78)   --->   "%underflow_26 = and i1 %and_ln896_52, i1 %p_Result_741"   --->   Operation 2404 'and' 'underflow_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_78)   --->   "%select_ln346_52 = select i1 %overflow_26, i16 32767, i16 32768"   --->   Operation 2405 'select' 'select_ln346_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_78)   --->   "%or_ln346_26 = or i1 %overflow_26, i1 %underflow_26"   --->   Operation 2406 'or' 'or_ln346_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2407 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_78 = select i1 %or_ln346_26, i16 %select_ln346_52, i16 %out_data_V_435"   --->   Operation 2407 'select' 'out_data_V_78' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2408 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_26, i16 %out_data_V_78" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2408 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2409 [1/1] (0.12ns)   --->   "%xor_ln896_54 = xor i1 %p_Result_748, i1 1"   --->   Operation 2409 'xor' 'xor_ln896_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2410 [1/1] (0.12ns)   --->   "%carry_55 = and i1 %p_Result_747, i1 %xor_ln896_54"   --->   Operation 2410 'and' 'carry_55' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2411 [1/1] (0.12ns)   --->   "%Range1_all_zeros_27 = xor i1 %p_Result_745, i1 1"   --->   Operation 2411 'xor' 'Range1_all_zeros_27' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%deleted_zeros_27 = select i1 %carry_55, i1 %p_Result_745, i1 %Range1_all_zeros_27"   --->   Operation 2412 'select' 'deleted_zeros_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_54)   --->   "%deleted_ones_27 = select i1 %carry_55, i1 %Range1_all_zeros_27, i1 %p_Result_745"   --->   Operation 2413 'select' 'deleted_ones_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_54)   --->   "%xor_ln891_27 = xor i1 %p_Result_747, i1 1"   --->   Operation 2414 'xor' 'xor_ln891_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_54)   --->   "%or_ln891_27 = or i1 %p_Result_748, i1 %xor_ln891_27"   --->   Operation 2415 'or' 'or_ln891_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%xor_ln895_27 = xor i1 %deleted_zeros_27, i1 1"   --->   Operation 2416 'xor' 'xor_ln895_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node overflow_27)   --->   "%or_ln895_27 = or i1 %p_Result_748, i1 %xor_ln895_27"   --->   Operation 2417 'or' 'or_ln895_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2418 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_27 = and i1 %or_ln895_27, i1 %Range1_all_zeros_27"   --->   Operation 2418 'and' 'overflow_27' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_54)   --->   "%xor_ln896_55 = xor i1 %deleted_ones_27, i1 1"   --->   Operation 2419 'xor' 'xor_ln896_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_54)   --->   "%or_ln896_27 = or i1 %xor_ln896_54, i1 %xor_ln896_55"   --->   Operation 2420 'or' 'or_ln896_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2421 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_54 = and i1 %or_ln891_27, i1 %or_ln896_27"   --->   Operation 2421 'and' 'and_ln896_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_81)   --->   "%underflow_27 = and i1 %and_ln896_54, i1 %p_Result_745"   --->   Operation 2422 'and' 'underflow_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_81)   --->   "%select_ln346_54 = select i1 %overflow_27, i16 32767, i16 32768"   --->   Operation 2423 'select' 'select_ln346_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_81)   --->   "%or_ln346_27 = or i1 %overflow_27, i1 %underflow_27"   --->   Operation 2424 'or' 'or_ln346_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2425 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_81 = select i1 %or_ln346_27, i16 %select_ln346_54, i16 %out_data_V_437"   --->   Operation 2425 'select' 'out_data_V_81' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2426 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_27, i16 %out_data_V_81" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2426 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2427 [1/1] (0.12ns)   --->   "%xor_ln896_56 = xor i1 %p_Result_752, i1 1"   --->   Operation 2427 'xor' 'xor_ln896_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2428 [1/1] (0.12ns)   --->   "%carry_57 = and i1 %p_Result_751, i1 %xor_ln896_56"   --->   Operation 2428 'and' 'carry_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2429 [1/1] (0.12ns)   --->   "%Range1_all_zeros_28 = xor i1 %p_Result_749, i1 1"   --->   Operation 2429 'xor' 'Range1_all_zeros_28' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node overflow_28)   --->   "%deleted_zeros_28 = select i1 %carry_57, i1 %p_Result_749, i1 %Range1_all_zeros_28"   --->   Operation 2430 'select' 'deleted_zeros_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_56)   --->   "%deleted_ones_28 = select i1 %carry_57, i1 %Range1_all_zeros_28, i1 %p_Result_749"   --->   Operation 2431 'select' 'deleted_ones_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_56)   --->   "%xor_ln891_28 = xor i1 %p_Result_751, i1 1"   --->   Operation 2432 'xor' 'xor_ln891_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_56)   --->   "%or_ln891_28 = or i1 %p_Result_752, i1 %xor_ln891_28"   --->   Operation 2433 'or' 'or_ln891_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node overflow_28)   --->   "%xor_ln895_28 = xor i1 %deleted_zeros_28, i1 1"   --->   Operation 2434 'xor' 'xor_ln895_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node overflow_28)   --->   "%or_ln895_28 = or i1 %p_Result_752, i1 %xor_ln895_28"   --->   Operation 2435 'or' 'or_ln895_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2436 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_28 = and i1 %or_ln895_28, i1 %Range1_all_zeros_28"   --->   Operation 2436 'and' 'overflow_28' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_56)   --->   "%xor_ln896_57 = xor i1 %deleted_ones_28, i1 1"   --->   Operation 2437 'xor' 'xor_ln896_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_56)   --->   "%or_ln896_28 = or i1 %xor_ln896_56, i1 %xor_ln896_57"   --->   Operation 2438 'or' 'or_ln896_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_56 = and i1 %or_ln891_28, i1 %or_ln896_28"   --->   Operation 2439 'and' 'and_ln896_56' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_84)   --->   "%underflow_28 = and i1 %and_ln896_56, i1 %p_Result_749"   --->   Operation 2440 'and' 'underflow_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_84)   --->   "%select_ln346_56 = select i1 %overflow_28, i16 32767, i16 32768"   --->   Operation 2441 'select' 'select_ln346_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_84)   --->   "%or_ln346_28 = or i1 %overflow_28, i1 %underflow_28"   --->   Operation 2442 'or' 'or_ln346_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2443 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_84 = select i1 %or_ln346_28, i16 %select_ln346_56, i16 %out_data_V_439"   --->   Operation 2443 'select' 'out_data_V_84' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2444 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_28, i16 %out_data_V_84" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2444 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2445 [1/1] (0.12ns)   --->   "%xor_ln896_58 = xor i1 %p_Result_756, i1 1"   --->   Operation 2445 'xor' 'xor_ln896_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2446 [1/1] (0.12ns)   --->   "%carry_59 = and i1 %p_Result_755, i1 %xor_ln896_58"   --->   Operation 2446 'and' 'carry_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2447 [1/1] (0.12ns)   --->   "%Range1_all_zeros_29 = xor i1 %p_Result_753, i1 1"   --->   Operation 2447 'xor' 'Range1_all_zeros_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%deleted_zeros_29 = select i1 %carry_59, i1 %p_Result_753, i1 %Range1_all_zeros_29"   --->   Operation 2448 'select' 'deleted_zeros_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_58)   --->   "%deleted_ones_29 = select i1 %carry_59, i1 %Range1_all_zeros_29, i1 %p_Result_753"   --->   Operation 2449 'select' 'deleted_ones_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_58)   --->   "%xor_ln891_29 = xor i1 %p_Result_755, i1 1"   --->   Operation 2450 'xor' 'xor_ln891_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_58)   --->   "%or_ln891_29 = or i1 %p_Result_756, i1 %xor_ln891_29"   --->   Operation 2451 'or' 'or_ln891_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%xor_ln895_29 = xor i1 %deleted_zeros_29, i1 1"   --->   Operation 2452 'xor' 'xor_ln895_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node overflow_29)   --->   "%or_ln895_29 = or i1 %p_Result_756, i1 %xor_ln895_29"   --->   Operation 2453 'or' 'or_ln895_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2454 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_29 = and i1 %or_ln895_29, i1 %Range1_all_zeros_29"   --->   Operation 2454 'and' 'overflow_29' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_58)   --->   "%xor_ln896_59 = xor i1 %deleted_ones_29, i1 1"   --->   Operation 2455 'xor' 'xor_ln896_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_58)   --->   "%or_ln896_29 = or i1 %xor_ln896_58, i1 %xor_ln896_59"   --->   Operation 2456 'or' 'or_ln896_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_58 = and i1 %or_ln891_29, i1 %or_ln896_29"   --->   Operation 2457 'and' 'and_ln896_58' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_87)   --->   "%underflow_29 = and i1 %and_ln896_58, i1 %p_Result_753"   --->   Operation 2458 'and' 'underflow_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_87)   --->   "%select_ln346_58 = select i1 %overflow_29, i16 32767, i16 32768"   --->   Operation 2459 'select' 'select_ln346_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_87)   --->   "%or_ln346_29 = or i1 %overflow_29, i1 %underflow_29"   --->   Operation 2460 'or' 'or_ln346_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2461 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_87 = select i1 %or_ln346_29, i16 %select_ln346_58, i16 %out_data_V_441"   --->   Operation 2461 'select' 'out_data_V_87' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2462 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_29, i16 %out_data_V_87" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2462 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2463 [1/1] (0.12ns)   --->   "%xor_ln896_60 = xor i1 %p_Result_760, i1 1"   --->   Operation 2463 'xor' 'xor_ln896_60' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2464 [1/1] (0.12ns)   --->   "%carry_61 = and i1 %p_Result_759, i1 %xor_ln896_60"   --->   Operation 2464 'and' 'carry_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2465 [1/1] (0.12ns)   --->   "%Range1_all_zeros_30 = xor i1 %p_Result_757, i1 1"   --->   Operation 2465 'xor' 'Range1_all_zeros_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node overflow_30)   --->   "%deleted_zeros_30 = select i1 %carry_61, i1 %p_Result_757, i1 %Range1_all_zeros_30"   --->   Operation 2466 'select' 'deleted_zeros_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_60)   --->   "%deleted_ones_30 = select i1 %carry_61, i1 %Range1_all_zeros_30, i1 %p_Result_757"   --->   Operation 2467 'select' 'deleted_ones_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_60)   --->   "%xor_ln891_30 = xor i1 %p_Result_759, i1 1"   --->   Operation 2468 'xor' 'xor_ln891_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_60)   --->   "%or_ln891_30 = or i1 %p_Result_760, i1 %xor_ln891_30"   --->   Operation 2469 'or' 'or_ln891_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node overflow_30)   --->   "%xor_ln895_30 = xor i1 %deleted_zeros_30, i1 1"   --->   Operation 2470 'xor' 'xor_ln895_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node overflow_30)   --->   "%or_ln895_30 = or i1 %p_Result_760, i1 %xor_ln895_30"   --->   Operation 2471 'or' 'or_ln895_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2472 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_30 = and i1 %or_ln895_30, i1 %Range1_all_zeros_30"   --->   Operation 2472 'and' 'overflow_30' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_60)   --->   "%xor_ln896_61 = xor i1 %deleted_ones_30, i1 1"   --->   Operation 2473 'xor' 'xor_ln896_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_60)   --->   "%or_ln896_30 = or i1 %xor_ln896_60, i1 %xor_ln896_61"   --->   Operation 2474 'or' 'or_ln896_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2475 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_60 = and i1 %or_ln891_30, i1 %or_ln896_30"   --->   Operation 2475 'and' 'and_ln896_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_90)   --->   "%underflow_30 = and i1 %and_ln896_60, i1 %p_Result_757"   --->   Operation 2476 'and' 'underflow_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_90)   --->   "%select_ln346_60 = select i1 %overflow_30, i16 32767, i16 32768"   --->   Operation 2477 'select' 'select_ln346_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_90)   --->   "%or_ln346_30 = or i1 %overflow_30, i1 %underflow_30"   --->   Operation 2478 'or' 'or_ln346_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2479 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_90 = select i1 %or_ln346_30, i16 %select_ln346_60, i16 %out_data_V_443"   --->   Operation 2479 'select' 'out_data_V_90' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2480 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_30, i16 %out_data_V_90" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2480 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2481 [1/1] (0.12ns)   --->   "%xor_ln896_62 = xor i1 %p_Result_764, i1 1"   --->   Operation 2481 'xor' 'xor_ln896_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2482 [1/1] (0.12ns)   --->   "%carry_63 = and i1 %p_Result_763, i1 %xor_ln896_62"   --->   Operation 2482 'and' 'carry_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2483 [1/1] (0.12ns)   --->   "%Range1_all_zeros_31 = xor i1 %p_Result_761, i1 1"   --->   Operation 2483 'xor' 'Range1_all_zeros_31' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%deleted_zeros_31 = select i1 %carry_63, i1 %p_Result_761, i1 %Range1_all_zeros_31"   --->   Operation 2484 'select' 'deleted_zeros_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_62)   --->   "%deleted_ones_31 = select i1 %carry_63, i1 %Range1_all_zeros_31, i1 %p_Result_761"   --->   Operation 2485 'select' 'deleted_ones_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_62)   --->   "%xor_ln891_31 = xor i1 %p_Result_763, i1 1"   --->   Operation 2486 'xor' 'xor_ln891_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_62)   --->   "%or_ln891_31 = or i1 %p_Result_764, i1 %xor_ln891_31"   --->   Operation 2487 'or' 'or_ln891_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%xor_ln895_31 = xor i1 %deleted_zeros_31, i1 1"   --->   Operation 2488 'xor' 'xor_ln895_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%or_ln895_31 = or i1 %p_Result_764, i1 %xor_ln895_31"   --->   Operation 2489 'or' 'or_ln895_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2490 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_31 = and i1 %or_ln895_31, i1 %Range1_all_zeros_31"   --->   Operation 2490 'and' 'overflow_31' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_62)   --->   "%xor_ln896_63 = xor i1 %deleted_ones_31, i1 1"   --->   Operation 2491 'xor' 'xor_ln896_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_62)   --->   "%or_ln896_31 = or i1 %xor_ln896_62, i1 %xor_ln896_63"   --->   Operation 2492 'or' 'or_ln896_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2493 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_62 = and i1 %or_ln891_31, i1 %or_ln896_31"   --->   Operation 2493 'and' 'and_ln896_62' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_93)   --->   "%underflow_31 = and i1 %and_ln896_62, i1 %p_Result_761"   --->   Operation 2494 'and' 'underflow_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_93)   --->   "%select_ln346_62 = select i1 %overflow_31, i16 32767, i16 32768"   --->   Operation 2495 'select' 'select_ln346_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_93)   --->   "%or_ln346_31 = or i1 %overflow_31, i1 %underflow_31"   --->   Operation 2496 'or' 'or_ln346_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2497 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_93 = select i1 %or_ln346_31, i16 %select_ln346_62, i16 %out_data_V_445"   --->   Operation 2497 'select' 'out_data_V_93' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2498 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_31, i16 %out_data_V_93" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2498 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2499 [1/1] (0.12ns)   --->   "%xor_ln896_64 = xor i1 %p_Result_768, i1 1"   --->   Operation 2499 'xor' 'xor_ln896_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2500 [1/1] (0.12ns)   --->   "%carry_65 = and i1 %p_Result_767, i1 %xor_ln896_64"   --->   Operation 2500 'and' 'carry_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2501 [1/1] (0.12ns)   --->   "%Range1_all_zeros_32 = xor i1 %p_Result_765, i1 1"   --->   Operation 2501 'xor' 'Range1_all_zeros_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%deleted_zeros_32 = select i1 %carry_65, i1 %p_Result_765, i1 %Range1_all_zeros_32"   --->   Operation 2502 'select' 'deleted_zeros_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_64)   --->   "%deleted_ones_32 = select i1 %carry_65, i1 %Range1_all_zeros_32, i1 %p_Result_765"   --->   Operation 2503 'select' 'deleted_ones_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_64)   --->   "%xor_ln891_32 = xor i1 %p_Result_767, i1 1"   --->   Operation 2504 'xor' 'xor_ln891_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_64)   --->   "%or_ln891_32 = or i1 %p_Result_768, i1 %xor_ln891_32"   --->   Operation 2505 'or' 'or_ln891_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%xor_ln895_32 = xor i1 %deleted_zeros_32, i1 1"   --->   Operation 2506 'xor' 'xor_ln895_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%or_ln895_32 = or i1 %p_Result_768, i1 %xor_ln895_32"   --->   Operation 2507 'or' 'or_ln895_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2508 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_32 = and i1 %or_ln895_32, i1 %Range1_all_zeros_32"   --->   Operation 2508 'and' 'overflow_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_64)   --->   "%xor_ln896_65 = xor i1 %deleted_ones_32, i1 1"   --->   Operation 2509 'xor' 'xor_ln896_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_64)   --->   "%or_ln896_32 = or i1 %xor_ln896_64, i1 %xor_ln896_65"   --->   Operation 2510 'or' 'or_ln896_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_64 = and i1 %or_ln891_32, i1 %or_ln896_32"   --->   Operation 2511 'and' 'and_ln896_64' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_96)   --->   "%underflow_32 = and i1 %and_ln896_64, i1 %p_Result_765"   --->   Operation 2512 'and' 'underflow_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_96)   --->   "%select_ln346_64 = select i1 %overflow_32, i16 32767, i16 32768"   --->   Operation 2513 'select' 'select_ln346_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_96)   --->   "%or_ln346_32 = or i1 %overflow_32, i1 %underflow_32"   --->   Operation 2514 'or' 'or_ln346_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2515 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_96 = select i1 %or_ln346_32, i16 %select_ln346_64, i16 %out_data_V_447"   --->   Operation 2515 'select' 'out_data_V_96' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2516 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_32, i16 %out_data_V_96" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2516 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2517 [1/1] (0.12ns)   --->   "%xor_ln896_66 = xor i1 %p_Result_772, i1 1"   --->   Operation 2517 'xor' 'xor_ln896_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2518 [1/1] (0.12ns)   --->   "%carry_67 = and i1 %p_Result_771, i1 %xor_ln896_66"   --->   Operation 2518 'and' 'carry_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2519 [1/1] (0.12ns)   --->   "%Range1_all_zeros_33 = xor i1 %p_Result_769, i1 1"   --->   Operation 2519 'xor' 'Range1_all_zeros_33' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%deleted_zeros_33 = select i1 %carry_67, i1 %p_Result_769, i1 %Range1_all_zeros_33"   --->   Operation 2520 'select' 'deleted_zeros_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_66)   --->   "%deleted_ones_33 = select i1 %carry_67, i1 %Range1_all_zeros_33, i1 %p_Result_769"   --->   Operation 2521 'select' 'deleted_ones_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_66)   --->   "%xor_ln891_33 = xor i1 %p_Result_771, i1 1"   --->   Operation 2522 'xor' 'xor_ln891_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_66)   --->   "%or_ln891_33 = or i1 %p_Result_772, i1 %xor_ln891_33"   --->   Operation 2523 'or' 'or_ln891_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%xor_ln895_33 = xor i1 %deleted_zeros_33, i1 1"   --->   Operation 2524 'xor' 'xor_ln895_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%or_ln895_33 = or i1 %p_Result_772, i1 %xor_ln895_33"   --->   Operation 2525 'or' 'or_ln895_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2526 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_33 = and i1 %or_ln895_33, i1 %Range1_all_zeros_33"   --->   Operation 2526 'and' 'overflow_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_66)   --->   "%xor_ln896_67 = xor i1 %deleted_ones_33, i1 1"   --->   Operation 2527 'xor' 'xor_ln896_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_66)   --->   "%or_ln896_33 = or i1 %xor_ln896_66, i1 %xor_ln896_67"   --->   Operation 2528 'or' 'or_ln896_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2529 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_66 = and i1 %or_ln891_33, i1 %or_ln896_33"   --->   Operation 2529 'and' 'and_ln896_66' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_99)   --->   "%underflow_33 = and i1 %and_ln896_66, i1 %p_Result_769"   --->   Operation 2530 'and' 'underflow_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_99)   --->   "%select_ln346_66 = select i1 %overflow_33, i16 32767, i16 32768"   --->   Operation 2531 'select' 'select_ln346_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_99)   --->   "%or_ln346_33 = or i1 %overflow_33, i1 %underflow_33"   --->   Operation 2532 'or' 'or_ln346_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2533 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_99 = select i1 %or_ln346_33, i16 %select_ln346_66, i16 %out_data_V_449"   --->   Operation 2533 'select' 'out_data_V_99' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2534 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_33, i16 %out_data_V_99" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2534 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2535 [1/1] (0.12ns)   --->   "%xor_ln896_68 = xor i1 %p_Result_776, i1 1"   --->   Operation 2535 'xor' 'xor_ln896_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2536 [1/1] (0.12ns)   --->   "%carry_69 = and i1 %p_Result_775, i1 %xor_ln896_68"   --->   Operation 2536 'and' 'carry_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2537 [1/1] (0.12ns)   --->   "%Range1_all_zeros_34 = xor i1 %p_Result_773, i1 1"   --->   Operation 2537 'xor' 'Range1_all_zeros_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node overflow_34)   --->   "%deleted_zeros_34 = select i1 %carry_69, i1 %p_Result_773, i1 %Range1_all_zeros_34"   --->   Operation 2538 'select' 'deleted_zeros_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_68)   --->   "%deleted_ones_34 = select i1 %carry_69, i1 %Range1_all_zeros_34, i1 %p_Result_773"   --->   Operation 2539 'select' 'deleted_ones_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_68)   --->   "%xor_ln891_34 = xor i1 %p_Result_775, i1 1"   --->   Operation 2540 'xor' 'xor_ln891_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_68)   --->   "%or_ln891_34 = or i1 %p_Result_776, i1 %xor_ln891_34"   --->   Operation 2541 'or' 'or_ln891_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node overflow_34)   --->   "%xor_ln895_34 = xor i1 %deleted_zeros_34, i1 1"   --->   Operation 2542 'xor' 'xor_ln895_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node overflow_34)   --->   "%or_ln895_34 = or i1 %p_Result_776, i1 %xor_ln895_34"   --->   Operation 2543 'or' 'or_ln895_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2544 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_34 = and i1 %or_ln895_34, i1 %Range1_all_zeros_34"   --->   Operation 2544 'and' 'overflow_34' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_68)   --->   "%xor_ln896_69 = xor i1 %deleted_ones_34, i1 1"   --->   Operation 2545 'xor' 'xor_ln896_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_68)   --->   "%or_ln896_34 = or i1 %xor_ln896_68, i1 %xor_ln896_69"   --->   Operation 2546 'or' 'or_ln896_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2547 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_68 = and i1 %or_ln891_34, i1 %or_ln896_34"   --->   Operation 2547 'and' 'and_ln896_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_102)   --->   "%underflow_34 = and i1 %and_ln896_68, i1 %p_Result_773"   --->   Operation 2548 'and' 'underflow_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_102)   --->   "%select_ln346_68 = select i1 %overflow_34, i16 32767, i16 32768"   --->   Operation 2549 'select' 'select_ln346_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_102)   --->   "%or_ln346_34 = or i1 %overflow_34, i1 %underflow_34"   --->   Operation 2550 'or' 'or_ln346_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2551 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_102 = select i1 %or_ln346_34, i16 %select_ln346_68, i16 %out_data_V_451"   --->   Operation 2551 'select' 'out_data_V_102' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2552 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_34, i16 %out_data_V_102" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2552 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2553 [1/1] (0.12ns)   --->   "%xor_ln896_70 = xor i1 %p_Result_780, i1 1"   --->   Operation 2553 'xor' 'xor_ln896_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2554 [1/1] (0.12ns)   --->   "%carry_71 = and i1 %p_Result_779, i1 %xor_ln896_70"   --->   Operation 2554 'and' 'carry_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2555 [1/1] (0.12ns)   --->   "%Range1_all_zeros_35 = xor i1 %p_Result_777, i1 1"   --->   Operation 2555 'xor' 'Range1_all_zeros_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%deleted_zeros_35 = select i1 %carry_71, i1 %p_Result_777, i1 %Range1_all_zeros_35"   --->   Operation 2556 'select' 'deleted_zeros_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_70)   --->   "%deleted_ones_35 = select i1 %carry_71, i1 %Range1_all_zeros_35, i1 %p_Result_777"   --->   Operation 2557 'select' 'deleted_ones_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_70)   --->   "%xor_ln891_35 = xor i1 %p_Result_779, i1 1"   --->   Operation 2558 'xor' 'xor_ln891_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_70)   --->   "%or_ln891_35 = or i1 %p_Result_780, i1 %xor_ln891_35"   --->   Operation 2559 'or' 'or_ln891_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%xor_ln895_35 = xor i1 %deleted_zeros_35, i1 1"   --->   Operation 2560 'xor' 'xor_ln895_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%or_ln895_35 = or i1 %p_Result_780, i1 %xor_ln895_35"   --->   Operation 2561 'or' 'or_ln895_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2562 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_35 = and i1 %or_ln895_35, i1 %Range1_all_zeros_35"   --->   Operation 2562 'and' 'overflow_35' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_70)   --->   "%xor_ln896_71 = xor i1 %deleted_ones_35, i1 1"   --->   Operation 2563 'xor' 'xor_ln896_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_70)   --->   "%or_ln896_35 = or i1 %xor_ln896_70, i1 %xor_ln896_71"   --->   Operation 2564 'or' 'or_ln896_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2565 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_70 = and i1 %or_ln891_35, i1 %or_ln896_35"   --->   Operation 2565 'and' 'and_ln896_70' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_105)   --->   "%underflow_35 = and i1 %and_ln896_70, i1 %p_Result_777"   --->   Operation 2566 'and' 'underflow_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_105)   --->   "%select_ln346_70 = select i1 %overflow_35, i16 32767, i16 32768"   --->   Operation 2567 'select' 'select_ln346_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_105)   --->   "%or_ln346_35 = or i1 %overflow_35, i1 %underflow_35"   --->   Operation 2568 'or' 'or_ln346_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2569 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_105 = select i1 %or_ln346_35, i16 %select_ln346_70, i16 %out_data_V_453"   --->   Operation 2569 'select' 'out_data_V_105' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2570 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_35, i16 %out_data_V_105" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2570 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2571 [1/1] (0.12ns)   --->   "%xor_ln896_72 = xor i1 %p_Result_784, i1 1"   --->   Operation 2571 'xor' 'xor_ln896_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2572 [1/1] (0.12ns)   --->   "%carry_73 = and i1 %p_Result_783, i1 %xor_ln896_72"   --->   Operation 2572 'and' 'carry_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2573 [1/1] (0.12ns)   --->   "%Range1_all_zeros_36 = xor i1 %p_Result_781, i1 1"   --->   Operation 2573 'xor' 'Range1_all_zeros_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node overflow_36)   --->   "%deleted_zeros_36 = select i1 %carry_73, i1 %p_Result_781, i1 %Range1_all_zeros_36"   --->   Operation 2574 'select' 'deleted_zeros_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_72)   --->   "%deleted_ones_36 = select i1 %carry_73, i1 %Range1_all_zeros_36, i1 %p_Result_781"   --->   Operation 2575 'select' 'deleted_ones_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_72)   --->   "%xor_ln891_36 = xor i1 %p_Result_783, i1 1"   --->   Operation 2576 'xor' 'xor_ln891_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_72)   --->   "%or_ln891_36 = or i1 %p_Result_784, i1 %xor_ln891_36"   --->   Operation 2577 'or' 'or_ln891_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node overflow_36)   --->   "%xor_ln895_36 = xor i1 %deleted_zeros_36, i1 1"   --->   Operation 2578 'xor' 'xor_ln895_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node overflow_36)   --->   "%or_ln895_36 = or i1 %p_Result_784, i1 %xor_ln895_36"   --->   Operation 2579 'or' 'or_ln895_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2580 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_36 = and i1 %or_ln895_36, i1 %Range1_all_zeros_36"   --->   Operation 2580 'and' 'overflow_36' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_72)   --->   "%xor_ln896_73 = xor i1 %deleted_ones_36, i1 1"   --->   Operation 2581 'xor' 'xor_ln896_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_72)   --->   "%or_ln896_36 = or i1 %xor_ln896_72, i1 %xor_ln896_73"   --->   Operation 2582 'or' 'or_ln896_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2583 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_72 = and i1 %or_ln891_36, i1 %or_ln896_36"   --->   Operation 2583 'and' 'and_ln896_72' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_108)   --->   "%underflow_36 = and i1 %and_ln896_72, i1 %p_Result_781"   --->   Operation 2584 'and' 'underflow_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_108)   --->   "%select_ln346_72 = select i1 %overflow_36, i16 32767, i16 32768"   --->   Operation 2585 'select' 'select_ln346_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_108)   --->   "%or_ln346_36 = or i1 %overflow_36, i1 %underflow_36"   --->   Operation 2586 'or' 'or_ln346_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2587 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_108 = select i1 %or_ln346_36, i16 %select_ln346_72, i16 %out_data_V_455"   --->   Operation 2587 'select' 'out_data_V_108' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2588 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_36, i16 %out_data_V_108" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2588 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2589 [1/1] (0.12ns)   --->   "%xor_ln896_74 = xor i1 %p_Result_788, i1 1"   --->   Operation 2589 'xor' 'xor_ln896_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2590 [1/1] (0.12ns)   --->   "%carry_75 = and i1 %p_Result_787, i1 %xor_ln896_74"   --->   Operation 2590 'and' 'carry_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2591 [1/1] (0.12ns)   --->   "%Range1_all_zeros_37 = xor i1 %p_Result_785, i1 1"   --->   Operation 2591 'xor' 'Range1_all_zeros_37' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%deleted_zeros_37 = select i1 %carry_75, i1 %p_Result_785, i1 %Range1_all_zeros_37"   --->   Operation 2592 'select' 'deleted_zeros_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_74)   --->   "%deleted_ones_37 = select i1 %carry_75, i1 %Range1_all_zeros_37, i1 %p_Result_785"   --->   Operation 2593 'select' 'deleted_ones_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_74)   --->   "%xor_ln891_37 = xor i1 %p_Result_787, i1 1"   --->   Operation 2594 'xor' 'xor_ln891_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_74)   --->   "%or_ln891_37 = or i1 %p_Result_788, i1 %xor_ln891_37"   --->   Operation 2595 'or' 'or_ln891_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%xor_ln895_37 = xor i1 %deleted_zeros_37, i1 1"   --->   Operation 2596 'xor' 'xor_ln895_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%or_ln895_37 = or i1 %p_Result_788, i1 %xor_ln895_37"   --->   Operation 2597 'or' 'or_ln895_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2598 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_37 = and i1 %or_ln895_37, i1 %Range1_all_zeros_37"   --->   Operation 2598 'and' 'overflow_37' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_74)   --->   "%xor_ln896_75 = xor i1 %deleted_ones_37, i1 1"   --->   Operation 2599 'xor' 'xor_ln896_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_74)   --->   "%or_ln896_37 = or i1 %xor_ln896_74, i1 %xor_ln896_75"   --->   Operation 2600 'or' 'or_ln896_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2601 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_74 = and i1 %or_ln891_37, i1 %or_ln896_37"   --->   Operation 2601 'and' 'and_ln896_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_111)   --->   "%underflow_37 = and i1 %and_ln896_74, i1 %p_Result_785"   --->   Operation 2602 'and' 'underflow_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_111)   --->   "%select_ln346_74 = select i1 %overflow_37, i16 32767, i16 32768"   --->   Operation 2603 'select' 'select_ln346_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_111)   --->   "%or_ln346_37 = or i1 %overflow_37, i1 %underflow_37"   --->   Operation 2604 'or' 'or_ln346_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2605 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_111 = select i1 %or_ln346_37, i16 %select_ln346_74, i16 %out_data_V_457"   --->   Operation 2605 'select' 'out_data_V_111' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2606 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_37, i16 %out_data_V_111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2606 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2607 [1/1] (0.12ns)   --->   "%xor_ln896_76 = xor i1 %p_Result_792, i1 1"   --->   Operation 2607 'xor' 'xor_ln896_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2608 [1/1] (0.12ns)   --->   "%carry_77 = and i1 %p_Result_791, i1 %xor_ln896_76"   --->   Operation 2608 'and' 'carry_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2609 [1/1] (0.12ns)   --->   "%Range1_all_zeros_38 = xor i1 %p_Result_789, i1 1"   --->   Operation 2609 'xor' 'Range1_all_zeros_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node overflow_38)   --->   "%deleted_zeros_38 = select i1 %carry_77, i1 %p_Result_789, i1 %Range1_all_zeros_38"   --->   Operation 2610 'select' 'deleted_zeros_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_76)   --->   "%deleted_ones_38 = select i1 %carry_77, i1 %Range1_all_zeros_38, i1 %p_Result_789"   --->   Operation 2611 'select' 'deleted_ones_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_76)   --->   "%xor_ln891_38 = xor i1 %p_Result_791, i1 1"   --->   Operation 2612 'xor' 'xor_ln891_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_76)   --->   "%or_ln891_38 = or i1 %p_Result_792, i1 %xor_ln891_38"   --->   Operation 2613 'or' 'or_ln891_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node overflow_38)   --->   "%xor_ln895_38 = xor i1 %deleted_zeros_38, i1 1"   --->   Operation 2614 'xor' 'xor_ln895_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node overflow_38)   --->   "%or_ln895_38 = or i1 %p_Result_792, i1 %xor_ln895_38"   --->   Operation 2615 'or' 'or_ln895_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2616 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_38 = and i1 %or_ln895_38, i1 %Range1_all_zeros_38"   --->   Operation 2616 'and' 'overflow_38' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_76)   --->   "%xor_ln896_77 = xor i1 %deleted_ones_38, i1 1"   --->   Operation 2617 'xor' 'xor_ln896_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_76)   --->   "%or_ln896_38 = or i1 %xor_ln896_76, i1 %xor_ln896_77"   --->   Operation 2618 'or' 'or_ln896_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2619 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_76 = and i1 %or_ln891_38, i1 %or_ln896_38"   --->   Operation 2619 'and' 'and_ln896_76' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_114)   --->   "%underflow_38 = and i1 %and_ln896_76, i1 %p_Result_789"   --->   Operation 2620 'and' 'underflow_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_114)   --->   "%select_ln346_76 = select i1 %overflow_38, i16 32767, i16 32768"   --->   Operation 2621 'select' 'select_ln346_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_114)   --->   "%or_ln346_38 = or i1 %overflow_38, i1 %underflow_38"   --->   Operation 2622 'or' 'or_ln346_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2623 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_114 = select i1 %or_ln346_38, i16 %select_ln346_76, i16 %out_data_V_459"   --->   Operation 2623 'select' 'out_data_V_114' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2624 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_38, i16 %out_data_V_114" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2624 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2625 [1/1] (0.12ns)   --->   "%xor_ln896_78 = xor i1 %p_Result_796, i1 1"   --->   Operation 2625 'xor' 'xor_ln896_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2626 [1/1] (0.12ns)   --->   "%carry_79 = and i1 %p_Result_795, i1 %xor_ln896_78"   --->   Operation 2626 'and' 'carry_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2627 [1/1] (0.12ns)   --->   "%Range1_all_zeros_39 = xor i1 %p_Result_793, i1 1"   --->   Operation 2627 'xor' 'Range1_all_zeros_39' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%deleted_zeros_39 = select i1 %carry_79, i1 %p_Result_793, i1 %Range1_all_zeros_39"   --->   Operation 2628 'select' 'deleted_zeros_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_78)   --->   "%deleted_ones_39 = select i1 %carry_79, i1 %Range1_all_zeros_39, i1 %p_Result_793"   --->   Operation 2629 'select' 'deleted_ones_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_78)   --->   "%xor_ln891_39 = xor i1 %p_Result_795, i1 1"   --->   Operation 2630 'xor' 'xor_ln891_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_78)   --->   "%or_ln891_39 = or i1 %p_Result_796, i1 %xor_ln891_39"   --->   Operation 2631 'or' 'or_ln891_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%xor_ln895_39 = xor i1 %deleted_zeros_39, i1 1"   --->   Operation 2632 'xor' 'xor_ln895_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%or_ln895_39 = or i1 %p_Result_796, i1 %xor_ln895_39"   --->   Operation 2633 'or' 'or_ln895_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2634 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_39 = and i1 %or_ln895_39, i1 %Range1_all_zeros_39"   --->   Operation 2634 'and' 'overflow_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_78)   --->   "%xor_ln896_79 = xor i1 %deleted_ones_39, i1 1"   --->   Operation 2635 'xor' 'xor_ln896_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_78)   --->   "%or_ln896_39 = or i1 %xor_ln896_78, i1 %xor_ln896_79"   --->   Operation 2636 'or' 'or_ln896_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2637 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_78 = and i1 %or_ln891_39, i1 %or_ln896_39"   --->   Operation 2637 'and' 'and_ln896_78' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_117)   --->   "%underflow_39 = and i1 %and_ln896_78, i1 %p_Result_793"   --->   Operation 2638 'and' 'underflow_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_117)   --->   "%select_ln346_78 = select i1 %overflow_39, i16 32767, i16 32768"   --->   Operation 2639 'select' 'select_ln346_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_117)   --->   "%or_ln346_39 = or i1 %overflow_39, i1 %underflow_39"   --->   Operation 2640 'or' 'or_ln346_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2641 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_117 = select i1 %or_ln346_39, i16 %select_ln346_78, i16 %out_data_V_461"   --->   Operation 2641 'select' 'out_data_V_117' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2642 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_39, i16 %out_data_V_117" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2642 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2643 [1/1] (0.12ns)   --->   "%xor_ln896_80 = xor i1 %p_Result_800, i1 1"   --->   Operation 2643 'xor' 'xor_ln896_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2644 [1/1] (0.12ns)   --->   "%carry_81 = and i1 %p_Result_799, i1 %xor_ln896_80"   --->   Operation 2644 'and' 'carry_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2645 [1/1] (0.12ns)   --->   "%Range1_all_zeros_40 = xor i1 %p_Result_797, i1 1"   --->   Operation 2645 'xor' 'Range1_all_zeros_40' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%deleted_zeros_40 = select i1 %carry_81, i1 %p_Result_797, i1 %Range1_all_zeros_40"   --->   Operation 2646 'select' 'deleted_zeros_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_80)   --->   "%deleted_ones_40 = select i1 %carry_81, i1 %Range1_all_zeros_40, i1 %p_Result_797"   --->   Operation 2647 'select' 'deleted_ones_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_80)   --->   "%xor_ln891_40 = xor i1 %p_Result_799, i1 1"   --->   Operation 2648 'xor' 'xor_ln891_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_80)   --->   "%or_ln891_40 = or i1 %p_Result_800, i1 %xor_ln891_40"   --->   Operation 2649 'or' 'or_ln891_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%xor_ln895_40 = xor i1 %deleted_zeros_40, i1 1"   --->   Operation 2650 'xor' 'xor_ln895_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%or_ln895_40 = or i1 %p_Result_800, i1 %xor_ln895_40"   --->   Operation 2651 'or' 'or_ln895_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2652 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_40 = and i1 %or_ln895_40, i1 %Range1_all_zeros_40"   --->   Operation 2652 'and' 'overflow_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_80)   --->   "%xor_ln896_81 = xor i1 %deleted_ones_40, i1 1"   --->   Operation 2653 'xor' 'xor_ln896_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_80)   --->   "%or_ln896_40 = or i1 %xor_ln896_80, i1 %xor_ln896_81"   --->   Operation 2654 'or' 'or_ln896_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2655 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_80 = and i1 %or_ln891_40, i1 %or_ln896_40"   --->   Operation 2655 'and' 'and_ln896_80' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_120)   --->   "%underflow_40 = and i1 %and_ln896_80, i1 %p_Result_797"   --->   Operation 2656 'and' 'underflow_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_120)   --->   "%select_ln346_80 = select i1 %overflow_40, i16 32767, i16 32768"   --->   Operation 2657 'select' 'select_ln346_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_120)   --->   "%or_ln346_40 = or i1 %overflow_40, i1 %underflow_40"   --->   Operation 2658 'or' 'or_ln346_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2659 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_120 = select i1 %or_ln346_40, i16 %select_ln346_80, i16 %out_data_V_463"   --->   Operation 2659 'select' 'out_data_V_120' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2660 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_40, i16 %out_data_V_120" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2660 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2661 [1/1] (0.12ns)   --->   "%xor_ln896_82 = xor i1 %p_Result_804, i1 1"   --->   Operation 2661 'xor' 'xor_ln896_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2662 [1/1] (0.12ns)   --->   "%carry_83 = and i1 %p_Result_803, i1 %xor_ln896_82"   --->   Operation 2662 'and' 'carry_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2663 [1/1] (0.12ns)   --->   "%Range1_all_zeros_41 = xor i1 %p_Result_801, i1 1"   --->   Operation 2663 'xor' 'Range1_all_zeros_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%deleted_zeros_41 = select i1 %carry_83, i1 %p_Result_801, i1 %Range1_all_zeros_41"   --->   Operation 2664 'select' 'deleted_zeros_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_82)   --->   "%deleted_ones_41 = select i1 %carry_83, i1 %Range1_all_zeros_41, i1 %p_Result_801"   --->   Operation 2665 'select' 'deleted_ones_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_82)   --->   "%xor_ln891_41 = xor i1 %p_Result_803, i1 1"   --->   Operation 2666 'xor' 'xor_ln891_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_82)   --->   "%or_ln891_41 = or i1 %p_Result_804, i1 %xor_ln891_41"   --->   Operation 2667 'or' 'or_ln891_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%xor_ln895_41 = xor i1 %deleted_zeros_41, i1 1"   --->   Operation 2668 'xor' 'xor_ln895_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%or_ln895_41 = or i1 %p_Result_804, i1 %xor_ln895_41"   --->   Operation 2669 'or' 'or_ln895_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2670 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_41 = and i1 %or_ln895_41, i1 %Range1_all_zeros_41"   --->   Operation 2670 'and' 'overflow_41' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_82)   --->   "%xor_ln896_83 = xor i1 %deleted_ones_41, i1 1"   --->   Operation 2671 'xor' 'xor_ln896_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_82)   --->   "%or_ln896_41 = or i1 %xor_ln896_82, i1 %xor_ln896_83"   --->   Operation 2672 'or' 'or_ln896_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2673 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_82 = and i1 %or_ln891_41, i1 %or_ln896_41"   --->   Operation 2673 'and' 'and_ln896_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_123)   --->   "%underflow_41 = and i1 %and_ln896_82, i1 %p_Result_801"   --->   Operation 2674 'and' 'underflow_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_123)   --->   "%select_ln346_82 = select i1 %overflow_41, i16 32767, i16 32768"   --->   Operation 2675 'select' 'select_ln346_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_123)   --->   "%or_ln346_41 = or i1 %overflow_41, i1 %underflow_41"   --->   Operation 2676 'or' 'or_ln346_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2677 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_123 = select i1 %or_ln346_41, i16 %select_ln346_82, i16 %out_data_V_465"   --->   Operation 2677 'select' 'out_data_V_123' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2678 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_41, i16 %out_data_V_123" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2678 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2679 [1/1] (0.12ns)   --->   "%xor_ln896_84 = xor i1 %p_Result_808, i1 1"   --->   Operation 2679 'xor' 'xor_ln896_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2680 [1/1] (0.12ns)   --->   "%carry_85 = and i1 %p_Result_807, i1 %xor_ln896_84"   --->   Operation 2680 'and' 'carry_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2681 [1/1] (0.12ns)   --->   "%Range1_all_zeros_42 = xor i1 %p_Result_805, i1 1"   --->   Operation 2681 'xor' 'Range1_all_zeros_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node overflow_42)   --->   "%deleted_zeros_42 = select i1 %carry_85, i1 %p_Result_805, i1 %Range1_all_zeros_42"   --->   Operation 2682 'select' 'deleted_zeros_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_84)   --->   "%deleted_ones_42 = select i1 %carry_85, i1 %Range1_all_zeros_42, i1 %p_Result_805"   --->   Operation 2683 'select' 'deleted_ones_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_84)   --->   "%xor_ln891_42 = xor i1 %p_Result_807, i1 1"   --->   Operation 2684 'xor' 'xor_ln891_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_84)   --->   "%or_ln891_42 = or i1 %p_Result_808, i1 %xor_ln891_42"   --->   Operation 2685 'or' 'or_ln891_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node overflow_42)   --->   "%xor_ln895_42 = xor i1 %deleted_zeros_42, i1 1"   --->   Operation 2686 'xor' 'xor_ln895_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node overflow_42)   --->   "%or_ln895_42 = or i1 %p_Result_808, i1 %xor_ln895_42"   --->   Operation 2687 'or' 'or_ln895_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2688 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_42 = and i1 %or_ln895_42, i1 %Range1_all_zeros_42"   --->   Operation 2688 'and' 'overflow_42' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_84)   --->   "%xor_ln896_85 = xor i1 %deleted_ones_42, i1 1"   --->   Operation 2689 'xor' 'xor_ln896_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_84)   --->   "%or_ln896_42 = or i1 %xor_ln896_84, i1 %xor_ln896_85"   --->   Operation 2690 'or' 'or_ln896_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2691 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_84 = and i1 %or_ln891_42, i1 %or_ln896_42"   --->   Operation 2691 'and' 'and_ln896_84' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_126)   --->   "%underflow_42 = and i1 %and_ln896_84, i1 %p_Result_805"   --->   Operation 2692 'and' 'underflow_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_126)   --->   "%select_ln346_84 = select i1 %overflow_42, i16 32767, i16 32768"   --->   Operation 2693 'select' 'select_ln346_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_126)   --->   "%or_ln346_42 = or i1 %overflow_42, i1 %underflow_42"   --->   Operation 2694 'or' 'or_ln346_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2695 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_126 = select i1 %or_ln346_42, i16 %select_ln346_84, i16 %out_data_V_467"   --->   Operation 2695 'select' 'out_data_V_126' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2696 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_42, i16 %out_data_V_126" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2696 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2697 [1/1] (0.12ns)   --->   "%xor_ln896_86 = xor i1 %p_Result_812, i1 1"   --->   Operation 2697 'xor' 'xor_ln896_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2698 [1/1] (0.12ns)   --->   "%carry_87 = and i1 %p_Result_811, i1 %xor_ln896_86"   --->   Operation 2698 'and' 'carry_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2699 [1/1] (0.12ns)   --->   "%Range1_all_zeros_43 = xor i1 %p_Result_809, i1 1"   --->   Operation 2699 'xor' 'Range1_all_zeros_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%deleted_zeros_43 = select i1 %carry_87, i1 %p_Result_809, i1 %Range1_all_zeros_43"   --->   Operation 2700 'select' 'deleted_zeros_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_86)   --->   "%deleted_ones_43 = select i1 %carry_87, i1 %Range1_all_zeros_43, i1 %p_Result_809"   --->   Operation 2701 'select' 'deleted_ones_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_86)   --->   "%xor_ln891_43 = xor i1 %p_Result_811, i1 1"   --->   Operation 2702 'xor' 'xor_ln891_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_86)   --->   "%or_ln891_43 = or i1 %p_Result_812, i1 %xor_ln891_43"   --->   Operation 2703 'or' 'or_ln891_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%xor_ln895_43 = xor i1 %deleted_zeros_43, i1 1"   --->   Operation 2704 'xor' 'xor_ln895_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%or_ln895_43 = or i1 %p_Result_812, i1 %xor_ln895_43"   --->   Operation 2705 'or' 'or_ln895_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2706 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_43 = and i1 %or_ln895_43, i1 %Range1_all_zeros_43"   --->   Operation 2706 'and' 'overflow_43' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_86)   --->   "%xor_ln896_87 = xor i1 %deleted_ones_43, i1 1"   --->   Operation 2707 'xor' 'xor_ln896_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_86)   --->   "%or_ln896_43 = or i1 %xor_ln896_86, i1 %xor_ln896_87"   --->   Operation 2708 'or' 'or_ln896_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2709 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_86 = and i1 %or_ln891_43, i1 %or_ln896_43"   --->   Operation 2709 'and' 'and_ln896_86' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_129)   --->   "%underflow_43 = and i1 %and_ln896_86, i1 %p_Result_809"   --->   Operation 2710 'and' 'underflow_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_129)   --->   "%select_ln346_86 = select i1 %overflow_43, i16 32767, i16 32768"   --->   Operation 2711 'select' 'select_ln346_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_129)   --->   "%or_ln346_43 = or i1 %overflow_43, i1 %underflow_43"   --->   Operation 2712 'or' 'or_ln346_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2713 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_129 = select i1 %or_ln346_43, i16 %select_ln346_86, i16 %out_data_V_469"   --->   Operation 2713 'select' 'out_data_V_129' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2714 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_43, i16 %out_data_V_129" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2714 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2715 [1/1] (0.12ns)   --->   "%xor_ln896_88 = xor i1 %p_Result_816, i1 1"   --->   Operation 2715 'xor' 'xor_ln896_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2716 [1/1] (0.12ns)   --->   "%carry_89 = and i1 %p_Result_815, i1 %xor_ln896_88"   --->   Operation 2716 'and' 'carry_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2717 [1/1] (0.12ns)   --->   "%Range1_all_zeros_44 = xor i1 %p_Result_813, i1 1"   --->   Operation 2717 'xor' 'Range1_all_zeros_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node overflow_44)   --->   "%deleted_zeros_44 = select i1 %carry_89, i1 %p_Result_813, i1 %Range1_all_zeros_44"   --->   Operation 2718 'select' 'deleted_zeros_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_88)   --->   "%deleted_ones_44 = select i1 %carry_89, i1 %Range1_all_zeros_44, i1 %p_Result_813"   --->   Operation 2719 'select' 'deleted_ones_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_88)   --->   "%xor_ln891_44 = xor i1 %p_Result_815, i1 1"   --->   Operation 2720 'xor' 'xor_ln891_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_88)   --->   "%or_ln891_44 = or i1 %p_Result_816, i1 %xor_ln891_44"   --->   Operation 2721 'or' 'or_ln891_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node overflow_44)   --->   "%xor_ln895_44 = xor i1 %deleted_zeros_44, i1 1"   --->   Operation 2722 'xor' 'xor_ln895_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node overflow_44)   --->   "%or_ln895_44 = or i1 %p_Result_816, i1 %xor_ln895_44"   --->   Operation 2723 'or' 'or_ln895_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2724 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_44 = and i1 %or_ln895_44, i1 %Range1_all_zeros_44"   --->   Operation 2724 'and' 'overflow_44' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_88)   --->   "%xor_ln896_89 = xor i1 %deleted_ones_44, i1 1"   --->   Operation 2725 'xor' 'xor_ln896_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_88)   --->   "%or_ln896_44 = or i1 %xor_ln896_88, i1 %xor_ln896_89"   --->   Operation 2726 'or' 'or_ln896_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2727 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_88 = and i1 %or_ln891_44, i1 %or_ln896_44"   --->   Operation 2727 'and' 'and_ln896_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_132)   --->   "%underflow_44 = and i1 %and_ln896_88, i1 %p_Result_813"   --->   Operation 2728 'and' 'underflow_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_132)   --->   "%select_ln346_88 = select i1 %overflow_44, i16 32767, i16 32768"   --->   Operation 2729 'select' 'select_ln346_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_132)   --->   "%or_ln346_44 = or i1 %overflow_44, i1 %underflow_44"   --->   Operation 2730 'or' 'or_ln346_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2731 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_132 = select i1 %or_ln346_44, i16 %select_ln346_88, i16 %out_data_V_471"   --->   Operation 2731 'select' 'out_data_V_132' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2732 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_44, i16 %out_data_V_132" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2732 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2733 [1/1] (0.12ns)   --->   "%xor_ln896_90 = xor i1 %p_Result_820, i1 1"   --->   Operation 2733 'xor' 'xor_ln896_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2734 [1/1] (0.12ns)   --->   "%carry_91 = and i1 %p_Result_819, i1 %xor_ln896_90"   --->   Operation 2734 'and' 'carry_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2735 [1/1] (0.12ns)   --->   "%Range1_all_zeros_45 = xor i1 %p_Result_817, i1 1"   --->   Operation 2735 'xor' 'Range1_all_zeros_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%deleted_zeros_45 = select i1 %carry_91, i1 %p_Result_817, i1 %Range1_all_zeros_45"   --->   Operation 2736 'select' 'deleted_zeros_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_90)   --->   "%deleted_ones_45 = select i1 %carry_91, i1 %Range1_all_zeros_45, i1 %p_Result_817"   --->   Operation 2737 'select' 'deleted_ones_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_90)   --->   "%xor_ln891_45 = xor i1 %p_Result_819, i1 1"   --->   Operation 2738 'xor' 'xor_ln891_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_90)   --->   "%or_ln891_45 = or i1 %p_Result_820, i1 %xor_ln891_45"   --->   Operation 2739 'or' 'or_ln891_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%xor_ln895_45 = xor i1 %deleted_zeros_45, i1 1"   --->   Operation 2740 'xor' 'xor_ln895_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node overflow_45)   --->   "%or_ln895_45 = or i1 %p_Result_820, i1 %xor_ln895_45"   --->   Operation 2741 'or' 'or_ln895_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2742 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_45 = and i1 %or_ln895_45, i1 %Range1_all_zeros_45"   --->   Operation 2742 'and' 'overflow_45' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_90)   --->   "%xor_ln896_91 = xor i1 %deleted_ones_45, i1 1"   --->   Operation 2743 'xor' 'xor_ln896_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_90)   --->   "%or_ln896_45 = or i1 %xor_ln896_90, i1 %xor_ln896_91"   --->   Operation 2744 'or' 'or_ln896_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2745 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_90 = and i1 %or_ln891_45, i1 %or_ln896_45"   --->   Operation 2745 'and' 'and_ln896_90' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_135)   --->   "%underflow_45 = and i1 %and_ln896_90, i1 %p_Result_817"   --->   Operation 2746 'and' 'underflow_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_135)   --->   "%select_ln346_90 = select i1 %overflow_45, i16 32767, i16 32768"   --->   Operation 2747 'select' 'select_ln346_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_135)   --->   "%or_ln346_45 = or i1 %overflow_45, i1 %underflow_45"   --->   Operation 2748 'or' 'or_ln346_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2749 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_135 = select i1 %or_ln346_45, i16 %select_ln346_90, i16 %out_data_V_473"   --->   Operation 2749 'select' 'out_data_V_135' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2750 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_45, i16 %out_data_V_135" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2750 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2751 [1/1] (0.12ns)   --->   "%xor_ln896_92 = xor i1 %p_Result_824, i1 1"   --->   Operation 2751 'xor' 'xor_ln896_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2752 [1/1] (0.12ns)   --->   "%carry_93 = and i1 %p_Result_823, i1 %xor_ln896_92"   --->   Operation 2752 'and' 'carry_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2753 [1/1] (0.12ns)   --->   "%Range1_all_zeros_46 = xor i1 %p_Result_821, i1 1"   --->   Operation 2753 'xor' 'Range1_all_zeros_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node overflow_46)   --->   "%deleted_zeros_46 = select i1 %carry_93, i1 %p_Result_821, i1 %Range1_all_zeros_46"   --->   Operation 2754 'select' 'deleted_zeros_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_92)   --->   "%deleted_ones_46 = select i1 %carry_93, i1 %Range1_all_zeros_46, i1 %p_Result_821"   --->   Operation 2755 'select' 'deleted_ones_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_92)   --->   "%xor_ln891_46 = xor i1 %p_Result_823, i1 1"   --->   Operation 2756 'xor' 'xor_ln891_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_92)   --->   "%or_ln891_46 = or i1 %p_Result_824, i1 %xor_ln891_46"   --->   Operation 2757 'or' 'or_ln891_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node overflow_46)   --->   "%xor_ln895_46 = xor i1 %deleted_zeros_46, i1 1"   --->   Operation 2758 'xor' 'xor_ln895_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node overflow_46)   --->   "%or_ln895_46 = or i1 %p_Result_824, i1 %xor_ln895_46"   --->   Operation 2759 'or' 'or_ln895_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2760 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_46 = and i1 %or_ln895_46, i1 %Range1_all_zeros_46"   --->   Operation 2760 'and' 'overflow_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_92)   --->   "%xor_ln896_93 = xor i1 %deleted_ones_46, i1 1"   --->   Operation 2761 'xor' 'xor_ln896_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_92)   --->   "%or_ln896_46 = or i1 %xor_ln896_92, i1 %xor_ln896_93"   --->   Operation 2762 'or' 'or_ln896_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2763 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_92 = and i1 %or_ln891_46, i1 %or_ln896_46"   --->   Operation 2763 'and' 'and_ln896_92' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_138)   --->   "%underflow_46 = and i1 %and_ln896_92, i1 %p_Result_821"   --->   Operation 2764 'and' 'underflow_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_138)   --->   "%select_ln346_92 = select i1 %overflow_46, i16 32767, i16 32768"   --->   Operation 2765 'select' 'select_ln346_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_138)   --->   "%or_ln346_46 = or i1 %overflow_46, i1 %underflow_46"   --->   Operation 2766 'or' 'or_ln346_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2767 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_138 = select i1 %or_ln346_46, i16 %select_ln346_92, i16 %out_data_V_475"   --->   Operation 2767 'select' 'out_data_V_138' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2768 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_46, i16 %out_data_V_138" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2768 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2769 [1/1] (0.12ns)   --->   "%xor_ln896_94 = xor i1 %p_Result_828, i1 1"   --->   Operation 2769 'xor' 'xor_ln896_94' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2770 [1/1] (0.12ns)   --->   "%carry_95 = and i1 %p_Result_827, i1 %xor_ln896_94"   --->   Operation 2770 'and' 'carry_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2771 [1/1] (0.12ns)   --->   "%Range1_all_zeros_47 = xor i1 %p_Result_825, i1 1"   --->   Operation 2771 'xor' 'Range1_all_zeros_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node overflow_47)   --->   "%deleted_zeros_47 = select i1 %carry_95, i1 %p_Result_825, i1 %Range1_all_zeros_47"   --->   Operation 2772 'select' 'deleted_zeros_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_94)   --->   "%deleted_ones_47 = select i1 %carry_95, i1 %Range1_all_zeros_47, i1 %p_Result_825"   --->   Operation 2773 'select' 'deleted_ones_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_94)   --->   "%xor_ln891_47 = xor i1 %p_Result_827, i1 1"   --->   Operation 2774 'xor' 'xor_ln891_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_94)   --->   "%or_ln891_47 = or i1 %p_Result_828, i1 %xor_ln891_47"   --->   Operation 2775 'or' 'or_ln891_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node overflow_47)   --->   "%xor_ln895_47 = xor i1 %deleted_zeros_47, i1 1"   --->   Operation 2776 'xor' 'xor_ln895_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node overflow_47)   --->   "%or_ln895_47 = or i1 %p_Result_828, i1 %xor_ln895_47"   --->   Operation 2777 'or' 'or_ln895_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2778 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_47 = and i1 %or_ln895_47, i1 %Range1_all_zeros_47"   --->   Operation 2778 'and' 'overflow_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_94)   --->   "%xor_ln896_95 = xor i1 %deleted_ones_47, i1 1"   --->   Operation 2779 'xor' 'xor_ln896_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_94)   --->   "%or_ln896_47 = or i1 %xor_ln896_94, i1 %xor_ln896_95"   --->   Operation 2780 'or' 'or_ln896_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2781 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_94 = and i1 %or_ln891_47, i1 %or_ln896_47"   --->   Operation 2781 'and' 'and_ln896_94' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_141)   --->   "%underflow_47 = and i1 %and_ln896_94, i1 %p_Result_825"   --->   Operation 2782 'and' 'underflow_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_141)   --->   "%select_ln346_94 = select i1 %overflow_47, i16 32767, i16 32768"   --->   Operation 2783 'select' 'select_ln346_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_141)   --->   "%or_ln346_47 = or i1 %overflow_47, i1 %underflow_47"   --->   Operation 2784 'or' 'or_ln346_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2785 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_141 = select i1 %or_ln346_47, i16 %select_ln346_94, i16 %out_data_V_477"   --->   Operation 2785 'select' 'out_data_V_141' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2786 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_47, i16 %out_data_V_141" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2786 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2787 [1/1] (0.12ns)   --->   "%xor_ln896_96 = xor i1 %p_Result_832, i1 1"   --->   Operation 2787 'xor' 'xor_ln896_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2788 [1/1] (0.12ns)   --->   "%carry_97 = and i1 %p_Result_831, i1 %xor_ln896_96"   --->   Operation 2788 'and' 'carry_97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2789 [1/1] (0.12ns)   --->   "%Range1_all_zeros_48 = xor i1 %p_Result_829, i1 1"   --->   Operation 2789 'xor' 'Range1_all_zeros_48' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node overflow_48)   --->   "%deleted_zeros_48 = select i1 %carry_97, i1 %p_Result_829, i1 %Range1_all_zeros_48"   --->   Operation 2790 'select' 'deleted_zeros_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_96)   --->   "%deleted_ones_48 = select i1 %carry_97, i1 %Range1_all_zeros_48, i1 %p_Result_829"   --->   Operation 2791 'select' 'deleted_ones_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_96)   --->   "%xor_ln891_48 = xor i1 %p_Result_831, i1 1"   --->   Operation 2792 'xor' 'xor_ln891_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_96)   --->   "%or_ln891_48 = or i1 %p_Result_832, i1 %xor_ln891_48"   --->   Operation 2793 'or' 'or_ln891_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node overflow_48)   --->   "%xor_ln895_48 = xor i1 %deleted_zeros_48, i1 1"   --->   Operation 2794 'xor' 'xor_ln895_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node overflow_48)   --->   "%or_ln895_48 = or i1 %p_Result_832, i1 %xor_ln895_48"   --->   Operation 2795 'or' 'or_ln895_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2796 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_48 = and i1 %or_ln895_48, i1 %Range1_all_zeros_48"   --->   Operation 2796 'and' 'overflow_48' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_96)   --->   "%xor_ln896_97 = xor i1 %deleted_ones_48, i1 1"   --->   Operation 2797 'xor' 'xor_ln896_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_96)   --->   "%or_ln896_48 = or i1 %xor_ln896_96, i1 %xor_ln896_97"   --->   Operation 2798 'or' 'or_ln896_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2799 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_96 = and i1 %or_ln891_48, i1 %or_ln896_48"   --->   Operation 2799 'and' 'and_ln896_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_144)   --->   "%underflow_48 = and i1 %and_ln896_96, i1 %p_Result_829"   --->   Operation 2800 'and' 'underflow_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_144)   --->   "%select_ln346_96 = select i1 %overflow_48, i16 32767, i16 32768"   --->   Operation 2801 'select' 'select_ln346_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_144)   --->   "%or_ln346_48 = or i1 %overflow_48, i1 %underflow_48"   --->   Operation 2802 'or' 'or_ln346_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2803 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_144 = select i1 %or_ln346_48, i16 %select_ln346_96, i16 %out_data_V_479"   --->   Operation 2803 'select' 'out_data_V_144' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2804 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_48, i16 %out_data_V_144" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2804 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2805 [1/1] (0.12ns)   --->   "%xor_ln896_98 = xor i1 %p_Result_836, i1 1"   --->   Operation 2805 'xor' 'xor_ln896_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2806 [1/1] (0.12ns)   --->   "%carry_99 = and i1 %p_Result_835, i1 %xor_ln896_98"   --->   Operation 2806 'and' 'carry_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2807 [1/1] (0.12ns)   --->   "%Range1_all_zeros_49 = xor i1 %p_Result_833, i1 1"   --->   Operation 2807 'xor' 'Range1_all_zeros_49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%deleted_zeros_49 = select i1 %carry_99, i1 %p_Result_833, i1 %Range1_all_zeros_49"   --->   Operation 2808 'select' 'deleted_zeros_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_98)   --->   "%deleted_ones_49 = select i1 %carry_99, i1 %Range1_all_zeros_49, i1 %p_Result_833"   --->   Operation 2809 'select' 'deleted_ones_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_98)   --->   "%xor_ln891_49 = xor i1 %p_Result_835, i1 1"   --->   Operation 2810 'xor' 'xor_ln891_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_98)   --->   "%or_ln891_49 = or i1 %p_Result_836, i1 %xor_ln891_49"   --->   Operation 2811 'or' 'or_ln891_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%xor_ln895_49 = xor i1 %deleted_zeros_49, i1 1"   --->   Operation 2812 'xor' 'xor_ln895_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node overflow_49)   --->   "%or_ln895_49 = or i1 %p_Result_836, i1 %xor_ln895_49"   --->   Operation 2813 'or' 'or_ln895_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2814 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_49 = and i1 %or_ln895_49, i1 %Range1_all_zeros_49"   --->   Operation 2814 'and' 'overflow_49' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_98)   --->   "%xor_ln896_99 = xor i1 %deleted_ones_49, i1 1"   --->   Operation 2815 'xor' 'xor_ln896_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_98)   --->   "%or_ln896_49 = or i1 %xor_ln896_98, i1 %xor_ln896_99"   --->   Operation 2816 'or' 'or_ln896_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2817 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_98 = and i1 %or_ln891_49, i1 %or_ln896_49"   --->   Operation 2817 'and' 'and_ln896_98' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_147)   --->   "%underflow_49 = and i1 %and_ln896_98, i1 %p_Result_833"   --->   Operation 2818 'and' 'underflow_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_147)   --->   "%select_ln346_98 = select i1 %overflow_49, i16 32767, i16 32768"   --->   Operation 2819 'select' 'select_ln346_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_147)   --->   "%or_ln346_49 = or i1 %overflow_49, i1 %underflow_49"   --->   Operation 2820 'or' 'or_ln346_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2821 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_147 = select i1 %or_ln346_49, i16 %select_ln346_98, i16 %out_data_V_481"   --->   Operation 2821 'select' 'out_data_V_147' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2822 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_49, i16 %out_data_V_147" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2822 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2823 [1/1] (0.12ns)   --->   "%xor_ln896_100 = xor i1 %p_Result_840, i1 1"   --->   Operation 2823 'xor' 'xor_ln896_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2824 [1/1] (0.12ns)   --->   "%carry_101 = and i1 %p_Result_839, i1 %xor_ln896_100"   --->   Operation 2824 'and' 'carry_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2825 [1/1] (0.12ns)   --->   "%Range1_all_zeros_50 = xor i1 %p_Result_837, i1 1"   --->   Operation 2825 'xor' 'Range1_all_zeros_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node overflow_50)   --->   "%deleted_zeros_50 = select i1 %carry_101, i1 %p_Result_837, i1 %Range1_all_zeros_50"   --->   Operation 2826 'select' 'deleted_zeros_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_100)   --->   "%deleted_ones_50 = select i1 %carry_101, i1 %Range1_all_zeros_50, i1 %p_Result_837"   --->   Operation 2827 'select' 'deleted_ones_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_100)   --->   "%xor_ln891_50 = xor i1 %p_Result_839, i1 1"   --->   Operation 2828 'xor' 'xor_ln891_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_100)   --->   "%or_ln891_50 = or i1 %p_Result_840, i1 %xor_ln891_50"   --->   Operation 2829 'or' 'or_ln891_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node overflow_50)   --->   "%xor_ln895_50 = xor i1 %deleted_zeros_50, i1 1"   --->   Operation 2830 'xor' 'xor_ln895_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node overflow_50)   --->   "%or_ln895_50 = or i1 %p_Result_840, i1 %xor_ln895_50"   --->   Operation 2831 'or' 'or_ln895_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2832 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_50 = and i1 %or_ln895_50, i1 %Range1_all_zeros_50"   --->   Operation 2832 'and' 'overflow_50' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_100)   --->   "%xor_ln896_101 = xor i1 %deleted_ones_50, i1 1"   --->   Operation 2833 'xor' 'xor_ln896_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_100)   --->   "%or_ln896_50 = or i1 %xor_ln896_100, i1 %xor_ln896_101"   --->   Operation 2834 'or' 'or_ln896_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2835 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_100 = and i1 %or_ln891_50, i1 %or_ln896_50"   --->   Operation 2835 'and' 'and_ln896_100' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_150)   --->   "%underflow_50 = and i1 %and_ln896_100, i1 %p_Result_837"   --->   Operation 2836 'and' 'underflow_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_150)   --->   "%select_ln346_100 = select i1 %overflow_50, i16 32767, i16 32768"   --->   Operation 2837 'select' 'select_ln346_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_150)   --->   "%or_ln346_50 = or i1 %overflow_50, i1 %underflow_50"   --->   Operation 2838 'or' 'or_ln346_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2839 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_150 = select i1 %or_ln346_50, i16 %select_ln346_100, i16 %out_data_V_483"   --->   Operation 2839 'select' 'out_data_V_150' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2840 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_50, i16 %out_data_V_150" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2840 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2841 [1/1] (0.12ns)   --->   "%xor_ln896_102 = xor i1 %p_Result_844, i1 1"   --->   Operation 2841 'xor' 'xor_ln896_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2842 [1/1] (0.12ns)   --->   "%carry_103 = and i1 %p_Result_843, i1 %xor_ln896_102"   --->   Operation 2842 'and' 'carry_103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2843 [1/1] (0.12ns)   --->   "%Range1_all_zeros_51 = xor i1 %p_Result_841, i1 1"   --->   Operation 2843 'xor' 'Range1_all_zeros_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%deleted_zeros_51 = select i1 %carry_103, i1 %p_Result_841, i1 %Range1_all_zeros_51"   --->   Operation 2844 'select' 'deleted_zeros_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_102)   --->   "%deleted_ones_51 = select i1 %carry_103, i1 %Range1_all_zeros_51, i1 %p_Result_841"   --->   Operation 2845 'select' 'deleted_ones_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_102)   --->   "%xor_ln891_51 = xor i1 %p_Result_843, i1 1"   --->   Operation 2846 'xor' 'xor_ln891_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_102)   --->   "%or_ln891_51 = or i1 %p_Result_844, i1 %xor_ln891_51"   --->   Operation 2847 'or' 'or_ln891_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%xor_ln895_51 = xor i1 %deleted_zeros_51, i1 1"   --->   Operation 2848 'xor' 'xor_ln895_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node overflow_51)   --->   "%or_ln895_51 = or i1 %p_Result_844, i1 %xor_ln895_51"   --->   Operation 2849 'or' 'or_ln895_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2850 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_51 = and i1 %or_ln895_51, i1 %Range1_all_zeros_51"   --->   Operation 2850 'and' 'overflow_51' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_102)   --->   "%xor_ln896_103 = xor i1 %deleted_ones_51, i1 1"   --->   Operation 2851 'xor' 'xor_ln896_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_102)   --->   "%or_ln896_51 = or i1 %xor_ln896_102, i1 %xor_ln896_103"   --->   Operation 2852 'or' 'or_ln896_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2853 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_102 = and i1 %or_ln891_51, i1 %or_ln896_51"   --->   Operation 2853 'and' 'and_ln896_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_153)   --->   "%underflow_51 = and i1 %and_ln896_102, i1 %p_Result_841"   --->   Operation 2854 'and' 'underflow_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_153)   --->   "%select_ln346_102 = select i1 %overflow_51, i16 32767, i16 32768"   --->   Operation 2855 'select' 'select_ln346_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_153)   --->   "%or_ln346_51 = or i1 %overflow_51, i1 %underflow_51"   --->   Operation 2856 'or' 'or_ln346_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2857 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_153 = select i1 %or_ln346_51, i16 %select_ln346_102, i16 %out_data_V_485"   --->   Operation 2857 'select' 'out_data_V_153' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2858 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_51, i16 %out_data_V_153" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2858 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2859 [1/1] (0.12ns)   --->   "%xor_ln896_104 = xor i1 %p_Result_848, i1 1"   --->   Operation 2859 'xor' 'xor_ln896_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2860 [1/1] (0.12ns)   --->   "%carry_105 = and i1 %p_Result_847, i1 %xor_ln896_104"   --->   Operation 2860 'and' 'carry_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2861 [1/1] (0.12ns)   --->   "%Range1_all_zeros_52 = xor i1 %p_Result_845, i1 1"   --->   Operation 2861 'xor' 'Range1_all_zeros_52' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node overflow_52)   --->   "%deleted_zeros_52 = select i1 %carry_105, i1 %p_Result_845, i1 %Range1_all_zeros_52"   --->   Operation 2862 'select' 'deleted_zeros_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_104)   --->   "%deleted_ones_52 = select i1 %carry_105, i1 %Range1_all_zeros_52, i1 %p_Result_845"   --->   Operation 2863 'select' 'deleted_ones_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_104)   --->   "%xor_ln891_52 = xor i1 %p_Result_847, i1 1"   --->   Operation 2864 'xor' 'xor_ln891_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_104)   --->   "%or_ln891_52 = or i1 %p_Result_848, i1 %xor_ln891_52"   --->   Operation 2865 'or' 'or_ln891_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node overflow_52)   --->   "%xor_ln895_52 = xor i1 %deleted_zeros_52, i1 1"   --->   Operation 2866 'xor' 'xor_ln895_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node overflow_52)   --->   "%or_ln895_52 = or i1 %p_Result_848, i1 %xor_ln895_52"   --->   Operation 2867 'or' 'or_ln895_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2868 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_52 = and i1 %or_ln895_52, i1 %Range1_all_zeros_52"   --->   Operation 2868 'and' 'overflow_52' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_104)   --->   "%xor_ln896_105 = xor i1 %deleted_ones_52, i1 1"   --->   Operation 2869 'xor' 'xor_ln896_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_104)   --->   "%or_ln896_52 = or i1 %xor_ln896_104, i1 %xor_ln896_105"   --->   Operation 2870 'or' 'or_ln896_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2871 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_104 = and i1 %or_ln891_52, i1 %or_ln896_52"   --->   Operation 2871 'and' 'and_ln896_104' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_156)   --->   "%underflow_52 = and i1 %and_ln896_104, i1 %p_Result_845"   --->   Operation 2872 'and' 'underflow_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_156)   --->   "%select_ln346_104 = select i1 %overflow_52, i16 32767, i16 32768"   --->   Operation 2873 'select' 'select_ln346_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_156)   --->   "%or_ln346_52 = or i1 %overflow_52, i1 %underflow_52"   --->   Operation 2874 'or' 'or_ln346_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2875 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_156 = select i1 %or_ln346_52, i16 %select_ln346_104, i16 %out_data_V_487"   --->   Operation 2875 'select' 'out_data_V_156' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2876 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_52, i16 %out_data_V_156" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2876 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2877 [1/1] (0.12ns)   --->   "%xor_ln896_106 = xor i1 %p_Result_852, i1 1"   --->   Operation 2877 'xor' 'xor_ln896_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2878 [1/1] (0.12ns)   --->   "%carry_107 = and i1 %p_Result_851, i1 %xor_ln896_106"   --->   Operation 2878 'and' 'carry_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2879 [1/1] (0.12ns)   --->   "%Range1_all_zeros_53 = xor i1 %p_Result_849, i1 1"   --->   Operation 2879 'xor' 'Range1_all_zeros_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%deleted_zeros_53 = select i1 %carry_107, i1 %p_Result_849, i1 %Range1_all_zeros_53"   --->   Operation 2880 'select' 'deleted_zeros_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_106)   --->   "%deleted_ones_53 = select i1 %carry_107, i1 %Range1_all_zeros_53, i1 %p_Result_849"   --->   Operation 2881 'select' 'deleted_ones_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_106)   --->   "%xor_ln891_53 = xor i1 %p_Result_851, i1 1"   --->   Operation 2882 'xor' 'xor_ln891_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_106)   --->   "%or_ln891_53 = or i1 %p_Result_852, i1 %xor_ln891_53"   --->   Operation 2883 'or' 'or_ln891_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%xor_ln895_53 = xor i1 %deleted_zeros_53, i1 1"   --->   Operation 2884 'xor' 'xor_ln895_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node overflow_53)   --->   "%or_ln895_53 = or i1 %p_Result_852, i1 %xor_ln895_53"   --->   Operation 2885 'or' 'or_ln895_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2886 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_53 = and i1 %or_ln895_53, i1 %Range1_all_zeros_53"   --->   Operation 2886 'and' 'overflow_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_106)   --->   "%xor_ln896_107 = xor i1 %deleted_ones_53, i1 1"   --->   Operation 2887 'xor' 'xor_ln896_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_106)   --->   "%or_ln896_53 = or i1 %xor_ln896_106, i1 %xor_ln896_107"   --->   Operation 2888 'or' 'or_ln896_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2889 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_106 = and i1 %or_ln891_53, i1 %or_ln896_53"   --->   Operation 2889 'and' 'and_ln896_106' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_159)   --->   "%underflow_53 = and i1 %and_ln896_106, i1 %p_Result_849"   --->   Operation 2890 'and' 'underflow_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_159)   --->   "%select_ln346_106 = select i1 %overflow_53, i16 32767, i16 32768"   --->   Operation 2891 'select' 'select_ln346_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_159)   --->   "%or_ln346_53 = or i1 %overflow_53, i1 %underflow_53"   --->   Operation 2892 'or' 'or_ln346_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2893 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_159 = select i1 %or_ln346_53, i16 %select_ln346_106, i16 %out_data_V_489"   --->   Operation 2893 'select' 'out_data_V_159' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2894 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_53, i16 %out_data_V_159" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2894 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2895 [1/1] (0.12ns)   --->   "%xor_ln896_108 = xor i1 %p_Result_856, i1 1"   --->   Operation 2895 'xor' 'xor_ln896_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2896 [1/1] (0.12ns)   --->   "%carry_109 = and i1 %p_Result_855, i1 %xor_ln896_108"   --->   Operation 2896 'and' 'carry_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2897 [1/1] (0.12ns)   --->   "%Range1_all_zeros_54 = xor i1 %p_Result_853, i1 1"   --->   Operation 2897 'xor' 'Range1_all_zeros_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node overflow_54)   --->   "%deleted_zeros_54 = select i1 %carry_109, i1 %p_Result_853, i1 %Range1_all_zeros_54"   --->   Operation 2898 'select' 'deleted_zeros_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_108)   --->   "%deleted_ones_54 = select i1 %carry_109, i1 %Range1_all_zeros_54, i1 %p_Result_853"   --->   Operation 2899 'select' 'deleted_ones_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_108)   --->   "%xor_ln891_54 = xor i1 %p_Result_855, i1 1"   --->   Operation 2900 'xor' 'xor_ln891_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_108)   --->   "%or_ln891_54 = or i1 %p_Result_856, i1 %xor_ln891_54"   --->   Operation 2901 'or' 'or_ln891_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node overflow_54)   --->   "%xor_ln895_54 = xor i1 %deleted_zeros_54, i1 1"   --->   Operation 2902 'xor' 'xor_ln895_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node overflow_54)   --->   "%or_ln895_54 = or i1 %p_Result_856, i1 %xor_ln895_54"   --->   Operation 2903 'or' 'or_ln895_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2904 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_54 = and i1 %or_ln895_54, i1 %Range1_all_zeros_54"   --->   Operation 2904 'and' 'overflow_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_108)   --->   "%xor_ln896_109 = xor i1 %deleted_ones_54, i1 1"   --->   Operation 2905 'xor' 'xor_ln896_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_108)   --->   "%or_ln896_54 = or i1 %xor_ln896_108, i1 %xor_ln896_109"   --->   Operation 2906 'or' 'or_ln896_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2907 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_108 = and i1 %or_ln891_54, i1 %or_ln896_54"   --->   Operation 2907 'and' 'and_ln896_108' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_162)   --->   "%underflow_54 = and i1 %and_ln896_108, i1 %p_Result_853"   --->   Operation 2908 'and' 'underflow_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_162)   --->   "%select_ln346_108 = select i1 %overflow_54, i16 32767, i16 32768"   --->   Operation 2909 'select' 'select_ln346_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_162)   --->   "%or_ln346_54 = or i1 %overflow_54, i1 %underflow_54"   --->   Operation 2910 'or' 'or_ln346_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2911 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_162 = select i1 %or_ln346_54, i16 %select_ln346_108, i16 %out_data_V_491"   --->   Operation 2911 'select' 'out_data_V_162' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2912 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_54, i16 %out_data_V_162" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2912 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2913 [1/1] (0.12ns)   --->   "%xor_ln896_110 = xor i1 %p_Result_860, i1 1"   --->   Operation 2913 'xor' 'xor_ln896_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2914 [1/1] (0.12ns)   --->   "%carry_111 = and i1 %p_Result_859, i1 %xor_ln896_110"   --->   Operation 2914 'and' 'carry_111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2915 [1/1] (0.12ns)   --->   "%Range1_all_zeros_55 = xor i1 %p_Result_857, i1 1"   --->   Operation 2915 'xor' 'Range1_all_zeros_55' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node overflow_55)   --->   "%deleted_zeros_55 = select i1 %carry_111, i1 %p_Result_857, i1 %Range1_all_zeros_55"   --->   Operation 2916 'select' 'deleted_zeros_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_110)   --->   "%deleted_ones_55 = select i1 %carry_111, i1 %Range1_all_zeros_55, i1 %p_Result_857"   --->   Operation 2917 'select' 'deleted_ones_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_110)   --->   "%xor_ln891_55 = xor i1 %p_Result_859, i1 1"   --->   Operation 2918 'xor' 'xor_ln891_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_110)   --->   "%or_ln891_55 = or i1 %p_Result_860, i1 %xor_ln891_55"   --->   Operation 2919 'or' 'or_ln891_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node overflow_55)   --->   "%xor_ln895_55 = xor i1 %deleted_zeros_55, i1 1"   --->   Operation 2920 'xor' 'xor_ln895_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node overflow_55)   --->   "%or_ln895_55 = or i1 %p_Result_860, i1 %xor_ln895_55"   --->   Operation 2921 'or' 'or_ln895_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2922 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_55 = and i1 %or_ln895_55, i1 %Range1_all_zeros_55"   --->   Operation 2922 'and' 'overflow_55' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_110)   --->   "%xor_ln896_111 = xor i1 %deleted_ones_55, i1 1"   --->   Operation 2923 'xor' 'xor_ln896_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_110)   --->   "%or_ln896_55 = or i1 %xor_ln896_110, i1 %xor_ln896_111"   --->   Operation 2924 'or' 'or_ln896_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2925 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_110 = and i1 %or_ln891_55, i1 %or_ln896_55"   --->   Operation 2925 'and' 'and_ln896_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_165)   --->   "%underflow_55 = and i1 %and_ln896_110, i1 %p_Result_857"   --->   Operation 2926 'and' 'underflow_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_165)   --->   "%select_ln346_110 = select i1 %overflow_55, i16 32767, i16 32768"   --->   Operation 2927 'select' 'select_ln346_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_165)   --->   "%or_ln346_55 = or i1 %overflow_55, i1 %underflow_55"   --->   Operation 2928 'or' 'or_ln346_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2929 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_165 = select i1 %or_ln346_55, i16 %select_ln346_110, i16 %out_data_V_493"   --->   Operation 2929 'select' 'out_data_V_165' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2930 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_55, i16 %out_data_V_165" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2930 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2931 [1/1] (0.12ns)   --->   "%xor_ln896_112 = xor i1 %p_Result_864, i1 1"   --->   Operation 2931 'xor' 'xor_ln896_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2932 [1/1] (0.12ns)   --->   "%carry_113 = and i1 %p_Result_863, i1 %xor_ln896_112"   --->   Operation 2932 'and' 'carry_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2933 [1/1] (0.12ns)   --->   "%Range1_all_zeros_56 = xor i1 %p_Result_861, i1 1"   --->   Operation 2933 'xor' 'Range1_all_zeros_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node overflow_56)   --->   "%deleted_zeros_56 = select i1 %carry_113, i1 %p_Result_861, i1 %Range1_all_zeros_56"   --->   Operation 2934 'select' 'deleted_zeros_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_112)   --->   "%deleted_ones_56 = select i1 %carry_113, i1 %Range1_all_zeros_56, i1 %p_Result_861"   --->   Operation 2935 'select' 'deleted_ones_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_112)   --->   "%xor_ln891_56 = xor i1 %p_Result_863, i1 1"   --->   Operation 2936 'xor' 'xor_ln891_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_112)   --->   "%or_ln891_56 = or i1 %p_Result_864, i1 %xor_ln891_56"   --->   Operation 2937 'or' 'or_ln891_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node overflow_56)   --->   "%xor_ln895_56 = xor i1 %deleted_zeros_56, i1 1"   --->   Operation 2938 'xor' 'xor_ln895_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node overflow_56)   --->   "%or_ln895_56 = or i1 %p_Result_864, i1 %xor_ln895_56"   --->   Operation 2939 'or' 'or_ln895_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2940 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_56 = and i1 %or_ln895_56, i1 %Range1_all_zeros_56"   --->   Operation 2940 'and' 'overflow_56' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_112)   --->   "%xor_ln896_113 = xor i1 %deleted_ones_56, i1 1"   --->   Operation 2941 'xor' 'xor_ln896_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_112)   --->   "%or_ln896_56 = or i1 %xor_ln896_112, i1 %xor_ln896_113"   --->   Operation 2942 'or' 'or_ln896_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2943 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_112 = and i1 %or_ln891_56, i1 %or_ln896_56"   --->   Operation 2943 'and' 'and_ln896_112' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_168)   --->   "%underflow_56 = and i1 %and_ln896_112, i1 %p_Result_861"   --->   Operation 2944 'and' 'underflow_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_168)   --->   "%select_ln346_112 = select i1 %overflow_56, i16 32767, i16 32768"   --->   Operation 2945 'select' 'select_ln346_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_168)   --->   "%or_ln346_56 = or i1 %overflow_56, i1 %underflow_56"   --->   Operation 2946 'or' 'or_ln346_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2947 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_168 = select i1 %or_ln346_56, i16 %select_ln346_112, i16 %out_data_V_495"   --->   Operation 2947 'select' 'out_data_V_168' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2948 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_56, i16 %out_data_V_168" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2948 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2949 [1/1] (0.12ns)   --->   "%xor_ln896_114 = xor i1 %p_Result_868, i1 1"   --->   Operation 2949 'xor' 'xor_ln896_114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2950 [1/1] (0.12ns)   --->   "%carry_115 = and i1 %p_Result_867, i1 %xor_ln896_114"   --->   Operation 2950 'and' 'carry_115' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2951 [1/1] (0.12ns)   --->   "%Range1_all_zeros_57 = xor i1 %p_Result_865, i1 1"   --->   Operation 2951 'xor' 'Range1_all_zeros_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%deleted_zeros_57 = select i1 %carry_115, i1 %p_Result_865, i1 %Range1_all_zeros_57"   --->   Operation 2952 'select' 'deleted_zeros_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_114)   --->   "%deleted_ones_57 = select i1 %carry_115, i1 %Range1_all_zeros_57, i1 %p_Result_865"   --->   Operation 2953 'select' 'deleted_ones_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_114)   --->   "%xor_ln891_57 = xor i1 %p_Result_867, i1 1"   --->   Operation 2954 'xor' 'xor_ln891_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_114)   --->   "%or_ln891_57 = or i1 %p_Result_868, i1 %xor_ln891_57"   --->   Operation 2955 'or' 'or_ln891_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%xor_ln895_57 = xor i1 %deleted_zeros_57, i1 1"   --->   Operation 2956 'xor' 'xor_ln895_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node overflow_57)   --->   "%or_ln895_57 = or i1 %p_Result_868, i1 %xor_ln895_57"   --->   Operation 2957 'or' 'or_ln895_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2958 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_57 = and i1 %or_ln895_57, i1 %Range1_all_zeros_57"   --->   Operation 2958 'and' 'overflow_57' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_114)   --->   "%xor_ln896_115 = xor i1 %deleted_ones_57, i1 1"   --->   Operation 2959 'xor' 'xor_ln896_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_114)   --->   "%or_ln896_57 = or i1 %xor_ln896_114, i1 %xor_ln896_115"   --->   Operation 2960 'or' 'or_ln896_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2961 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_114 = and i1 %or_ln891_57, i1 %or_ln896_57"   --->   Operation 2961 'and' 'and_ln896_114' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_171)   --->   "%underflow_57 = and i1 %and_ln896_114, i1 %p_Result_865"   --->   Operation 2962 'and' 'underflow_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_171)   --->   "%select_ln346_114 = select i1 %overflow_57, i16 32767, i16 32768"   --->   Operation 2963 'select' 'select_ln346_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_171)   --->   "%or_ln346_57 = or i1 %overflow_57, i1 %underflow_57"   --->   Operation 2964 'or' 'or_ln346_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2965 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_171 = select i1 %or_ln346_57, i16 %select_ln346_114, i16 %out_data_V_497"   --->   Operation 2965 'select' 'out_data_V_171' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2966 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_57, i16 %out_data_V_171" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2966 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2967 [1/1] (0.12ns)   --->   "%xor_ln896_116 = xor i1 %p_Result_872, i1 1"   --->   Operation 2967 'xor' 'xor_ln896_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2968 [1/1] (0.12ns)   --->   "%carry_117 = and i1 %p_Result_871, i1 %xor_ln896_116"   --->   Operation 2968 'and' 'carry_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2969 [1/1] (0.12ns)   --->   "%Range1_all_zeros_58 = xor i1 %p_Result_869, i1 1"   --->   Operation 2969 'xor' 'Range1_all_zeros_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node overflow_58)   --->   "%deleted_zeros_58 = select i1 %carry_117, i1 %p_Result_869, i1 %Range1_all_zeros_58"   --->   Operation 2970 'select' 'deleted_zeros_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_116)   --->   "%deleted_ones_58 = select i1 %carry_117, i1 %Range1_all_zeros_58, i1 %p_Result_869"   --->   Operation 2971 'select' 'deleted_ones_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_116)   --->   "%xor_ln891_58 = xor i1 %p_Result_871, i1 1"   --->   Operation 2972 'xor' 'xor_ln891_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_116)   --->   "%or_ln891_58 = or i1 %p_Result_872, i1 %xor_ln891_58"   --->   Operation 2973 'or' 'or_ln891_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node overflow_58)   --->   "%xor_ln895_58 = xor i1 %deleted_zeros_58, i1 1"   --->   Operation 2974 'xor' 'xor_ln895_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node overflow_58)   --->   "%or_ln895_58 = or i1 %p_Result_872, i1 %xor_ln895_58"   --->   Operation 2975 'or' 'or_ln895_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2976 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_58 = and i1 %or_ln895_58, i1 %Range1_all_zeros_58"   --->   Operation 2976 'and' 'overflow_58' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_116)   --->   "%xor_ln896_117 = xor i1 %deleted_ones_58, i1 1"   --->   Operation 2977 'xor' 'xor_ln896_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_116)   --->   "%or_ln896_58 = or i1 %xor_ln896_116, i1 %xor_ln896_117"   --->   Operation 2978 'or' 'or_ln896_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2979 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_116 = and i1 %or_ln891_58, i1 %or_ln896_58"   --->   Operation 2979 'and' 'and_ln896_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_174)   --->   "%underflow_58 = and i1 %and_ln896_116, i1 %p_Result_869"   --->   Operation 2980 'and' 'underflow_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_174)   --->   "%select_ln346_116 = select i1 %overflow_58, i16 32767, i16 32768"   --->   Operation 2981 'select' 'select_ln346_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_174)   --->   "%or_ln346_58 = or i1 %overflow_58, i1 %underflow_58"   --->   Operation 2982 'or' 'or_ln346_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2983 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_174 = select i1 %or_ln346_58, i16 %select_ln346_116, i16 %out_data_V_499"   --->   Operation 2983 'select' 'out_data_V_174' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2984 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_58, i16 %out_data_V_174" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2984 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2985 [1/1] (0.12ns)   --->   "%xor_ln896_118 = xor i1 %p_Result_876, i1 1"   --->   Operation 2985 'xor' 'xor_ln896_118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2986 [1/1] (0.12ns)   --->   "%carry_119 = and i1 %p_Result_875, i1 %xor_ln896_118"   --->   Operation 2986 'and' 'carry_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2987 [1/1] (0.12ns)   --->   "%Range1_all_zeros_59 = xor i1 %p_Result_873, i1 1"   --->   Operation 2987 'xor' 'Range1_all_zeros_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%deleted_zeros_59 = select i1 %carry_119, i1 %p_Result_873, i1 %Range1_all_zeros_59"   --->   Operation 2988 'select' 'deleted_zeros_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_118)   --->   "%deleted_ones_59 = select i1 %carry_119, i1 %Range1_all_zeros_59, i1 %p_Result_873"   --->   Operation 2989 'select' 'deleted_ones_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_118)   --->   "%xor_ln891_59 = xor i1 %p_Result_875, i1 1"   --->   Operation 2990 'xor' 'xor_ln891_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_118)   --->   "%or_ln891_59 = or i1 %p_Result_876, i1 %xor_ln891_59"   --->   Operation 2991 'or' 'or_ln891_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%xor_ln895_59 = xor i1 %deleted_zeros_59, i1 1"   --->   Operation 2992 'xor' 'xor_ln895_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node overflow_59)   --->   "%or_ln895_59 = or i1 %p_Result_876, i1 %xor_ln895_59"   --->   Operation 2993 'or' 'or_ln895_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2994 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_59 = and i1 %or_ln895_59, i1 %Range1_all_zeros_59"   --->   Operation 2994 'and' 'overflow_59' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_118)   --->   "%xor_ln896_119 = xor i1 %deleted_ones_59, i1 1"   --->   Operation 2995 'xor' 'xor_ln896_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_118)   --->   "%or_ln896_59 = or i1 %xor_ln896_118, i1 %xor_ln896_119"   --->   Operation 2996 'or' 'or_ln896_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2997 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_118 = and i1 %or_ln891_59, i1 %or_ln896_59"   --->   Operation 2997 'and' 'and_ln896_118' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_177)   --->   "%underflow_59 = and i1 %and_ln896_118, i1 %p_Result_873"   --->   Operation 2998 'and' 'underflow_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_177)   --->   "%select_ln346_118 = select i1 %overflow_59, i16 32767, i16 32768"   --->   Operation 2999 'select' 'select_ln346_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_177)   --->   "%or_ln346_59 = or i1 %overflow_59, i1 %underflow_59"   --->   Operation 3000 'or' 'or_ln346_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3001 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_177 = select i1 %or_ln346_59, i16 %select_ln346_118, i16 %out_data_V_501"   --->   Operation 3001 'select' 'out_data_V_177' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3002 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_59, i16 %out_data_V_177" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3002 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3003 [1/1] (0.12ns)   --->   "%xor_ln896_120 = xor i1 %p_Result_880, i1 1"   --->   Operation 3003 'xor' 'xor_ln896_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3004 [1/1] (0.12ns)   --->   "%carry_121 = and i1 %p_Result_879, i1 %xor_ln896_120"   --->   Operation 3004 'and' 'carry_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3005 [1/1] (0.12ns)   --->   "%Range1_all_zeros_60 = xor i1 %p_Result_877, i1 1"   --->   Operation 3005 'xor' 'Range1_all_zeros_60' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node overflow_60)   --->   "%deleted_zeros_60 = select i1 %carry_121, i1 %p_Result_877, i1 %Range1_all_zeros_60"   --->   Operation 3006 'select' 'deleted_zeros_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_120)   --->   "%deleted_ones_60 = select i1 %carry_121, i1 %Range1_all_zeros_60, i1 %p_Result_877"   --->   Operation 3007 'select' 'deleted_ones_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_120)   --->   "%xor_ln891_60 = xor i1 %p_Result_879, i1 1"   --->   Operation 3008 'xor' 'xor_ln891_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_120)   --->   "%or_ln891_60 = or i1 %p_Result_880, i1 %xor_ln891_60"   --->   Operation 3009 'or' 'or_ln891_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node overflow_60)   --->   "%xor_ln895_60 = xor i1 %deleted_zeros_60, i1 1"   --->   Operation 3010 'xor' 'xor_ln895_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node overflow_60)   --->   "%or_ln895_60 = or i1 %p_Result_880, i1 %xor_ln895_60"   --->   Operation 3011 'or' 'or_ln895_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3012 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_60 = and i1 %or_ln895_60, i1 %Range1_all_zeros_60"   --->   Operation 3012 'and' 'overflow_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_120)   --->   "%xor_ln896_121 = xor i1 %deleted_ones_60, i1 1"   --->   Operation 3013 'xor' 'xor_ln896_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_120)   --->   "%or_ln896_60 = or i1 %xor_ln896_120, i1 %xor_ln896_121"   --->   Operation 3014 'or' 'or_ln896_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3015 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_120 = and i1 %or_ln891_60, i1 %or_ln896_60"   --->   Operation 3015 'and' 'and_ln896_120' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_180)   --->   "%underflow_60 = and i1 %and_ln896_120, i1 %p_Result_877"   --->   Operation 3016 'and' 'underflow_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_180)   --->   "%select_ln346_120 = select i1 %overflow_60, i16 32767, i16 32768"   --->   Operation 3017 'select' 'select_ln346_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_180)   --->   "%or_ln346_60 = or i1 %overflow_60, i1 %underflow_60"   --->   Operation 3018 'or' 'or_ln346_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3019 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_180 = select i1 %or_ln346_60, i16 %select_ln346_120, i16 %out_data_V_503"   --->   Operation 3019 'select' 'out_data_V_180' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3020 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_60, i16 %out_data_V_180" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3020 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3021 [1/1] (0.12ns)   --->   "%xor_ln896_122 = xor i1 %p_Result_884, i1 1"   --->   Operation 3021 'xor' 'xor_ln896_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3022 [1/1] (0.12ns)   --->   "%carry_123 = and i1 %p_Result_883, i1 %xor_ln896_122"   --->   Operation 3022 'and' 'carry_123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3023 [1/1] (0.12ns)   --->   "%Range1_all_zeros_61 = xor i1 %p_Result_881, i1 1"   --->   Operation 3023 'xor' 'Range1_all_zeros_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%deleted_zeros_61 = select i1 %carry_123, i1 %p_Result_881, i1 %Range1_all_zeros_61"   --->   Operation 3024 'select' 'deleted_zeros_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_122)   --->   "%deleted_ones_61 = select i1 %carry_123, i1 %Range1_all_zeros_61, i1 %p_Result_881"   --->   Operation 3025 'select' 'deleted_ones_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_122)   --->   "%xor_ln891_61 = xor i1 %p_Result_883, i1 1"   --->   Operation 3026 'xor' 'xor_ln891_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_122)   --->   "%or_ln891_61 = or i1 %p_Result_884, i1 %xor_ln891_61"   --->   Operation 3027 'or' 'or_ln891_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%xor_ln895_61 = xor i1 %deleted_zeros_61, i1 1"   --->   Operation 3028 'xor' 'xor_ln895_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node overflow_61)   --->   "%or_ln895_61 = or i1 %p_Result_884, i1 %xor_ln895_61"   --->   Operation 3029 'or' 'or_ln895_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3030 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_61 = and i1 %or_ln895_61, i1 %Range1_all_zeros_61"   --->   Operation 3030 'and' 'overflow_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_122)   --->   "%xor_ln896_123 = xor i1 %deleted_ones_61, i1 1"   --->   Operation 3031 'xor' 'xor_ln896_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_122)   --->   "%or_ln896_61 = or i1 %xor_ln896_122, i1 %xor_ln896_123"   --->   Operation 3032 'or' 'or_ln896_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3033 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_122 = and i1 %or_ln891_61, i1 %or_ln896_61"   --->   Operation 3033 'and' 'and_ln896_122' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_183)   --->   "%underflow_61 = and i1 %and_ln896_122, i1 %p_Result_881"   --->   Operation 3034 'and' 'underflow_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_183)   --->   "%select_ln346_122 = select i1 %overflow_61, i16 32767, i16 32768"   --->   Operation 3035 'select' 'select_ln346_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_183)   --->   "%or_ln346_61 = or i1 %overflow_61, i1 %underflow_61"   --->   Operation 3036 'or' 'or_ln346_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3037 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_183 = select i1 %or_ln346_61, i16 %select_ln346_122, i16 %out_data_V_505"   --->   Operation 3037 'select' 'out_data_V_183' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3038 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_61, i16 %out_data_V_183" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3038 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3039 [1/1] (0.12ns)   --->   "%xor_ln896_124 = xor i1 %p_Result_888, i1 1"   --->   Operation 3039 'xor' 'xor_ln896_124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3040 [1/1] (0.12ns)   --->   "%carry_125 = and i1 %p_Result_887, i1 %xor_ln896_124"   --->   Operation 3040 'and' 'carry_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3041 [1/1] (0.12ns)   --->   "%Range1_all_zeros_62 = xor i1 %p_Result_885, i1 1"   --->   Operation 3041 'xor' 'Range1_all_zeros_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node overflow_62)   --->   "%deleted_zeros_62 = select i1 %carry_125, i1 %p_Result_885, i1 %Range1_all_zeros_62"   --->   Operation 3042 'select' 'deleted_zeros_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_124)   --->   "%deleted_ones_62 = select i1 %carry_125, i1 %Range1_all_zeros_62, i1 %p_Result_885"   --->   Operation 3043 'select' 'deleted_ones_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_124)   --->   "%xor_ln891_62 = xor i1 %p_Result_887, i1 1"   --->   Operation 3044 'xor' 'xor_ln891_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_124)   --->   "%or_ln891_62 = or i1 %p_Result_888, i1 %xor_ln891_62"   --->   Operation 3045 'or' 'or_ln891_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node overflow_62)   --->   "%xor_ln895_62 = xor i1 %deleted_zeros_62, i1 1"   --->   Operation 3046 'xor' 'xor_ln895_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node overflow_62)   --->   "%or_ln895_62 = or i1 %p_Result_888, i1 %xor_ln895_62"   --->   Operation 3047 'or' 'or_ln895_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3048 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_62 = and i1 %or_ln895_62, i1 %Range1_all_zeros_62"   --->   Operation 3048 'and' 'overflow_62' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_124)   --->   "%xor_ln896_125 = xor i1 %deleted_ones_62, i1 1"   --->   Operation 3049 'xor' 'xor_ln896_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_124)   --->   "%or_ln896_62 = or i1 %xor_ln896_124, i1 %xor_ln896_125"   --->   Operation 3050 'or' 'or_ln896_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3051 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_124 = and i1 %or_ln891_62, i1 %or_ln896_62"   --->   Operation 3051 'and' 'and_ln896_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_186)   --->   "%underflow_62 = and i1 %and_ln896_124, i1 %p_Result_885"   --->   Operation 3052 'and' 'underflow_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_186)   --->   "%select_ln346_124 = select i1 %overflow_62, i16 32767, i16 32768"   --->   Operation 3053 'select' 'select_ln346_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_186)   --->   "%or_ln346_62 = or i1 %overflow_62, i1 %underflow_62"   --->   Operation 3054 'or' 'or_ln346_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3055 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_186 = select i1 %or_ln346_62, i16 %select_ln346_124, i16 %out_data_V_507"   --->   Operation 3055 'select' 'out_data_V_186' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3056 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_62, i16 %out_data_V_186" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3056 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3057 [1/1] (0.12ns)   --->   "%xor_ln896_126 = xor i1 %p_Result_892, i1 1"   --->   Operation 3057 'xor' 'xor_ln896_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3058 [1/1] (0.12ns)   --->   "%carry_127 = and i1 %p_Result_891, i1 %xor_ln896_126"   --->   Operation 3058 'and' 'carry_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3059 [1/1] (0.12ns)   --->   "%Range1_all_zeros_63 = xor i1 %p_Result_889, i1 1"   --->   Operation 3059 'xor' 'Range1_all_zeros_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node overflow_63)   --->   "%deleted_zeros_63 = select i1 %carry_127, i1 %p_Result_889, i1 %Range1_all_zeros_63"   --->   Operation 3060 'select' 'deleted_zeros_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_126)   --->   "%deleted_ones_63 = select i1 %carry_127, i1 %Range1_all_zeros_63, i1 %p_Result_889"   --->   Operation 3061 'select' 'deleted_ones_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_126)   --->   "%xor_ln891_63 = xor i1 %p_Result_891, i1 1"   --->   Operation 3062 'xor' 'xor_ln891_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_126)   --->   "%or_ln891_63 = or i1 %p_Result_892, i1 %xor_ln891_63"   --->   Operation 3063 'or' 'or_ln891_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node overflow_63)   --->   "%xor_ln895_63 = xor i1 %deleted_zeros_63, i1 1"   --->   Operation 3064 'xor' 'xor_ln895_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node overflow_63)   --->   "%or_ln895_63 = or i1 %p_Result_892, i1 %xor_ln895_63"   --->   Operation 3065 'or' 'or_ln895_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3066 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_63 = and i1 %or_ln895_63, i1 %Range1_all_zeros_63"   --->   Operation 3066 'and' 'overflow_63' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_126)   --->   "%xor_ln896_127 = xor i1 %deleted_ones_63, i1 1"   --->   Operation 3067 'xor' 'xor_ln896_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_126)   --->   "%or_ln896_63 = or i1 %xor_ln896_126, i1 %xor_ln896_127"   --->   Operation 3068 'or' 'or_ln896_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3069 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_126 = and i1 %or_ln891_63, i1 %or_ln896_63"   --->   Operation 3069 'and' 'and_ln896_126' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_189)   --->   "%underflow_63 = and i1 %and_ln896_126, i1 %p_Result_889"   --->   Operation 3070 'and' 'underflow_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_189)   --->   "%select_ln346_126 = select i1 %overflow_63, i16 32767, i16 32768"   --->   Operation 3071 'select' 'select_ln346_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_189)   --->   "%or_ln346_63 = or i1 %overflow_63, i1 %underflow_63"   --->   Operation 3072 'or' 'or_ln346_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3073 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_189 = select i1 %or_ln346_63, i16 %select_ln346_126, i16 %out_data_V_509"   --->   Operation 3073 'select' 'out_data_V_189' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3074 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_63, i16 %out_data_V_189" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3074 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3075 [1/1] (0.12ns)   --->   "%xor_ln896_128 = xor i1 %p_Result_896, i1 1"   --->   Operation 3075 'xor' 'xor_ln896_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3076 [1/1] (0.12ns)   --->   "%carry_129 = and i1 %p_Result_895, i1 %xor_ln896_128"   --->   Operation 3076 'and' 'carry_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3077 [1/1] (0.12ns)   --->   "%Range1_all_zeros_64 = xor i1 %p_Result_893, i1 1"   --->   Operation 3077 'xor' 'Range1_all_zeros_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node overflow_64)   --->   "%deleted_zeros_64 = select i1 %carry_129, i1 %p_Result_893, i1 %Range1_all_zeros_64"   --->   Operation 3078 'select' 'deleted_zeros_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_128)   --->   "%deleted_ones_64 = select i1 %carry_129, i1 %Range1_all_zeros_64, i1 %p_Result_893"   --->   Operation 3079 'select' 'deleted_ones_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_128)   --->   "%xor_ln891_64 = xor i1 %p_Result_895, i1 1"   --->   Operation 3080 'xor' 'xor_ln891_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_128)   --->   "%or_ln891_64 = or i1 %p_Result_896, i1 %xor_ln891_64"   --->   Operation 3081 'or' 'or_ln891_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node overflow_64)   --->   "%xor_ln895_64 = xor i1 %deleted_zeros_64, i1 1"   --->   Operation 3082 'xor' 'xor_ln895_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node overflow_64)   --->   "%or_ln895_64 = or i1 %p_Result_896, i1 %xor_ln895_64"   --->   Operation 3083 'or' 'or_ln895_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3084 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_64 = and i1 %or_ln895_64, i1 %Range1_all_zeros_64"   --->   Operation 3084 'and' 'overflow_64' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_128)   --->   "%xor_ln896_129 = xor i1 %deleted_ones_64, i1 1"   --->   Operation 3085 'xor' 'xor_ln896_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_128)   --->   "%or_ln896_64 = or i1 %xor_ln896_128, i1 %xor_ln896_129"   --->   Operation 3086 'or' 'or_ln896_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3087 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_128 = and i1 %or_ln891_64, i1 %or_ln896_64"   --->   Operation 3087 'and' 'and_ln896_128' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_192)   --->   "%underflow_64 = and i1 %and_ln896_128, i1 %p_Result_893"   --->   Operation 3088 'and' 'underflow_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_192)   --->   "%select_ln346_128 = select i1 %overflow_64, i16 32767, i16 32768"   --->   Operation 3089 'select' 'select_ln346_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_192)   --->   "%or_ln346_64 = or i1 %overflow_64, i1 %underflow_64"   --->   Operation 3090 'or' 'or_ln346_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3091 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_192 = select i1 %or_ln346_64, i16 %select_ln346_128, i16 %out_data_V_511"   --->   Operation 3091 'select' 'out_data_V_192' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3092 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_64, i16 %out_data_V_192" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3092 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3093 [1/1] (0.12ns)   --->   "%xor_ln896_130 = xor i1 %p_Result_900, i1 1"   --->   Operation 3093 'xor' 'xor_ln896_130' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3094 [1/1] (0.12ns)   --->   "%carry_131 = and i1 %p_Result_899, i1 %xor_ln896_130"   --->   Operation 3094 'and' 'carry_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3095 [1/1] (0.12ns)   --->   "%Range1_all_zeros_65 = xor i1 %p_Result_897, i1 1"   --->   Operation 3095 'xor' 'Range1_all_zeros_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%deleted_zeros_65 = select i1 %carry_131, i1 %p_Result_897, i1 %Range1_all_zeros_65"   --->   Operation 3096 'select' 'deleted_zeros_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_130)   --->   "%deleted_ones_65 = select i1 %carry_131, i1 %Range1_all_zeros_65, i1 %p_Result_897"   --->   Operation 3097 'select' 'deleted_ones_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_130)   --->   "%xor_ln891_65 = xor i1 %p_Result_899, i1 1"   --->   Operation 3098 'xor' 'xor_ln891_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_130)   --->   "%or_ln891_65 = or i1 %p_Result_900, i1 %xor_ln891_65"   --->   Operation 3099 'or' 'or_ln891_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%xor_ln895_65 = xor i1 %deleted_zeros_65, i1 1"   --->   Operation 3100 'xor' 'xor_ln895_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node overflow_65)   --->   "%or_ln895_65 = or i1 %p_Result_900, i1 %xor_ln895_65"   --->   Operation 3101 'or' 'or_ln895_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3102 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_65 = and i1 %or_ln895_65, i1 %Range1_all_zeros_65"   --->   Operation 3102 'and' 'overflow_65' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_130)   --->   "%xor_ln896_131 = xor i1 %deleted_ones_65, i1 1"   --->   Operation 3103 'xor' 'xor_ln896_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_130)   --->   "%or_ln896_65 = or i1 %xor_ln896_130, i1 %xor_ln896_131"   --->   Operation 3104 'or' 'or_ln896_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3105 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_130 = and i1 %or_ln891_65, i1 %or_ln896_65"   --->   Operation 3105 'and' 'and_ln896_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_195)   --->   "%underflow_65 = and i1 %and_ln896_130, i1 %p_Result_897"   --->   Operation 3106 'and' 'underflow_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_195)   --->   "%select_ln346_130 = select i1 %overflow_65, i16 32767, i16 32768"   --->   Operation 3107 'select' 'select_ln346_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_195)   --->   "%or_ln346_65 = or i1 %overflow_65, i1 %underflow_65"   --->   Operation 3108 'or' 'or_ln346_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3109 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_195 = select i1 %or_ln346_65, i16 %select_ln346_130, i16 %out_data_V_513"   --->   Operation 3109 'select' 'out_data_V_195' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3110 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_65, i16 %out_data_V_195" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3110 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3111 [1/1] (0.12ns)   --->   "%xor_ln896_132 = xor i1 %p_Result_904, i1 1"   --->   Operation 3111 'xor' 'xor_ln896_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3112 [1/1] (0.12ns)   --->   "%carry_133 = and i1 %p_Result_903, i1 %xor_ln896_132"   --->   Operation 3112 'and' 'carry_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3113 [1/1] (0.12ns)   --->   "%Range1_all_zeros_66 = xor i1 %p_Result_901, i1 1"   --->   Operation 3113 'xor' 'Range1_all_zeros_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node overflow_66)   --->   "%deleted_zeros_66 = select i1 %carry_133, i1 %p_Result_901, i1 %Range1_all_zeros_66"   --->   Operation 3114 'select' 'deleted_zeros_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_132)   --->   "%deleted_ones_66 = select i1 %carry_133, i1 %Range1_all_zeros_66, i1 %p_Result_901"   --->   Operation 3115 'select' 'deleted_ones_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_132)   --->   "%xor_ln891_66 = xor i1 %p_Result_903, i1 1"   --->   Operation 3116 'xor' 'xor_ln891_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_132)   --->   "%or_ln891_66 = or i1 %p_Result_904, i1 %xor_ln891_66"   --->   Operation 3117 'or' 'or_ln891_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node overflow_66)   --->   "%xor_ln895_66 = xor i1 %deleted_zeros_66, i1 1"   --->   Operation 3118 'xor' 'xor_ln895_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node overflow_66)   --->   "%or_ln895_66 = or i1 %p_Result_904, i1 %xor_ln895_66"   --->   Operation 3119 'or' 'or_ln895_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3120 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_66 = and i1 %or_ln895_66, i1 %Range1_all_zeros_66"   --->   Operation 3120 'and' 'overflow_66' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_132)   --->   "%xor_ln896_133 = xor i1 %deleted_ones_66, i1 1"   --->   Operation 3121 'xor' 'xor_ln896_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_132)   --->   "%or_ln896_66 = or i1 %xor_ln896_132, i1 %xor_ln896_133"   --->   Operation 3122 'or' 'or_ln896_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3123 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_132 = and i1 %or_ln891_66, i1 %or_ln896_66"   --->   Operation 3123 'and' 'and_ln896_132' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_198)   --->   "%underflow_66 = and i1 %and_ln896_132, i1 %p_Result_901"   --->   Operation 3124 'and' 'underflow_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_198)   --->   "%select_ln346_132 = select i1 %overflow_66, i16 32767, i16 32768"   --->   Operation 3125 'select' 'select_ln346_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_198)   --->   "%or_ln346_66 = or i1 %overflow_66, i1 %underflow_66"   --->   Operation 3126 'or' 'or_ln346_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3127 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_198 = select i1 %or_ln346_66, i16 %select_ln346_132, i16 %out_data_V_515"   --->   Operation 3127 'select' 'out_data_V_198' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3128 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_66, i16 %out_data_V_198" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3128 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3129 [1/1] (0.12ns)   --->   "%xor_ln896_134 = xor i1 %p_Result_908, i1 1"   --->   Operation 3129 'xor' 'xor_ln896_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3130 [1/1] (0.12ns)   --->   "%carry_135 = and i1 %p_Result_907, i1 %xor_ln896_134"   --->   Operation 3130 'and' 'carry_135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3131 [1/1] (0.12ns)   --->   "%Range1_all_zeros_67 = xor i1 %p_Result_905, i1 1"   --->   Operation 3131 'xor' 'Range1_all_zeros_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%deleted_zeros_67 = select i1 %carry_135, i1 %p_Result_905, i1 %Range1_all_zeros_67"   --->   Operation 3132 'select' 'deleted_zeros_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_134)   --->   "%deleted_ones_67 = select i1 %carry_135, i1 %Range1_all_zeros_67, i1 %p_Result_905"   --->   Operation 3133 'select' 'deleted_ones_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_134)   --->   "%xor_ln891_67 = xor i1 %p_Result_907, i1 1"   --->   Operation 3134 'xor' 'xor_ln891_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_134)   --->   "%or_ln891_67 = or i1 %p_Result_908, i1 %xor_ln891_67"   --->   Operation 3135 'or' 'or_ln891_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%xor_ln895_67 = xor i1 %deleted_zeros_67, i1 1"   --->   Operation 3136 'xor' 'xor_ln895_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node overflow_67)   --->   "%or_ln895_67 = or i1 %p_Result_908, i1 %xor_ln895_67"   --->   Operation 3137 'or' 'or_ln895_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3138 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_67 = and i1 %or_ln895_67, i1 %Range1_all_zeros_67"   --->   Operation 3138 'and' 'overflow_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_134)   --->   "%xor_ln896_135 = xor i1 %deleted_ones_67, i1 1"   --->   Operation 3139 'xor' 'xor_ln896_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_134)   --->   "%or_ln896_67 = or i1 %xor_ln896_134, i1 %xor_ln896_135"   --->   Operation 3140 'or' 'or_ln896_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3141 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_134 = and i1 %or_ln891_67, i1 %or_ln896_67"   --->   Operation 3141 'and' 'and_ln896_134' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_201)   --->   "%underflow_67 = and i1 %and_ln896_134, i1 %p_Result_905"   --->   Operation 3142 'and' 'underflow_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_201)   --->   "%select_ln346_134 = select i1 %overflow_67, i16 32767, i16 32768"   --->   Operation 3143 'select' 'select_ln346_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_201)   --->   "%or_ln346_67 = or i1 %overflow_67, i1 %underflow_67"   --->   Operation 3144 'or' 'or_ln346_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3145 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_201 = select i1 %or_ln346_67, i16 %select_ln346_134, i16 %out_data_V_517"   --->   Operation 3145 'select' 'out_data_V_201' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3146 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_67, i16 %out_data_V_201" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3146 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3147 [1/1] (0.12ns)   --->   "%xor_ln896_136 = xor i1 %p_Result_912, i1 1"   --->   Operation 3147 'xor' 'xor_ln896_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3148 [1/1] (0.12ns)   --->   "%carry_137 = and i1 %p_Result_911, i1 %xor_ln896_136"   --->   Operation 3148 'and' 'carry_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3149 [1/1] (0.12ns)   --->   "%Range1_all_zeros_68 = xor i1 %p_Result_909, i1 1"   --->   Operation 3149 'xor' 'Range1_all_zeros_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node overflow_68)   --->   "%deleted_zeros_68 = select i1 %carry_137, i1 %p_Result_909, i1 %Range1_all_zeros_68"   --->   Operation 3150 'select' 'deleted_zeros_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_136)   --->   "%deleted_ones_68 = select i1 %carry_137, i1 %Range1_all_zeros_68, i1 %p_Result_909"   --->   Operation 3151 'select' 'deleted_ones_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_136)   --->   "%xor_ln891_68 = xor i1 %p_Result_911, i1 1"   --->   Operation 3152 'xor' 'xor_ln891_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_136)   --->   "%or_ln891_68 = or i1 %p_Result_912, i1 %xor_ln891_68"   --->   Operation 3153 'or' 'or_ln891_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node overflow_68)   --->   "%xor_ln895_68 = xor i1 %deleted_zeros_68, i1 1"   --->   Operation 3154 'xor' 'xor_ln895_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node overflow_68)   --->   "%or_ln895_68 = or i1 %p_Result_912, i1 %xor_ln895_68"   --->   Operation 3155 'or' 'or_ln895_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3156 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_68 = and i1 %or_ln895_68, i1 %Range1_all_zeros_68"   --->   Operation 3156 'and' 'overflow_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_136)   --->   "%xor_ln896_137 = xor i1 %deleted_ones_68, i1 1"   --->   Operation 3157 'xor' 'xor_ln896_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_136)   --->   "%or_ln896_68 = or i1 %xor_ln896_136, i1 %xor_ln896_137"   --->   Operation 3158 'or' 'or_ln896_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3159 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_136 = and i1 %or_ln891_68, i1 %or_ln896_68"   --->   Operation 3159 'and' 'and_ln896_136' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_204)   --->   "%underflow_68 = and i1 %and_ln896_136, i1 %p_Result_909"   --->   Operation 3160 'and' 'underflow_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_204)   --->   "%select_ln346_136 = select i1 %overflow_68, i16 32767, i16 32768"   --->   Operation 3161 'select' 'select_ln346_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_204)   --->   "%or_ln346_68 = or i1 %overflow_68, i1 %underflow_68"   --->   Operation 3162 'or' 'or_ln346_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3163 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_204 = select i1 %or_ln346_68, i16 %select_ln346_136, i16 %out_data_V_519"   --->   Operation 3163 'select' 'out_data_V_204' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3164 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_68, i16 %out_data_V_204" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3164 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3165 [1/1] (0.12ns)   --->   "%xor_ln896_138 = xor i1 %p_Result_916, i1 1"   --->   Operation 3165 'xor' 'xor_ln896_138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3166 [1/1] (0.12ns)   --->   "%carry_139 = and i1 %p_Result_915, i1 %xor_ln896_138"   --->   Operation 3166 'and' 'carry_139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3167 [1/1] (0.12ns)   --->   "%Range1_all_zeros_69 = xor i1 %p_Result_913, i1 1"   --->   Operation 3167 'xor' 'Range1_all_zeros_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%deleted_zeros_69 = select i1 %carry_139, i1 %p_Result_913, i1 %Range1_all_zeros_69"   --->   Operation 3168 'select' 'deleted_zeros_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_138)   --->   "%deleted_ones_69 = select i1 %carry_139, i1 %Range1_all_zeros_69, i1 %p_Result_913"   --->   Operation 3169 'select' 'deleted_ones_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_138)   --->   "%xor_ln891_69 = xor i1 %p_Result_915, i1 1"   --->   Operation 3170 'xor' 'xor_ln891_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_138)   --->   "%or_ln891_69 = or i1 %p_Result_916, i1 %xor_ln891_69"   --->   Operation 3171 'or' 'or_ln891_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%xor_ln895_69 = xor i1 %deleted_zeros_69, i1 1"   --->   Operation 3172 'xor' 'xor_ln895_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node overflow_69)   --->   "%or_ln895_69 = or i1 %p_Result_916, i1 %xor_ln895_69"   --->   Operation 3173 'or' 'or_ln895_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3174 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_69 = and i1 %or_ln895_69, i1 %Range1_all_zeros_69"   --->   Operation 3174 'and' 'overflow_69' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_138)   --->   "%xor_ln896_139 = xor i1 %deleted_ones_69, i1 1"   --->   Operation 3175 'xor' 'xor_ln896_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_138)   --->   "%or_ln896_69 = or i1 %xor_ln896_138, i1 %xor_ln896_139"   --->   Operation 3176 'or' 'or_ln896_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3177 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_138 = and i1 %or_ln891_69, i1 %or_ln896_69"   --->   Operation 3177 'and' 'and_ln896_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_207)   --->   "%underflow_69 = and i1 %and_ln896_138, i1 %p_Result_913"   --->   Operation 3178 'and' 'underflow_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_207)   --->   "%select_ln346_138 = select i1 %overflow_69, i16 32767, i16 32768"   --->   Operation 3179 'select' 'select_ln346_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_207)   --->   "%or_ln346_69 = or i1 %overflow_69, i1 %underflow_69"   --->   Operation 3180 'or' 'or_ln346_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3181 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_207 = select i1 %or_ln346_69, i16 %select_ln346_138, i16 %out_data_V_521"   --->   Operation 3181 'select' 'out_data_V_207' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3182 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_69, i16 %out_data_V_207" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3182 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3183 [1/1] (0.12ns)   --->   "%xor_ln896_140 = xor i1 %p_Result_920, i1 1"   --->   Operation 3183 'xor' 'xor_ln896_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3184 [1/1] (0.12ns)   --->   "%carry_141 = and i1 %p_Result_919, i1 %xor_ln896_140"   --->   Operation 3184 'and' 'carry_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3185 [1/1] (0.12ns)   --->   "%Range1_all_zeros_70 = xor i1 %p_Result_917, i1 1"   --->   Operation 3185 'xor' 'Range1_all_zeros_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node overflow_70)   --->   "%deleted_zeros_70 = select i1 %carry_141, i1 %p_Result_917, i1 %Range1_all_zeros_70"   --->   Operation 3186 'select' 'deleted_zeros_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_140)   --->   "%deleted_ones_70 = select i1 %carry_141, i1 %Range1_all_zeros_70, i1 %p_Result_917"   --->   Operation 3187 'select' 'deleted_ones_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_140)   --->   "%xor_ln891_70 = xor i1 %p_Result_919, i1 1"   --->   Operation 3188 'xor' 'xor_ln891_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_140)   --->   "%or_ln891_70 = or i1 %p_Result_920, i1 %xor_ln891_70"   --->   Operation 3189 'or' 'or_ln891_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node overflow_70)   --->   "%xor_ln895_70 = xor i1 %deleted_zeros_70, i1 1"   --->   Operation 3190 'xor' 'xor_ln895_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node overflow_70)   --->   "%or_ln895_70 = or i1 %p_Result_920, i1 %xor_ln895_70"   --->   Operation 3191 'or' 'or_ln895_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3192 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_70 = and i1 %or_ln895_70, i1 %Range1_all_zeros_70"   --->   Operation 3192 'and' 'overflow_70' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_140)   --->   "%xor_ln896_141 = xor i1 %deleted_ones_70, i1 1"   --->   Operation 3193 'xor' 'xor_ln896_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_140)   --->   "%or_ln896_70 = or i1 %xor_ln896_140, i1 %xor_ln896_141"   --->   Operation 3194 'or' 'or_ln896_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3195 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_140 = and i1 %or_ln891_70, i1 %or_ln896_70"   --->   Operation 3195 'and' 'and_ln896_140' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_210)   --->   "%underflow_70 = and i1 %and_ln896_140, i1 %p_Result_917"   --->   Operation 3196 'and' 'underflow_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_210)   --->   "%select_ln346_140 = select i1 %overflow_70, i16 32767, i16 32768"   --->   Operation 3197 'select' 'select_ln346_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_210)   --->   "%or_ln346_70 = or i1 %overflow_70, i1 %underflow_70"   --->   Operation 3198 'or' 'or_ln346_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3199 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_210 = select i1 %or_ln346_70, i16 %select_ln346_140, i16 %out_data_V_523"   --->   Operation 3199 'select' 'out_data_V_210' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3200 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_70, i16 %out_data_V_210" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3200 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3201 [1/1] (0.12ns)   --->   "%xor_ln896_142 = xor i1 %p_Result_924, i1 1"   --->   Operation 3201 'xor' 'xor_ln896_142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3202 [1/1] (0.12ns)   --->   "%carry_143 = and i1 %p_Result_923, i1 %xor_ln896_142"   --->   Operation 3202 'and' 'carry_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3203 [1/1] (0.12ns)   --->   "%Range1_all_zeros_71 = xor i1 %p_Result_921, i1 1"   --->   Operation 3203 'xor' 'Range1_all_zeros_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node overflow_71)   --->   "%deleted_zeros_71 = select i1 %carry_143, i1 %p_Result_921, i1 %Range1_all_zeros_71"   --->   Operation 3204 'select' 'deleted_zeros_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_142)   --->   "%deleted_ones_71 = select i1 %carry_143, i1 %Range1_all_zeros_71, i1 %p_Result_921"   --->   Operation 3205 'select' 'deleted_ones_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_142)   --->   "%xor_ln891_71 = xor i1 %p_Result_923, i1 1"   --->   Operation 3206 'xor' 'xor_ln891_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_142)   --->   "%or_ln891_71 = or i1 %p_Result_924, i1 %xor_ln891_71"   --->   Operation 3207 'or' 'or_ln891_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node overflow_71)   --->   "%xor_ln895_71 = xor i1 %deleted_zeros_71, i1 1"   --->   Operation 3208 'xor' 'xor_ln895_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node overflow_71)   --->   "%or_ln895_71 = or i1 %p_Result_924, i1 %xor_ln895_71"   --->   Operation 3209 'or' 'or_ln895_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3210 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_71 = and i1 %or_ln895_71, i1 %Range1_all_zeros_71"   --->   Operation 3210 'and' 'overflow_71' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_142)   --->   "%xor_ln896_143 = xor i1 %deleted_ones_71, i1 1"   --->   Operation 3211 'xor' 'xor_ln896_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_142)   --->   "%or_ln896_71 = or i1 %xor_ln896_142, i1 %xor_ln896_143"   --->   Operation 3212 'or' 'or_ln896_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3213 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_142 = and i1 %or_ln891_71, i1 %or_ln896_71"   --->   Operation 3213 'and' 'and_ln896_142' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_213)   --->   "%underflow_71 = and i1 %and_ln896_142, i1 %p_Result_921"   --->   Operation 3214 'and' 'underflow_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_213)   --->   "%select_ln346_142 = select i1 %overflow_71, i16 32767, i16 32768"   --->   Operation 3215 'select' 'select_ln346_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_213)   --->   "%or_ln346_71 = or i1 %overflow_71, i1 %underflow_71"   --->   Operation 3216 'or' 'or_ln346_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3217 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_213 = select i1 %or_ln346_71, i16 %select_ln346_142, i16 %out_data_V_525"   --->   Operation 3217 'select' 'out_data_V_213' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3218 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_71, i16 %out_data_V_213" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3218 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3219 [1/1] (0.12ns)   --->   "%xor_ln896_144 = xor i1 %p_Result_928, i1 1"   --->   Operation 3219 'xor' 'xor_ln896_144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3220 [1/1] (0.12ns)   --->   "%carry_145 = and i1 %p_Result_927, i1 %xor_ln896_144"   --->   Operation 3220 'and' 'carry_145' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3221 [1/1] (0.12ns)   --->   "%Range1_all_zeros_72 = xor i1 %p_Result_925, i1 1"   --->   Operation 3221 'xor' 'Range1_all_zeros_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node overflow_72)   --->   "%deleted_zeros_72 = select i1 %carry_145, i1 %p_Result_925, i1 %Range1_all_zeros_72"   --->   Operation 3222 'select' 'deleted_zeros_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_144)   --->   "%deleted_ones_72 = select i1 %carry_145, i1 %Range1_all_zeros_72, i1 %p_Result_925"   --->   Operation 3223 'select' 'deleted_ones_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_144)   --->   "%xor_ln891_72 = xor i1 %p_Result_927, i1 1"   --->   Operation 3224 'xor' 'xor_ln891_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_144)   --->   "%or_ln891_72 = or i1 %p_Result_928, i1 %xor_ln891_72"   --->   Operation 3225 'or' 'or_ln891_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node overflow_72)   --->   "%xor_ln895_72 = xor i1 %deleted_zeros_72, i1 1"   --->   Operation 3226 'xor' 'xor_ln895_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node overflow_72)   --->   "%or_ln895_72 = or i1 %p_Result_928, i1 %xor_ln895_72"   --->   Operation 3227 'or' 'or_ln895_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3228 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_72 = and i1 %or_ln895_72, i1 %Range1_all_zeros_72"   --->   Operation 3228 'and' 'overflow_72' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_144)   --->   "%xor_ln896_145 = xor i1 %deleted_ones_72, i1 1"   --->   Operation 3229 'xor' 'xor_ln896_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_144)   --->   "%or_ln896_72 = or i1 %xor_ln896_144, i1 %xor_ln896_145"   --->   Operation 3230 'or' 'or_ln896_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_144 = and i1 %or_ln891_72, i1 %or_ln896_72"   --->   Operation 3231 'and' 'and_ln896_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_216)   --->   "%underflow_72 = and i1 %and_ln896_144, i1 %p_Result_925"   --->   Operation 3232 'and' 'underflow_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_216)   --->   "%select_ln346_144 = select i1 %overflow_72, i16 32767, i16 32768"   --->   Operation 3233 'select' 'select_ln346_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_216)   --->   "%or_ln346_72 = or i1 %overflow_72, i1 %underflow_72"   --->   Operation 3234 'or' 'or_ln346_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3235 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_216 = select i1 %or_ln346_72, i16 %select_ln346_144, i16 %out_data_V_527"   --->   Operation 3235 'select' 'out_data_V_216' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3236 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_72, i16 %out_data_V_216" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3236 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3237 [1/1] (0.12ns)   --->   "%xor_ln896_146 = xor i1 %p_Result_932, i1 1"   --->   Operation 3237 'xor' 'xor_ln896_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3238 [1/1] (0.12ns)   --->   "%carry_147 = and i1 %p_Result_931, i1 %xor_ln896_146"   --->   Operation 3238 'and' 'carry_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3239 [1/1] (0.12ns)   --->   "%Range1_all_zeros_73 = xor i1 %p_Result_929, i1 1"   --->   Operation 3239 'xor' 'Range1_all_zeros_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%deleted_zeros_73 = select i1 %carry_147, i1 %p_Result_929, i1 %Range1_all_zeros_73"   --->   Operation 3240 'select' 'deleted_zeros_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_146)   --->   "%deleted_ones_73 = select i1 %carry_147, i1 %Range1_all_zeros_73, i1 %p_Result_929"   --->   Operation 3241 'select' 'deleted_ones_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_146)   --->   "%xor_ln891_73 = xor i1 %p_Result_931, i1 1"   --->   Operation 3242 'xor' 'xor_ln891_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_146)   --->   "%or_ln891_73 = or i1 %p_Result_932, i1 %xor_ln891_73"   --->   Operation 3243 'or' 'or_ln891_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%xor_ln895_73 = xor i1 %deleted_zeros_73, i1 1"   --->   Operation 3244 'xor' 'xor_ln895_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node overflow_73)   --->   "%or_ln895_73 = or i1 %p_Result_932, i1 %xor_ln895_73"   --->   Operation 3245 'or' 'or_ln895_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3246 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_73 = and i1 %or_ln895_73, i1 %Range1_all_zeros_73"   --->   Operation 3246 'and' 'overflow_73' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_146)   --->   "%xor_ln896_147 = xor i1 %deleted_ones_73, i1 1"   --->   Operation 3247 'xor' 'xor_ln896_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_146)   --->   "%or_ln896_73 = or i1 %xor_ln896_146, i1 %xor_ln896_147"   --->   Operation 3248 'or' 'or_ln896_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3249 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_146 = and i1 %or_ln891_73, i1 %or_ln896_73"   --->   Operation 3249 'and' 'and_ln896_146' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_219)   --->   "%underflow_73 = and i1 %and_ln896_146, i1 %p_Result_929"   --->   Operation 3250 'and' 'underflow_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_219)   --->   "%select_ln346_146 = select i1 %overflow_73, i16 32767, i16 32768"   --->   Operation 3251 'select' 'select_ln346_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_219)   --->   "%or_ln346_73 = or i1 %overflow_73, i1 %underflow_73"   --->   Operation 3252 'or' 'or_ln346_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3253 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_219 = select i1 %or_ln346_73, i16 %select_ln346_146, i16 %out_data_V_529"   --->   Operation 3253 'select' 'out_data_V_219' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3254 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_73, i16 %out_data_V_219" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3254 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3255 [1/1] (0.12ns)   --->   "%xor_ln896_148 = xor i1 %p_Result_936, i1 1"   --->   Operation 3255 'xor' 'xor_ln896_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3256 [1/1] (0.12ns)   --->   "%carry_149 = and i1 %p_Result_935, i1 %xor_ln896_148"   --->   Operation 3256 'and' 'carry_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3257 [1/1] (0.12ns)   --->   "%Range1_all_zeros_74 = xor i1 %p_Result_933, i1 1"   --->   Operation 3257 'xor' 'Range1_all_zeros_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node overflow_74)   --->   "%deleted_zeros_74 = select i1 %carry_149, i1 %p_Result_933, i1 %Range1_all_zeros_74"   --->   Operation 3258 'select' 'deleted_zeros_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_148)   --->   "%deleted_ones_74 = select i1 %carry_149, i1 %Range1_all_zeros_74, i1 %p_Result_933"   --->   Operation 3259 'select' 'deleted_ones_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_148)   --->   "%xor_ln891_74 = xor i1 %p_Result_935, i1 1"   --->   Operation 3260 'xor' 'xor_ln891_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_148)   --->   "%or_ln891_74 = or i1 %p_Result_936, i1 %xor_ln891_74"   --->   Operation 3261 'or' 'or_ln891_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node overflow_74)   --->   "%xor_ln895_74 = xor i1 %deleted_zeros_74, i1 1"   --->   Operation 3262 'xor' 'xor_ln895_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node overflow_74)   --->   "%or_ln895_74 = or i1 %p_Result_936, i1 %xor_ln895_74"   --->   Operation 3263 'or' 'or_ln895_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3264 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_74 = and i1 %or_ln895_74, i1 %Range1_all_zeros_74"   --->   Operation 3264 'and' 'overflow_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_148)   --->   "%xor_ln896_149 = xor i1 %deleted_ones_74, i1 1"   --->   Operation 3265 'xor' 'xor_ln896_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_148)   --->   "%or_ln896_74 = or i1 %xor_ln896_148, i1 %xor_ln896_149"   --->   Operation 3266 'or' 'or_ln896_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3267 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_148 = and i1 %or_ln891_74, i1 %or_ln896_74"   --->   Operation 3267 'and' 'and_ln896_148' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_222)   --->   "%underflow_74 = and i1 %and_ln896_148, i1 %p_Result_933"   --->   Operation 3268 'and' 'underflow_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_222)   --->   "%select_ln346_148 = select i1 %overflow_74, i16 32767, i16 32768"   --->   Operation 3269 'select' 'select_ln346_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_222)   --->   "%or_ln346_74 = or i1 %overflow_74, i1 %underflow_74"   --->   Operation 3270 'or' 'or_ln346_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3271 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_222 = select i1 %or_ln346_74, i16 %select_ln346_148, i16 %out_data_V_531"   --->   Operation 3271 'select' 'out_data_V_222' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3272 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_74, i16 %out_data_V_222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3272 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3273 [1/1] (0.12ns)   --->   "%xor_ln896_150 = xor i1 %p_Result_940, i1 1"   --->   Operation 3273 'xor' 'xor_ln896_150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3274 [1/1] (0.12ns)   --->   "%carry_151 = and i1 %p_Result_939, i1 %xor_ln896_150"   --->   Operation 3274 'and' 'carry_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3275 [1/1] (0.12ns)   --->   "%Range1_all_zeros_75 = xor i1 %p_Result_937, i1 1"   --->   Operation 3275 'xor' 'Range1_all_zeros_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%deleted_zeros_75 = select i1 %carry_151, i1 %p_Result_937, i1 %Range1_all_zeros_75"   --->   Operation 3276 'select' 'deleted_zeros_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_150)   --->   "%deleted_ones_75 = select i1 %carry_151, i1 %Range1_all_zeros_75, i1 %p_Result_937"   --->   Operation 3277 'select' 'deleted_ones_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_150)   --->   "%xor_ln891_75 = xor i1 %p_Result_939, i1 1"   --->   Operation 3278 'xor' 'xor_ln891_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_150)   --->   "%or_ln891_75 = or i1 %p_Result_940, i1 %xor_ln891_75"   --->   Operation 3279 'or' 'or_ln891_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%xor_ln895_75 = xor i1 %deleted_zeros_75, i1 1"   --->   Operation 3280 'xor' 'xor_ln895_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node overflow_75)   --->   "%or_ln895_75 = or i1 %p_Result_940, i1 %xor_ln895_75"   --->   Operation 3281 'or' 'or_ln895_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3282 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_75 = and i1 %or_ln895_75, i1 %Range1_all_zeros_75"   --->   Operation 3282 'and' 'overflow_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_150)   --->   "%xor_ln896_151 = xor i1 %deleted_ones_75, i1 1"   --->   Operation 3283 'xor' 'xor_ln896_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_150)   --->   "%or_ln896_75 = or i1 %xor_ln896_150, i1 %xor_ln896_151"   --->   Operation 3284 'or' 'or_ln896_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3285 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_150 = and i1 %or_ln891_75, i1 %or_ln896_75"   --->   Operation 3285 'and' 'and_ln896_150' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_225)   --->   "%underflow_75 = and i1 %and_ln896_150, i1 %p_Result_937"   --->   Operation 3286 'and' 'underflow_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_225)   --->   "%select_ln346_150 = select i1 %overflow_75, i16 32767, i16 32768"   --->   Operation 3287 'select' 'select_ln346_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_225)   --->   "%or_ln346_75 = or i1 %overflow_75, i1 %underflow_75"   --->   Operation 3288 'or' 'or_ln346_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3289 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_225 = select i1 %or_ln346_75, i16 %select_ln346_150, i16 %out_data_V_533"   --->   Operation 3289 'select' 'out_data_V_225' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3290 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_75, i16 %out_data_V_225" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3290 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3291 [1/1] (0.12ns)   --->   "%xor_ln896_152 = xor i1 %p_Result_944, i1 1"   --->   Operation 3291 'xor' 'xor_ln896_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3292 [1/1] (0.12ns)   --->   "%carry_153 = and i1 %p_Result_943, i1 %xor_ln896_152"   --->   Operation 3292 'and' 'carry_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3293 [1/1] (0.12ns)   --->   "%Range1_all_zeros_76 = xor i1 %p_Result_941, i1 1"   --->   Operation 3293 'xor' 'Range1_all_zeros_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node overflow_76)   --->   "%deleted_zeros_76 = select i1 %carry_153, i1 %p_Result_941, i1 %Range1_all_zeros_76"   --->   Operation 3294 'select' 'deleted_zeros_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_152)   --->   "%deleted_ones_76 = select i1 %carry_153, i1 %Range1_all_zeros_76, i1 %p_Result_941"   --->   Operation 3295 'select' 'deleted_ones_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_152)   --->   "%xor_ln891_76 = xor i1 %p_Result_943, i1 1"   --->   Operation 3296 'xor' 'xor_ln891_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_152)   --->   "%or_ln891_76 = or i1 %p_Result_944, i1 %xor_ln891_76"   --->   Operation 3297 'or' 'or_ln891_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node overflow_76)   --->   "%xor_ln895_76 = xor i1 %deleted_zeros_76, i1 1"   --->   Operation 3298 'xor' 'xor_ln895_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node overflow_76)   --->   "%or_ln895_76 = or i1 %p_Result_944, i1 %xor_ln895_76"   --->   Operation 3299 'or' 'or_ln895_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3300 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_76 = and i1 %or_ln895_76, i1 %Range1_all_zeros_76"   --->   Operation 3300 'and' 'overflow_76' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_152)   --->   "%xor_ln896_153 = xor i1 %deleted_ones_76, i1 1"   --->   Operation 3301 'xor' 'xor_ln896_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_152)   --->   "%or_ln896_76 = or i1 %xor_ln896_152, i1 %xor_ln896_153"   --->   Operation 3302 'or' 'or_ln896_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_152 = and i1 %or_ln891_76, i1 %or_ln896_76"   --->   Operation 3303 'and' 'and_ln896_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_228)   --->   "%underflow_76 = and i1 %and_ln896_152, i1 %p_Result_941"   --->   Operation 3304 'and' 'underflow_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_228)   --->   "%select_ln346_152 = select i1 %overflow_76, i16 32767, i16 32768"   --->   Operation 3305 'select' 'select_ln346_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_228)   --->   "%or_ln346_76 = or i1 %overflow_76, i1 %underflow_76"   --->   Operation 3306 'or' 'or_ln346_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3307 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_228 = select i1 %or_ln346_76, i16 %select_ln346_152, i16 %out_data_V_535"   --->   Operation 3307 'select' 'out_data_V_228' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3308 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_76, i16 %out_data_V_228" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3308 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3309 [1/1] (0.12ns)   --->   "%xor_ln896_154 = xor i1 %p_Result_948, i1 1"   --->   Operation 3309 'xor' 'xor_ln896_154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3310 [1/1] (0.12ns)   --->   "%carry_155 = and i1 %p_Result_947, i1 %xor_ln896_154"   --->   Operation 3310 'and' 'carry_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3311 [1/1] (0.12ns)   --->   "%Range1_all_zeros_77 = xor i1 %p_Result_945, i1 1"   --->   Operation 3311 'xor' 'Range1_all_zeros_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%deleted_zeros_77 = select i1 %carry_155, i1 %p_Result_945, i1 %Range1_all_zeros_77"   --->   Operation 3312 'select' 'deleted_zeros_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_154)   --->   "%deleted_ones_77 = select i1 %carry_155, i1 %Range1_all_zeros_77, i1 %p_Result_945"   --->   Operation 3313 'select' 'deleted_ones_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_154)   --->   "%xor_ln891_77 = xor i1 %p_Result_947, i1 1"   --->   Operation 3314 'xor' 'xor_ln891_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_154)   --->   "%or_ln891_77 = or i1 %p_Result_948, i1 %xor_ln891_77"   --->   Operation 3315 'or' 'or_ln891_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%xor_ln895_77 = xor i1 %deleted_zeros_77, i1 1"   --->   Operation 3316 'xor' 'xor_ln895_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node overflow_77)   --->   "%or_ln895_77 = or i1 %p_Result_948, i1 %xor_ln895_77"   --->   Operation 3317 'or' 'or_ln895_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3318 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_77 = and i1 %or_ln895_77, i1 %Range1_all_zeros_77"   --->   Operation 3318 'and' 'overflow_77' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_154)   --->   "%xor_ln896_155 = xor i1 %deleted_ones_77, i1 1"   --->   Operation 3319 'xor' 'xor_ln896_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_154)   --->   "%or_ln896_77 = or i1 %xor_ln896_154, i1 %xor_ln896_155"   --->   Operation 3320 'or' 'or_ln896_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_154 = and i1 %or_ln891_77, i1 %or_ln896_77"   --->   Operation 3321 'and' 'and_ln896_154' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_231)   --->   "%underflow_77 = and i1 %and_ln896_154, i1 %p_Result_945"   --->   Operation 3322 'and' 'underflow_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_231)   --->   "%select_ln346_154 = select i1 %overflow_77, i16 32767, i16 32768"   --->   Operation 3323 'select' 'select_ln346_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_231)   --->   "%or_ln346_77 = or i1 %overflow_77, i1 %underflow_77"   --->   Operation 3324 'or' 'or_ln346_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3325 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_231 = select i1 %or_ln346_77, i16 %select_ln346_154, i16 %out_data_V_537"   --->   Operation 3325 'select' 'out_data_V_231' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3326 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_77, i16 %out_data_V_231" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3326 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3327 [1/1] (0.12ns)   --->   "%xor_ln896_156 = xor i1 %p_Result_952, i1 1"   --->   Operation 3327 'xor' 'xor_ln896_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3328 [1/1] (0.12ns)   --->   "%carry_157 = and i1 %p_Result_951, i1 %xor_ln896_156"   --->   Operation 3328 'and' 'carry_157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3329 [1/1] (0.12ns)   --->   "%Range1_all_zeros_78 = xor i1 %p_Result_949, i1 1"   --->   Operation 3329 'xor' 'Range1_all_zeros_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node overflow_78)   --->   "%deleted_zeros_78 = select i1 %carry_157, i1 %p_Result_949, i1 %Range1_all_zeros_78"   --->   Operation 3330 'select' 'deleted_zeros_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_156)   --->   "%deleted_ones_78 = select i1 %carry_157, i1 %Range1_all_zeros_78, i1 %p_Result_949"   --->   Operation 3331 'select' 'deleted_ones_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_156)   --->   "%xor_ln891_78 = xor i1 %p_Result_951, i1 1"   --->   Operation 3332 'xor' 'xor_ln891_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_156)   --->   "%or_ln891_78 = or i1 %p_Result_952, i1 %xor_ln891_78"   --->   Operation 3333 'or' 'or_ln891_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node overflow_78)   --->   "%xor_ln895_78 = xor i1 %deleted_zeros_78, i1 1"   --->   Operation 3334 'xor' 'xor_ln895_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node overflow_78)   --->   "%or_ln895_78 = or i1 %p_Result_952, i1 %xor_ln895_78"   --->   Operation 3335 'or' 'or_ln895_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3336 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_78 = and i1 %or_ln895_78, i1 %Range1_all_zeros_78"   --->   Operation 3336 'and' 'overflow_78' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_156)   --->   "%xor_ln896_157 = xor i1 %deleted_ones_78, i1 1"   --->   Operation 3337 'xor' 'xor_ln896_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_156)   --->   "%or_ln896_78 = or i1 %xor_ln896_156, i1 %xor_ln896_157"   --->   Operation 3338 'or' 'or_ln896_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_156 = and i1 %or_ln891_78, i1 %or_ln896_78"   --->   Operation 3339 'and' 'and_ln896_156' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_234)   --->   "%underflow_78 = and i1 %and_ln896_156, i1 %p_Result_949"   --->   Operation 3340 'and' 'underflow_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_234)   --->   "%select_ln346_156 = select i1 %overflow_78, i16 32767, i16 32768"   --->   Operation 3341 'select' 'select_ln346_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_234)   --->   "%or_ln346_78 = or i1 %overflow_78, i1 %underflow_78"   --->   Operation 3342 'or' 'or_ln346_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3343 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_234 = select i1 %or_ln346_78, i16 %select_ln346_156, i16 %out_data_V_539"   --->   Operation 3343 'select' 'out_data_V_234' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3344 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_78, i16 %out_data_V_234" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3344 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3345 [1/1] (0.12ns)   --->   "%xor_ln896_158 = xor i1 %p_Result_956, i1 1"   --->   Operation 3345 'xor' 'xor_ln896_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3346 [1/1] (0.12ns)   --->   "%carry_159 = and i1 %p_Result_955, i1 %xor_ln896_158"   --->   Operation 3346 'and' 'carry_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3347 [1/1] (0.12ns)   --->   "%Range1_all_zeros_79 = xor i1 %p_Result_953, i1 1"   --->   Operation 3347 'xor' 'Range1_all_zeros_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node overflow_79)   --->   "%deleted_zeros_79 = select i1 %carry_159, i1 %p_Result_953, i1 %Range1_all_zeros_79"   --->   Operation 3348 'select' 'deleted_zeros_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_158)   --->   "%deleted_ones_79 = select i1 %carry_159, i1 %Range1_all_zeros_79, i1 %p_Result_953"   --->   Operation 3349 'select' 'deleted_ones_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_158)   --->   "%xor_ln891_79 = xor i1 %p_Result_955, i1 1"   --->   Operation 3350 'xor' 'xor_ln891_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_158)   --->   "%or_ln891_79 = or i1 %p_Result_956, i1 %xor_ln891_79"   --->   Operation 3351 'or' 'or_ln891_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node overflow_79)   --->   "%xor_ln895_79 = xor i1 %deleted_zeros_79, i1 1"   --->   Operation 3352 'xor' 'xor_ln895_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node overflow_79)   --->   "%or_ln895_79 = or i1 %p_Result_956, i1 %xor_ln895_79"   --->   Operation 3353 'or' 'or_ln895_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3354 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_79 = and i1 %or_ln895_79, i1 %Range1_all_zeros_79"   --->   Operation 3354 'and' 'overflow_79' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_158)   --->   "%xor_ln896_159 = xor i1 %deleted_ones_79, i1 1"   --->   Operation 3355 'xor' 'xor_ln896_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_158)   --->   "%or_ln896_79 = or i1 %xor_ln896_158, i1 %xor_ln896_159"   --->   Operation 3356 'or' 'or_ln896_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3357 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_158 = and i1 %or_ln891_79, i1 %or_ln896_79"   --->   Operation 3357 'and' 'and_ln896_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_237)   --->   "%underflow_79 = and i1 %and_ln896_158, i1 %p_Result_953"   --->   Operation 3358 'and' 'underflow_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_237)   --->   "%select_ln346_158 = select i1 %overflow_79, i16 32767, i16 32768"   --->   Operation 3359 'select' 'select_ln346_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_237)   --->   "%or_ln346_79 = or i1 %overflow_79, i1 %underflow_79"   --->   Operation 3360 'or' 'or_ln346_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3361 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_237 = select i1 %or_ln346_79, i16 %select_ln346_158, i16 %out_data_V_541"   --->   Operation 3361 'select' 'out_data_V_237' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3362 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_79, i16 %out_data_V_237" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3362 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3363 [1/1] (0.12ns)   --->   "%xor_ln896_160 = xor i1 %p_Result_960, i1 1"   --->   Operation 3363 'xor' 'xor_ln896_160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3364 [1/1] (0.12ns)   --->   "%carry_161 = and i1 %p_Result_959, i1 %xor_ln896_160"   --->   Operation 3364 'and' 'carry_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3365 [1/1] (0.12ns)   --->   "%Range1_all_zeros_80 = xor i1 %p_Result_957, i1 1"   --->   Operation 3365 'xor' 'Range1_all_zeros_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node overflow_80)   --->   "%deleted_zeros_80 = select i1 %carry_161, i1 %p_Result_957, i1 %Range1_all_zeros_80"   --->   Operation 3366 'select' 'deleted_zeros_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_160)   --->   "%deleted_ones_80 = select i1 %carry_161, i1 %Range1_all_zeros_80, i1 %p_Result_957"   --->   Operation 3367 'select' 'deleted_ones_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_160)   --->   "%xor_ln891_80 = xor i1 %p_Result_959, i1 1"   --->   Operation 3368 'xor' 'xor_ln891_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_160)   --->   "%or_ln891_80 = or i1 %p_Result_960, i1 %xor_ln891_80"   --->   Operation 3369 'or' 'or_ln891_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node overflow_80)   --->   "%xor_ln895_80 = xor i1 %deleted_zeros_80, i1 1"   --->   Operation 3370 'xor' 'xor_ln895_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node overflow_80)   --->   "%or_ln895_80 = or i1 %p_Result_960, i1 %xor_ln895_80"   --->   Operation 3371 'or' 'or_ln895_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3372 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_80 = and i1 %or_ln895_80, i1 %Range1_all_zeros_80"   --->   Operation 3372 'and' 'overflow_80' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_160)   --->   "%xor_ln896_161 = xor i1 %deleted_ones_80, i1 1"   --->   Operation 3373 'xor' 'xor_ln896_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_160)   --->   "%or_ln896_80 = or i1 %xor_ln896_160, i1 %xor_ln896_161"   --->   Operation 3374 'or' 'or_ln896_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3375 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_160 = and i1 %or_ln891_80, i1 %or_ln896_80"   --->   Operation 3375 'and' 'and_ln896_160' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_240)   --->   "%underflow_80 = and i1 %and_ln896_160, i1 %p_Result_957"   --->   Operation 3376 'and' 'underflow_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_240)   --->   "%select_ln346_160 = select i1 %overflow_80, i16 32767, i16 32768"   --->   Operation 3377 'select' 'select_ln346_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_240)   --->   "%or_ln346_80 = or i1 %overflow_80, i1 %underflow_80"   --->   Operation 3378 'or' 'or_ln346_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3379 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_240 = select i1 %or_ln346_80, i16 %select_ln346_160, i16 %out_data_V_543"   --->   Operation 3379 'select' 'out_data_V_240' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3380 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_80, i16 %out_data_V_240" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3380 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3381 [1/1] (0.12ns)   --->   "%xor_ln896_162 = xor i1 %p_Result_964, i1 1"   --->   Operation 3381 'xor' 'xor_ln896_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3382 [1/1] (0.12ns)   --->   "%carry_163 = and i1 %p_Result_963, i1 %xor_ln896_162"   --->   Operation 3382 'and' 'carry_163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3383 [1/1] (0.12ns)   --->   "%Range1_all_zeros_81 = xor i1 %p_Result_961, i1 1"   --->   Operation 3383 'xor' 'Range1_all_zeros_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%deleted_zeros_81 = select i1 %carry_163, i1 %p_Result_961, i1 %Range1_all_zeros_81"   --->   Operation 3384 'select' 'deleted_zeros_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_162)   --->   "%deleted_ones_81 = select i1 %carry_163, i1 %Range1_all_zeros_81, i1 %p_Result_961"   --->   Operation 3385 'select' 'deleted_ones_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_162)   --->   "%xor_ln891_81 = xor i1 %p_Result_963, i1 1"   --->   Operation 3386 'xor' 'xor_ln891_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_162)   --->   "%or_ln891_81 = or i1 %p_Result_964, i1 %xor_ln891_81"   --->   Operation 3387 'or' 'or_ln891_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%xor_ln895_81 = xor i1 %deleted_zeros_81, i1 1"   --->   Operation 3388 'xor' 'xor_ln895_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node overflow_81)   --->   "%or_ln895_81 = or i1 %p_Result_964, i1 %xor_ln895_81"   --->   Operation 3389 'or' 'or_ln895_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3390 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_81 = and i1 %or_ln895_81, i1 %Range1_all_zeros_81"   --->   Operation 3390 'and' 'overflow_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_162)   --->   "%xor_ln896_163 = xor i1 %deleted_ones_81, i1 1"   --->   Operation 3391 'xor' 'xor_ln896_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_162)   --->   "%or_ln896_81 = or i1 %xor_ln896_162, i1 %xor_ln896_163"   --->   Operation 3392 'or' 'or_ln896_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3393 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_162 = and i1 %or_ln891_81, i1 %or_ln896_81"   --->   Operation 3393 'and' 'and_ln896_162' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_243)   --->   "%underflow_81 = and i1 %and_ln896_162, i1 %p_Result_961"   --->   Operation 3394 'and' 'underflow_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_243)   --->   "%select_ln346_162 = select i1 %overflow_81, i16 32767, i16 32768"   --->   Operation 3395 'select' 'select_ln346_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_243)   --->   "%or_ln346_81 = or i1 %overflow_81, i1 %underflow_81"   --->   Operation 3396 'or' 'or_ln346_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3397 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_243 = select i1 %or_ln346_81, i16 %select_ln346_162, i16 %out_data_V_545"   --->   Operation 3397 'select' 'out_data_V_243' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3398 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_81, i16 %out_data_V_243" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3398 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3399 [1/1] (0.12ns)   --->   "%xor_ln896_164 = xor i1 %p_Result_968, i1 1"   --->   Operation 3399 'xor' 'xor_ln896_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3400 [1/1] (0.12ns)   --->   "%carry_165 = and i1 %p_Result_967, i1 %xor_ln896_164"   --->   Operation 3400 'and' 'carry_165' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3401 [1/1] (0.12ns)   --->   "%Range1_all_zeros_82 = xor i1 %p_Result_965, i1 1"   --->   Operation 3401 'xor' 'Range1_all_zeros_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node overflow_82)   --->   "%deleted_zeros_82 = select i1 %carry_165, i1 %p_Result_965, i1 %Range1_all_zeros_82"   --->   Operation 3402 'select' 'deleted_zeros_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_164)   --->   "%deleted_ones_82 = select i1 %carry_165, i1 %Range1_all_zeros_82, i1 %p_Result_965"   --->   Operation 3403 'select' 'deleted_ones_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_164)   --->   "%xor_ln891_82 = xor i1 %p_Result_967, i1 1"   --->   Operation 3404 'xor' 'xor_ln891_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_164)   --->   "%or_ln891_82 = or i1 %p_Result_968, i1 %xor_ln891_82"   --->   Operation 3405 'or' 'or_ln891_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node overflow_82)   --->   "%xor_ln895_82 = xor i1 %deleted_zeros_82, i1 1"   --->   Operation 3406 'xor' 'xor_ln895_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node overflow_82)   --->   "%or_ln895_82 = or i1 %p_Result_968, i1 %xor_ln895_82"   --->   Operation 3407 'or' 'or_ln895_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3408 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_82 = and i1 %or_ln895_82, i1 %Range1_all_zeros_82"   --->   Operation 3408 'and' 'overflow_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_164)   --->   "%xor_ln896_165 = xor i1 %deleted_ones_82, i1 1"   --->   Operation 3409 'xor' 'xor_ln896_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_164)   --->   "%or_ln896_82 = or i1 %xor_ln896_164, i1 %xor_ln896_165"   --->   Operation 3410 'or' 'or_ln896_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3411 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_164 = and i1 %or_ln891_82, i1 %or_ln896_82"   --->   Operation 3411 'and' 'and_ln896_164' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_246)   --->   "%underflow_82 = and i1 %and_ln896_164, i1 %p_Result_965"   --->   Operation 3412 'and' 'underflow_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_246)   --->   "%select_ln346_164 = select i1 %overflow_82, i16 32767, i16 32768"   --->   Operation 3413 'select' 'select_ln346_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_246)   --->   "%or_ln346_82 = or i1 %overflow_82, i1 %underflow_82"   --->   Operation 3414 'or' 'or_ln346_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3415 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_246 = select i1 %or_ln346_82, i16 %select_ln346_164, i16 %out_data_V_547"   --->   Operation 3415 'select' 'out_data_V_246' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3416 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_82, i16 %out_data_V_246" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3416 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3417 [1/1] (0.12ns)   --->   "%xor_ln896_166 = xor i1 %p_Result_972, i1 1"   --->   Operation 3417 'xor' 'xor_ln896_166' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3418 [1/1] (0.12ns)   --->   "%carry_167 = and i1 %p_Result_971, i1 %xor_ln896_166"   --->   Operation 3418 'and' 'carry_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3419 [1/1] (0.12ns)   --->   "%Range1_all_zeros_83 = xor i1 %p_Result_969, i1 1"   --->   Operation 3419 'xor' 'Range1_all_zeros_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%deleted_zeros_83 = select i1 %carry_167, i1 %p_Result_969, i1 %Range1_all_zeros_83"   --->   Operation 3420 'select' 'deleted_zeros_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_166)   --->   "%deleted_ones_83 = select i1 %carry_167, i1 %Range1_all_zeros_83, i1 %p_Result_969"   --->   Operation 3421 'select' 'deleted_ones_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_166)   --->   "%xor_ln891_83 = xor i1 %p_Result_971, i1 1"   --->   Operation 3422 'xor' 'xor_ln891_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_166)   --->   "%or_ln891_83 = or i1 %p_Result_972, i1 %xor_ln891_83"   --->   Operation 3423 'or' 'or_ln891_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%xor_ln895_83 = xor i1 %deleted_zeros_83, i1 1"   --->   Operation 3424 'xor' 'xor_ln895_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node overflow_83)   --->   "%or_ln895_83 = or i1 %p_Result_972, i1 %xor_ln895_83"   --->   Operation 3425 'or' 'or_ln895_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3426 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_83 = and i1 %or_ln895_83, i1 %Range1_all_zeros_83"   --->   Operation 3426 'and' 'overflow_83' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_166)   --->   "%xor_ln896_167 = xor i1 %deleted_ones_83, i1 1"   --->   Operation 3427 'xor' 'xor_ln896_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_166)   --->   "%or_ln896_83 = or i1 %xor_ln896_166, i1 %xor_ln896_167"   --->   Operation 3428 'or' 'or_ln896_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3429 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_166 = and i1 %or_ln891_83, i1 %or_ln896_83"   --->   Operation 3429 'and' 'and_ln896_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_249)   --->   "%underflow_83 = and i1 %and_ln896_166, i1 %p_Result_969"   --->   Operation 3430 'and' 'underflow_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_249)   --->   "%select_ln346_166 = select i1 %overflow_83, i16 32767, i16 32768"   --->   Operation 3431 'select' 'select_ln346_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3432 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_249)   --->   "%or_ln346_83 = or i1 %overflow_83, i1 %underflow_83"   --->   Operation 3432 'or' 'or_ln346_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3433 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_249 = select i1 %or_ln346_83, i16 %select_ln346_166, i16 %out_data_V_549"   --->   Operation 3433 'select' 'out_data_V_249' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3434 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_83, i16 %out_data_V_249" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3434 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3435 [1/1] (0.12ns)   --->   "%xor_ln896_168 = xor i1 %p_Result_976, i1 1"   --->   Operation 3435 'xor' 'xor_ln896_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3436 [1/1] (0.12ns)   --->   "%carry_169 = and i1 %p_Result_975, i1 %xor_ln896_168"   --->   Operation 3436 'and' 'carry_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3437 [1/1] (0.12ns)   --->   "%Range1_all_zeros_84 = xor i1 %p_Result_973, i1 1"   --->   Operation 3437 'xor' 'Range1_all_zeros_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node overflow_84)   --->   "%deleted_zeros_84 = select i1 %carry_169, i1 %p_Result_973, i1 %Range1_all_zeros_84"   --->   Operation 3438 'select' 'deleted_zeros_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_168)   --->   "%deleted_ones_84 = select i1 %carry_169, i1 %Range1_all_zeros_84, i1 %p_Result_973"   --->   Operation 3439 'select' 'deleted_ones_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_168)   --->   "%xor_ln891_84 = xor i1 %p_Result_975, i1 1"   --->   Operation 3440 'xor' 'xor_ln891_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_168)   --->   "%or_ln891_84 = or i1 %p_Result_976, i1 %xor_ln891_84"   --->   Operation 3441 'or' 'or_ln891_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node overflow_84)   --->   "%xor_ln895_84 = xor i1 %deleted_zeros_84, i1 1"   --->   Operation 3442 'xor' 'xor_ln895_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node overflow_84)   --->   "%or_ln895_84 = or i1 %p_Result_976, i1 %xor_ln895_84"   --->   Operation 3443 'or' 'or_ln895_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3444 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_84 = and i1 %or_ln895_84, i1 %Range1_all_zeros_84"   --->   Operation 3444 'and' 'overflow_84' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_168)   --->   "%xor_ln896_169 = xor i1 %deleted_ones_84, i1 1"   --->   Operation 3445 'xor' 'xor_ln896_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_168)   --->   "%or_ln896_84 = or i1 %xor_ln896_168, i1 %xor_ln896_169"   --->   Operation 3446 'or' 'or_ln896_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3447 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_168 = and i1 %or_ln891_84, i1 %or_ln896_84"   --->   Operation 3447 'and' 'and_ln896_168' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_252)   --->   "%underflow_84 = and i1 %and_ln896_168, i1 %p_Result_973"   --->   Operation 3448 'and' 'underflow_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_252)   --->   "%select_ln346_168 = select i1 %overflow_84, i16 32767, i16 32768"   --->   Operation 3449 'select' 'select_ln346_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_252)   --->   "%or_ln346_84 = or i1 %overflow_84, i1 %underflow_84"   --->   Operation 3450 'or' 'or_ln346_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3451 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_252 = select i1 %or_ln346_84, i16 %select_ln346_168, i16 %out_data_V_551"   --->   Operation 3451 'select' 'out_data_V_252' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3452 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_84, i16 %out_data_V_252" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3452 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3453 [1/1] (0.12ns)   --->   "%xor_ln896_170 = xor i1 %p_Result_980, i1 1"   --->   Operation 3453 'xor' 'xor_ln896_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3454 [1/1] (0.12ns)   --->   "%carry_171 = and i1 %p_Result_979, i1 %xor_ln896_170"   --->   Operation 3454 'and' 'carry_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3455 [1/1] (0.12ns)   --->   "%Range1_all_zeros_85 = xor i1 %p_Result_977, i1 1"   --->   Operation 3455 'xor' 'Range1_all_zeros_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%deleted_zeros_85 = select i1 %carry_171, i1 %p_Result_977, i1 %Range1_all_zeros_85"   --->   Operation 3456 'select' 'deleted_zeros_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_170)   --->   "%deleted_ones_85 = select i1 %carry_171, i1 %Range1_all_zeros_85, i1 %p_Result_977"   --->   Operation 3457 'select' 'deleted_ones_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_170)   --->   "%xor_ln891_85 = xor i1 %p_Result_979, i1 1"   --->   Operation 3458 'xor' 'xor_ln891_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_170)   --->   "%or_ln891_85 = or i1 %p_Result_980, i1 %xor_ln891_85"   --->   Operation 3459 'or' 'or_ln891_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%xor_ln895_85 = xor i1 %deleted_zeros_85, i1 1"   --->   Operation 3460 'xor' 'xor_ln895_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node overflow_85)   --->   "%or_ln895_85 = or i1 %p_Result_980, i1 %xor_ln895_85"   --->   Operation 3461 'or' 'or_ln895_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3462 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_85 = and i1 %or_ln895_85, i1 %Range1_all_zeros_85"   --->   Operation 3462 'and' 'overflow_85' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_170)   --->   "%xor_ln896_171 = xor i1 %deleted_ones_85, i1 1"   --->   Operation 3463 'xor' 'xor_ln896_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_170)   --->   "%or_ln896_85 = or i1 %xor_ln896_170, i1 %xor_ln896_171"   --->   Operation 3464 'or' 'or_ln896_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3465 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_170 = and i1 %or_ln891_85, i1 %or_ln896_85"   --->   Operation 3465 'and' 'and_ln896_170' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_255)   --->   "%underflow_85 = and i1 %and_ln896_170, i1 %p_Result_977"   --->   Operation 3466 'and' 'underflow_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_255)   --->   "%select_ln346_170 = select i1 %overflow_85, i16 32767, i16 32768"   --->   Operation 3467 'select' 'select_ln346_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_255)   --->   "%or_ln346_85 = or i1 %overflow_85, i1 %underflow_85"   --->   Operation 3468 'or' 'or_ln346_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3469 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_255 = select i1 %or_ln346_85, i16 %select_ln346_170, i16 %out_data_V_553"   --->   Operation 3469 'select' 'out_data_V_255' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3470 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_85, i16 %out_data_V_255" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3470 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3471 [1/1] (0.12ns)   --->   "%xor_ln896_172 = xor i1 %p_Result_984, i1 1"   --->   Operation 3471 'xor' 'xor_ln896_172' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3472 [1/1] (0.12ns)   --->   "%carry_173 = and i1 %p_Result_983, i1 %xor_ln896_172"   --->   Operation 3472 'and' 'carry_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3473 [1/1] (0.12ns)   --->   "%Range1_all_zeros_86 = xor i1 %p_Result_981, i1 1"   --->   Operation 3473 'xor' 'Range1_all_zeros_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node overflow_86)   --->   "%deleted_zeros_86 = select i1 %carry_173, i1 %p_Result_981, i1 %Range1_all_zeros_86"   --->   Operation 3474 'select' 'deleted_zeros_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_172)   --->   "%deleted_ones_86 = select i1 %carry_173, i1 %Range1_all_zeros_86, i1 %p_Result_981"   --->   Operation 3475 'select' 'deleted_ones_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_172)   --->   "%xor_ln891_86 = xor i1 %p_Result_983, i1 1"   --->   Operation 3476 'xor' 'xor_ln891_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_172)   --->   "%or_ln891_86 = or i1 %p_Result_984, i1 %xor_ln891_86"   --->   Operation 3477 'or' 'or_ln891_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node overflow_86)   --->   "%xor_ln895_86 = xor i1 %deleted_zeros_86, i1 1"   --->   Operation 3478 'xor' 'xor_ln895_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node overflow_86)   --->   "%or_ln895_86 = or i1 %p_Result_984, i1 %xor_ln895_86"   --->   Operation 3479 'or' 'or_ln895_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3480 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_86 = and i1 %or_ln895_86, i1 %Range1_all_zeros_86"   --->   Operation 3480 'and' 'overflow_86' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_172)   --->   "%xor_ln896_173 = xor i1 %deleted_ones_86, i1 1"   --->   Operation 3481 'xor' 'xor_ln896_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_172)   --->   "%or_ln896_86 = or i1 %xor_ln896_172, i1 %xor_ln896_173"   --->   Operation 3482 'or' 'or_ln896_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_172 = and i1 %or_ln891_86, i1 %or_ln896_86"   --->   Operation 3483 'and' 'and_ln896_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_258)   --->   "%underflow_86 = and i1 %and_ln896_172, i1 %p_Result_981"   --->   Operation 3484 'and' 'underflow_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_258)   --->   "%select_ln346_172 = select i1 %overflow_86, i16 32767, i16 32768"   --->   Operation 3485 'select' 'select_ln346_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_258)   --->   "%or_ln346_86 = or i1 %overflow_86, i1 %underflow_86"   --->   Operation 3486 'or' 'or_ln346_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3487 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_258 = select i1 %or_ln346_86, i16 %select_ln346_172, i16 %out_data_V_555"   --->   Operation 3487 'select' 'out_data_V_258' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3488 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_86, i16 %out_data_V_258" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3488 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3489 [1/1] (0.12ns)   --->   "%xor_ln896_174 = xor i1 %p_Result_988, i1 1"   --->   Operation 3489 'xor' 'xor_ln896_174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3490 [1/1] (0.12ns)   --->   "%carry_175 = and i1 %p_Result_987, i1 %xor_ln896_174"   --->   Operation 3490 'and' 'carry_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3491 [1/1] (0.12ns)   --->   "%Range1_all_zeros_87 = xor i1 %p_Result_985, i1 1"   --->   Operation 3491 'xor' 'Range1_all_zeros_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node overflow_87)   --->   "%deleted_zeros_87 = select i1 %carry_175, i1 %p_Result_985, i1 %Range1_all_zeros_87"   --->   Operation 3492 'select' 'deleted_zeros_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_174)   --->   "%deleted_ones_87 = select i1 %carry_175, i1 %Range1_all_zeros_87, i1 %p_Result_985"   --->   Operation 3493 'select' 'deleted_ones_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_174)   --->   "%xor_ln891_87 = xor i1 %p_Result_987, i1 1"   --->   Operation 3494 'xor' 'xor_ln891_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_174)   --->   "%or_ln891_87 = or i1 %p_Result_988, i1 %xor_ln891_87"   --->   Operation 3495 'or' 'or_ln891_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node overflow_87)   --->   "%xor_ln895_87 = xor i1 %deleted_zeros_87, i1 1"   --->   Operation 3496 'xor' 'xor_ln895_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node overflow_87)   --->   "%or_ln895_87 = or i1 %p_Result_988, i1 %xor_ln895_87"   --->   Operation 3497 'or' 'or_ln895_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3498 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_87 = and i1 %or_ln895_87, i1 %Range1_all_zeros_87"   --->   Operation 3498 'and' 'overflow_87' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_174)   --->   "%xor_ln896_175 = xor i1 %deleted_ones_87, i1 1"   --->   Operation 3499 'xor' 'xor_ln896_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_174)   --->   "%or_ln896_87 = or i1 %xor_ln896_174, i1 %xor_ln896_175"   --->   Operation 3500 'or' 'or_ln896_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3501 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_174 = and i1 %or_ln891_87, i1 %or_ln896_87"   --->   Operation 3501 'and' 'and_ln896_174' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_261)   --->   "%underflow_87 = and i1 %and_ln896_174, i1 %p_Result_985"   --->   Operation 3502 'and' 'underflow_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_261)   --->   "%select_ln346_174 = select i1 %overflow_87, i16 32767, i16 32768"   --->   Operation 3503 'select' 'select_ln346_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_261)   --->   "%or_ln346_87 = or i1 %overflow_87, i1 %underflow_87"   --->   Operation 3504 'or' 'or_ln346_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3505 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_261 = select i1 %or_ln346_87, i16 %select_ln346_174, i16 %out_data_V_557"   --->   Operation 3505 'select' 'out_data_V_261' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3506 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_87, i16 %out_data_V_261" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3506 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3507 [1/1] (0.12ns)   --->   "%xor_ln896_176 = xor i1 %p_Result_992, i1 1"   --->   Operation 3507 'xor' 'xor_ln896_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3508 [1/1] (0.12ns)   --->   "%carry_177 = and i1 %p_Result_991, i1 %xor_ln896_176"   --->   Operation 3508 'and' 'carry_177' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3509 [1/1] (0.12ns)   --->   "%Range1_all_zeros_88 = xor i1 %p_Result_989, i1 1"   --->   Operation 3509 'xor' 'Range1_all_zeros_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node overflow_88)   --->   "%deleted_zeros_88 = select i1 %carry_177, i1 %p_Result_989, i1 %Range1_all_zeros_88"   --->   Operation 3510 'select' 'deleted_zeros_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_176)   --->   "%deleted_ones_88 = select i1 %carry_177, i1 %Range1_all_zeros_88, i1 %p_Result_989"   --->   Operation 3511 'select' 'deleted_ones_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_176)   --->   "%xor_ln891_88 = xor i1 %p_Result_991, i1 1"   --->   Operation 3512 'xor' 'xor_ln891_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_176)   --->   "%or_ln891_88 = or i1 %p_Result_992, i1 %xor_ln891_88"   --->   Operation 3513 'or' 'or_ln891_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node overflow_88)   --->   "%xor_ln895_88 = xor i1 %deleted_zeros_88, i1 1"   --->   Operation 3514 'xor' 'xor_ln895_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node overflow_88)   --->   "%or_ln895_88 = or i1 %p_Result_992, i1 %xor_ln895_88"   --->   Operation 3515 'or' 'or_ln895_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3516 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_88 = and i1 %or_ln895_88, i1 %Range1_all_zeros_88"   --->   Operation 3516 'and' 'overflow_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_176)   --->   "%xor_ln896_177 = xor i1 %deleted_ones_88, i1 1"   --->   Operation 3517 'xor' 'xor_ln896_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_176)   --->   "%or_ln896_88 = or i1 %xor_ln896_176, i1 %xor_ln896_177"   --->   Operation 3518 'or' 'or_ln896_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3519 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_176 = and i1 %or_ln891_88, i1 %or_ln896_88"   --->   Operation 3519 'and' 'and_ln896_176' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_264)   --->   "%underflow_88 = and i1 %and_ln896_176, i1 %p_Result_989"   --->   Operation 3520 'and' 'underflow_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_264)   --->   "%select_ln346_176 = select i1 %overflow_88, i16 32767, i16 32768"   --->   Operation 3521 'select' 'select_ln346_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_264)   --->   "%or_ln346_88 = or i1 %overflow_88, i1 %underflow_88"   --->   Operation 3522 'or' 'or_ln346_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3523 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_264 = select i1 %or_ln346_88, i16 %select_ln346_176, i16 %out_data_V_559"   --->   Operation 3523 'select' 'out_data_V_264' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3524 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_88, i16 %out_data_V_264" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3524 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3525 [1/1] (0.12ns)   --->   "%xor_ln896_178 = xor i1 %p_Result_996, i1 1"   --->   Operation 3525 'xor' 'xor_ln896_178' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3526 [1/1] (0.12ns)   --->   "%carry_179 = and i1 %p_Result_995, i1 %xor_ln896_178"   --->   Operation 3526 'and' 'carry_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3527 [1/1] (0.12ns)   --->   "%Range1_all_zeros_89 = xor i1 %p_Result_993, i1 1"   --->   Operation 3527 'xor' 'Range1_all_zeros_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%deleted_zeros_89 = select i1 %carry_179, i1 %p_Result_993, i1 %Range1_all_zeros_89"   --->   Operation 3528 'select' 'deleted_zeros_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_178)   --->   "%deleted_ones_89 = select i1 %carry_179, i1 %Range1_all_zeros_89, i1 %p_Result_993"   --->   Operation 3529 'select' 'deleted_ones_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_178)   --->   "%xor_ln891_89 = xor i1 %p_Result_995, i1 1"   --->   Operation 3530 'xor' 'xor_ln891_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_178)   --->   "%or_ln891_89 = or i1 %p_Result_996, i1 %xor_ln891_89"   --->   Operation 3531 'or' 'or_ln891_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%xor_ln895_89 = xor i1 %deleted_zeros_89, i1 1"   --->   Operation 3532 'xor' 'xor_ln895_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node overflow_89)   --->   "%or_ln895_89 = or i1 %p_Result_996, i1 %xor_ln895_89"   --->   Operation 3533 'or' 'or_ln895_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3534 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_89 = and i1 %or_ln895_89, i1 %Range1_all_zeros_89"   --->   Operation 3534 'and' 'overflow_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_178)   --->   "%xor_ln896_179 = xor i1 %deleted_ones_89, i1 1"   --->   Operation 3535 'xor' 'xor_ln896_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_178)   --->   "%or_ln896_89 = or i1 %xor_ln896_178, i1 %xor_ln896_179"   --->   Operation 3536 'or' 'or_ln896_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3537 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_178 = and i1 %or_ln891_89, i1 %or_ln896_89"   --->   Operation 3537 'and' 'and_ln896_178' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_267)   --->   "%underflow_89 = and i1 %and_ln896_178, i1 %p_Result_993"   --->   Operation 3538 'and' 'underflow_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_267)   --->   "%select_ln346_178 = select i1 %overflow_89, i16 32767, i16 32768"   --->   Operation 3539 'select' 'select_ln346_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_267)   --->   "%or_ln346_89 = or i1 %overflow_89, i1 %underflow_89"   --->   Operation 3540 'or' 'or_ln346_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3541 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_267 = select i1 %or_ln346_89, i16 %select_ln346_178, i16 %out_data_V_561"   --->   Operation 3541 'select' 'out_data_V_267' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3542 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_89, i16 %out_data_V_267" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3542 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3543 [1/1] (0.12ns)   --->   "%xor_ln896_180 = xor i1 %p_Result_1000, i1 1"   --->   Operation 3543 'xor' 'xor_ln896_180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3544 [1/1] (0.12ns)   --->   "%carry_181 = and i1 %p_Result_999, i1 %xor_ln896_180"   --->   Operation 3544 'and' 'carry_181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3545 [1/1] (0.12ns)   --->   "%Range1_all_zeros_90 = xor i1 %p_Result_997, i1 1"   --->   Operation 3545 'xor' 'Range1_all_zeros_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node overflow_90)   --->   "%deleted_zeros_90 = select i1 %carry_181, i1 %p_Result_997, i1 %Range1_all_zeros_90"   --->   Operation 3546 'select' 'deleted_zeros_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_180)   --->   "%deleted_ones_90 = select i1 %carry_181, i1 %Range1_all_zeros_90, i1 %p_Result_997"   --->   Operation 3547 'select' 'deleted_ones_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_180)   --->   "%xor_ln891_90 = xor i1 %p_Result_999, i1 1"   --->   Operation 3548 'xor' 'xor_ln891_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_180)   --->   "%or_ln891_90 = or i1 %p_Result_1000, i1 %xor_ln891_90"   --->   Operation 3549 'or' 'or_ln891_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node overflow_90)   --->   "%xor_ln895_90 = xor i1 %deleted_zeros_90, i1 1"   --->   Operation 3550 'xor' 'xor_ln895_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node overflow_90)   --->   "%or_ln895_90 = or i1 %p_Result_1000, i1 %xor_ln895_90"   --->   Operation 3551 'or' 'or_ln895_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3552 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_90 = and i1 %or_ln895_90, i1 %Range1_all_zeros_90"   --->   Operation 3552 'and' 'overflow_90' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_180)   --->   "%xor_ln896_181 = xor i1 %deleted_ones_90, i1 1"   --->   Operation 3553 'xor' 'xor_ln896_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_180)   --->   "%or_ln896_90 = or i1 %xor_ln896_180, i1 %xor_ln896_181"   --->   Operation 3554 'or' 'or_ln896_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3555 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_180 = and i1 %or_ln891_90, i1 %or_ln896_90"   --->   Operation 3555 'and' 'and_ln896_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_270)   --->   "%underflow_90 = and i1 %and_ln896_180, i1 %p_Result_997"   --->   Operation 3556 'and' 'underflow_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_270)   --->   "%select_ln346_180 = select i1 %overflow_90, i16 32767, i16 32768"   --->   Operation 3557 'select' 'select_ln346_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_270)   --->   "%or_ln346_90 = or i1 %overflow_90, i1 %underflow_90"   --->   Operation 3558 'or' 'or_ln346_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3559 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_270 = select i1 %or_ln346_90, i16 %select_ln346_180, i16 %out_data_V_563"   --->   Operation 3559 'select' 'out_data_V_270' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3560 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_90, i16 %out_data_V_270" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3560 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3561 [1/1] (0.12ns)   --->   "%xor_ln896_182 = xor i1 %p_Result_1004, i1 1"   --->   Operation 3561 'xor' 'xor_ln896_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3562 [1/1] (0.12ns)   --->   "%carry_183 = and i1 %p_Result_1003, i1 %xor_ln896_182"   --->   Operation 3562 'and' 'carry_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3563 [1/1] (0.12ns)   --->   "%Range1_all_zeros_91 = xor i1 %p_Result_1001, i1 1"   --->   Operation 3563 'xor' 'Range1_all_zeros_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%deleted_zeros_91 = select i1 %carry_183, i1 %p_Result_1001, i1 %Range1_all_zeros_91"   --->   Operation 3564 'select' 'deleted_zeros_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_182)   --->   "%deleted_ones_91 = select i1 %carry_183, i1 %Range1_all_zeros_91, i1 %p_Result_1001"   --->   Operation 3565 'select' 'deleted_ones_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_182)   --->   "%xor_ln891_91 = xor i1 %p_Result_1003, i1 1"   --->   Operation 3566 'xor' 'xor_ln891_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_182)   --->   "%or_ln891_91 = or i1 %p_Result_1004, i1 %xor_ln891_91"   --->   Operation 3567 'or' 'or_ln891_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%xor_ln895_91 = xor i1 %deleted_zeros_91, i1 1"   --->   Operation 3568 'xor' 'xor_ln895_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node overflow_91)   --->   "%or_ln895_91 = or i1 %p_Result_1004, i1 %xor_ln895_91"   --->   Operation 3569 'or' 'or_ln895_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3570 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_91 = and i1 %or_ln895_91, i1 %Range1_all_zeros_91"   --->   Operation 3570 'and' 'overflow_91' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_182)   --->   "%xor_ln896_183 = xor i1 %deleted_ones_91, i1 1"   --->   Operation 3571 'xor' 'xor_ln896_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_182)   --->   "%or_ln896_91 = or i1 %xor_ln896_182, i1 %xor_ln896_183"   --->   Operation 3572 'or' 'or_ln896_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3573 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_182 = and i1 %or_ln891_91, i1 %or_ln896_91"   --->   Operation 3573 'and' 'and_ln896_182' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_273)   --->   "%underflow_91 = and i1 %and_ln896_182, i1 %p_Result_1001"   --->   Operation 3574 'and' 'underflow_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_273)   --->   "%select_ln346_182 = select i1 %overflow_91, i16 32767, i16 32768"   --->   Operation 3575 'select' 'select_ln346_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_273)   --->   "%or_ln346_91 = or i1 %overflow_91, i1 %underflow_91"   --->   Operation 3576 'or' 'or_ln346_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3577 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_273 = select i1 %or_ln346_91, i16 %select_ln346_182, i16 %out_data_V_565"   --->   Operation 3577 'select' 'out_data_V_273' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3578 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_91, i16 %out_data_V_273" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3578 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3579 [1/1] (0.12ns)   --->   "%xor_ln896_184 = xor i1 %p_Result_1008, i1 1"   --->   Operation 3579 'xor' 'xor_ln896_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3580 [1/1] (0.12ns)   --->   "%carry_185 = and i1 %p_Result_1007, i1 %xor_ln896_184"   --->   Operation 3580 'and' 'carry_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3581 [1/1] (0.12ns)   --->   "%Range1_all_zeros_92 = xor i1 %p_Result_1005, i1 1"   --->   Operation 3581 'xor' 'Range1_all_zeros_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node overflow_92)   --->   "%deleted_zeros_92 = select i1 %carry_185, i1 %p_Result_1005, i1 %Range1_all_zeros_92"   --->   Operation 3582 'select' 'deleted_zeros_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_184)   --->   "%deleted_ones_92 = select i1 %carry_185, i1 %Range1_all_zeros_92, i1 %p_Result_1005"   --->   Operation 3583 'select' 'deleted_ones_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_184)   --->   "%xor_ln891_92 = xor i1 %p_Result_1007, i1 1"   --->   Operation 3584 'xor' 'xor_ln891_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_184)   --->   "%or_ln891_92 = or i1 %p_Result_1008, i1 %xor_ln891_92"   --->   Operation 3585 'or' 'or_ln891_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node overflow_92)   --->   "%xor_ln895_92 = xor i1 %deleted_zeros_92, i1 1"   --->   Operation 3586 'xor' 'xor_ln895_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node overflow_92)   --->   "%or_ln895_92 = or i1 %p_Result_1008, i1 %xor_ln895_92"   --->   Operation 3587 'or' 'or_ln895_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3588 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_92 = and i1 %or_ln895_92, i1 %Range1_all_zeros_92"   --->   Operation 3588 'and' 'overflow_92' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_184)   --->   "%xor_ln896_185 = xor i1 %deleted_ones_92, i1 1"   --->   Operation 3589 'xor' 'xor_ln896_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_184)   --->   "%or_ln896_92 = or i1 %xor_ln896_184, i1 %xor_ln896_185"   --->   Operation 3590 'or' 'or_ln896_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3591 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_184 = and i1 %or_ln891_92, i1 %or_ln896_92"   --->   Operation 3591 'and' 'and_ln896_184' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_276)   --->   "%underflow_92 = and i1 %and_ln896_184, i1 %p_Result_1005"   --->   Operation 3592 'and' 'underflow_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_276)   --->   "%select_ln346_184 = select i1 %overflow_92, i16 32767, i16 32768"   --->   Operation 3593 'select' 'select_ln346_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_276)   --->   "%or_ln346_92 = or i1 %overflow_92, i1 %underflow_92"   --->   Operation 3594 'or' 'or_ln346_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3595 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_276 = select i1 %or_ln346_92, i16 %select_ln346_184, i16 %out_data_V_567"   --->   Operation 3595 'select' 'out_data_V_276' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3596 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_92, i16 %out_data_V_276" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3596 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3597 [1/1] (0.12ns)   --->   "%xor_ln896_186 = xor i1 %p_Result_1012, i1 1"   --->   Operation 3597 'xor' 'xor_ln896_186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3598 [1/1] (0.12ns)   --->   "%carry_187 = and i1 %p_Result_1011, i1 %xor_ln896_186"   --->   Operation 3598 'and' 'carry_187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3599 [1/1] (0.12ns)   --->   "%Range1_all_zeros_93 = xor i1 %p_Result_1009, i1 1"   --->   Operation 3599 'xor' 'Range1_all_zeros_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%deleted_zeros_93 = select i1 %carry_187, i1 %p_Result_1009, i1 %Range1_all_zeros_93"   --->   Operation 3600 'select' 'deleted_zeros_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_186)   --->   "%deleted_ones_93 = select i1 %carry_187, i1 %Range1_all_zeros_93, i1 %p_Result_1009"   --->   Operation 3601 'select' 'deleted_ones_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_186)   --->   "%xor_ln891_93 = xor i1 %p_Result_1011, i1 1"   --->   Operation 3602 'xor' 'xor_ln891_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_186)   --->   "%or_ln891_93 = or i1 %p_Result_1012, i1 %xor_ln891_93"   --->   Operation 3603 'or' 'or_ln891_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%xor_ln895_93 = xor i1 %deleted_zeros_93, i1 1"   --->   Operation 3604 'xor' 'xor_ln895_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%or_ln895_93 = or i1 %p_Result_1012, i1 %xor_ln895_93"   --->   Operation 3605 'or' 'or_ln895_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3606 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_93 = and i1 %or_ln895_93, i1 %Range1_all_zeros_93"   --->   Operation 3606 'and' 'overflow_93' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_186)   --->   "%xor_ln896_187 = xor i1 %deleted_ones_93, i1 1"   --->   Operation 3607 'xor' 'xor_ln896_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_186)   --->   "%or_ln896_93 = or i1 %xor_ln896_186, i1 %xor_ln896_187"   --->   Operation 3608 'or' 'or_ln896_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3609 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_186 = and i1 %or_ln891_93, i1 %or_ln896_93"   --->   Operation 3609 'and' 'and_ln896_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_279)   --->   "%underflow_93 = and i1 %and_ln896_186, i1 %p_Result_1009"   --->   Operation 3610 'and' 'underflow_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_279)   --->   "%select_ln346_186 = select i1 %overflow_93, i16 32767, i16 32768"   --->   Operation 3611 'select' 'select_ln346_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_279)   --->   "%or_ln346_93 = or i1 %overflow_93, i1 %underflow_93"   --->   Operation 3612 'or' 'or_ln346_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3613 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_279 = select i1 %or_ln346_93, i16 %select_ln346_186, i16 %out_data_V_569"   --->   Operation 3613 'select' 'out_data_V_279' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3614 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_93, i16 %out_data_V_279" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3614 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3615 [1/1] (0.12ns)   --->   "%xor_ln896_188 = xor i1 %p_Result_1016, i1 1"   --->   Operation 3615 'xor' 'xor_ln896_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3616 [1/1] (0.12ns)   --->   "%carry_189 = and i1 %p_Result_1015, i1 %xor_ln896_188"   --->   Operation 3616 'and' 'carry_189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3617 [1/1] (0.12ns)   --->   "%Range1_all_zeros_94 = xor i1 %p_Result_1013, i1 1"   --->   Operation 3617 'xor' 'Range1_all_zeros_94' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node overflow_94)   --->   "%deleted_zeros_94 = select i1 %carry_189, i1 %p_Result_1013, i1 %Range1_all_zeros_94"   --->   Operation 3618 'select' 'deleted_zeros_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_188)   --->   "%deleted_ones_94 = select i1 %carry_189, i1 %Range1_all_zeros_94, i1 %p_Result_1013"   --->   Operation 3619 'select' 'deleted_ones_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_188)   --->   "%xor_ln891_94 = xor i1 %p_Result_1015, i1 1"   --->   Operation 3620 'xor' 'xor_ln891_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_188)   --->   "%or_ln891_94 = or i1 %p_Result_1016, i1 %xor_ln891_94"   --->   Operation 3621 'or' 'or_ln891_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node overflow_94)   --->   "%xor_ln895_94 = xor i1 %deleted_zeros_94, i1 1"   --->   Operation 3622 'xor' 'xor_ln895_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node overflow_94)   --->   "%or_ln895_94 = or i1 %p_Result_1016, i1 %xor_ln895_94"   --->   Operation 3623 'or' 'or_ln895_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3624 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_94 = and i1 %or_ln895_94, i1 %Range1_all_zeros_94"   --->   Operation 3624 'and' 'overflow_94' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_188)   --->   "%xor_ln896_189 = xor i1 %deleted_ones_94, i1 1"   --->   Operation 3625 'xor' 'xor_ln896_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_188)   --->   "%or_ln896_94 = or i1 %xor_ln896_188, i1 %xor_ln896_189"   --->   Operation 3626 'or' 'or_ln896_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3627 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_188 = and i1 %or_ln891_94, i1 %or_ln896_94"   --->   Operation 3627 'and' 'and_ln896_188' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_282)   --->   "%underflow_94 = and i1 %and_ln896_188, i1 %p_Result_1013"   --->   Operation 3628 'and' 'underflow_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_282)   --->   "%select_ln346_188 = select i1 %overflow_94, i16 32767, i16 32768"   --->   Operation 3629 'select' 'select_ln346_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_282)   --->   "%or_ln346_94 = or i1 %overflow_94, i1 %underflow_94"   --->   Operation 3630 'or' 'or_ln346_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3631 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_282 = select i1 %or_ln346_94, i16 %select_ln346_188, i16 %out_data_V_571"   --->   Operation 3631 'select' 'out_data_V_282' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3632 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_94, i16 %out_data_V_282" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3632 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3633 [1/1] (0.12ns)   --->   "%xor_ln896_190 = xor i1 %p_Result_1020, i1 1"   --->   Operation 3633 'xor' 'xor_ln896_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3634 [1/1] (0.12ns)   --->   "%carry_191 = and i1 %p_Result_1019, i1 %xor_ln896_190"   --->   Operation 3634 'and' 'carry_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3635 [1/1] (0.12ns)   --->   "%Range1_all_zeros_95 = xor i1 %p_Result_1017, i1 1"   --->   Operation 3635 'xor' 'Range1_all_zeros_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%deleted_zeros_95 = select i1 %carry_191, i1 %p_Result_1017, i1 %Range1_all_zeros_95"   --->   Operation 3636 'select' 'deleted_zeros_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_190)   --->   "%deleted_ones_95 = select i1 %carry_191, i1 %Range1_all_zeros_95, i1 %p_Result_1017"   --->   Operation 3637 'select' 'deleted_ones_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_190)   --->   "%xor_ln891_95 = xor i1 %p_Result_1019, i1 1"   --->   Operation 3638 'xor' 'xor_ln891_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_190)   --->   "%or_ln891_95 = or i1 %p_Result_1020, i1 %xor_ln891_95"   --->   Operation 3639 'or' 'or_ln891_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%xor_ln895_95 = xor i1 %deleted_zeros_95, i1 1"   --->   Operation 3640 'xor' 'xor_ln895_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%or_ln895_95 = or i1 %p_Result_1020, i1 %xor_ln895_95"   --->   Operation 3641 'or' 'or_ln895_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3642 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_95 = and i1 %or_ln895_95, i1 %Range1_all_zeros_95"   --->   Operation 3642 'and' 'overflow_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_190)   --->   "%xor_ln896_191 = xor i1 %deleted_ones_95, i1 1"   --->   Operation 3643 'xor' 'xor_ln896_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_190)   --->   "%or_ln896_95 = or i1 %xor_ln896_190, i1 %xor_ln896_191"   --->   Operation 3644 'or' 'or_ln896_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3645 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_190 = and i1 %or_ln891_95, i1 %or_ln896_95"   --->   Operation 3645 'and' 'and_ln896_190' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_285)   --->   "%underflow_95 = and i1 %and_ln896_190, i1 %p_Result_1017"   --->   Operation 3646 'and' 'underflow_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_285)   --->   "%select_ln346_190 = select i1 %overflow_95, i16 32767, i16 32768"   --->   Operation 3647 'select' 'select_ln346_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_285)   --->   "%or_ln346_95 = or i1 %overflow_95, i1 %underflow_95"   --->   Operation 3648 'or' 'or_ln346_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3649 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_285 = select i1 %or_ln346_95, i16 %select_ln346_190, i16 %out_data_V_573"   --->   Operation 3649 'select' 'out_data_V_285' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3650 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_95, i16 %out_data_V_285" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3650 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3651 [1/1] (0.12ns)   --->   "%xor_ln896_192 = xor i1 %p_Result_1024, i1 1"   --->   Operation 3651 'xor' 'xor_ln896_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3652 [1/1] (0.12ns)   --->   "%carry_193 = and i1 %p_Result_1023, i1 %xor_ln896_192"   --->   Operation 3652 'and' 'carry_193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3653 [1/1] (0.12ns)   --->   "%Range1_all_zeros_96 = xor i1 %p_Result_1021, i1 1"   --->   Operation 3653 'xor' 'Range1_all_zeros_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%deleted_zeros_96 = select i1 %carry_193, i1 %p_Result_1021, i1 %Range1_all_zeros_96"   --->   Operation 3654 'select' 'deleted_zeros_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_192)   --->   "%deleted_ones_96 = select i1 %carry_193, i1 %Range1_all_zeros_96, i1 %p_Result_1021"   --->   Operation 3655 'select' 'deleted_ones_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_192)   --->   "%xor_ln891_96 = xor i1 %p_Result_1023, i1 1"   --->   Operation 3656 'xor' 'xor_ln891_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_192)   --->   "%or_ln891_96 = or i1 %p_Result_1024, i1 %xor_ln891_96"   --->   Operation 3657 'or' 'or_ln891_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%xor_ln895_96 = xor i1 %deleted_zeros_96, i1 1"   --->   Operation 3658 'xor' 'xor_ln895_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node overflow_96)   --->   "%or_ln895_96 = or i1 %p_Result_1024, i1 %xor_ln895_96"   --->   Operation 3659 'or' 'or_ln895_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3660 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_96 = and i1 %or_ln895_96, i1 %Range1_all_zeros_96"   --->   Operation 3660 'and' 'overflow_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_192)   --->   "%xor_ln896_193 = xor i1 %deleted_ones_96, i1 1"   --->   Operation 3661 'xor' 'xor_ln896_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_192)   --->   "%or_ln896_96 = or i1 %xor_ln896_192, i1 %xor_ln896_193"   --->   Operation 3662 'or' 'or_ln896_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3663 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_192 = and i1 %or_ln891_96, i1 %or_ln896_96"   --->   Operation 3663 'and' 'and_ln896_192' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_288)   --->   "%underflow_96 = and i1 %and_ln896_192, i1 %p_Result_1021"   --->   Operation 3664 'and' 'underflow_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_288)   --->   "%select_ln346_192 = select i1 %overflow_96, i16 32767, i16 32768"   --->   Operation 3665 'select' 'select_ln346_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_288)   --->   "%or_ln346_96 = or i1 %overflow_96, i1 %underflow_96"   --->   Operation 3666 'or' 'or_ln346_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3667 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_288 = select i1 %or_ln346_96, i16 %select_ln346_192, i16 %out_data_V_575"   --->   Operation 3667 'select' 'out_data_V_288' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3668 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_96, i16 %out_data_V_288" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3668 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3669 [1/1] (0.12ns)   --->   "%xor_ln896_194 = xor i1 %p_Result_1028, i1 1"   --->   Operation 3669 'xor' 'xor_ln896_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3670 [1/1] (0.12ns)   --->   "%carry_195 = and i1 %p_Result_1027, i1 %xor_ln896_194"   --->   Operation 3670 'and' 'carry_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3671 [1/1] (0.12ns)   --->   "%Range1_all_zeros_97 = xor i1 %p_Result_1025, i1 1"   --->   Operation 3671 'xor' 'Range1_all_zeros_97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%deleted_zeros_97 = select i1 %carry_195, i1 %p_Result_1025, i1 %Range1_all_zeros_97"   --->   Operation 3672 'select' 'deleted_zeros_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_194)   --->   "%deleted_ones_97 = select i1 %carry_195, i1 %Range1_all_zeros_97, i1 %p_Result_1025"   --->   Operation 3673 'select' 'deleted_ones_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_194)   --->   "%xor_ln891_97 = xor i1 %p_Result_1027, i1 1"   --->   Operation 3674 'xor' 'xor_ln891_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_194)   --->   "%or_ln891_97 = or i1 %p_Result_1028, i1 %xor_ln891_97"   --->   Operation 3675 'or' 'or_ln891_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%xor_ln895_97 = xor i1 %deleted_zeros_97, i1 1"   --->   Operation 3676 'xor' 'xor_ln895_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node overflow_97)   --->   "%or_ln895_97 = or i1 %p_Result_1028, i1 %xor_ln895_97"   --->   Operation 3677 'or' 'or_ln895_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3678 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_97 = and i1 %or_ln895_97, i1 %Range1_all_zeros_97"   --->   Operation 3678 'and' 'overflow_97' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_194)   --->   "%xor_ln896_195 = xor i1 %deleted_ones_97, i1 1"   --->   Operation 3679 'xor' 'xor_ln896_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_194)   --->   "%or_ln896_97 = or i1 %xor_ln896_194, i1 %xor_ln896_195"   --->   Operation 3680 'or' 'or_ln896_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3681 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_194 = and i1 %or_ln891_97, i1 %or_ln896_97"   --->   Operation 3681 'and' 'and_ln896_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3682 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_291)   --->   "%underflow_97 = and i1 %and_ln896_194, i1 %p_Result_1025"   --->   Operation 3682 'and' 'underflow_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_291)   --->   "%select_ln346_194 = select i1 %overflow_97, i16 32767, i16 32768"   --->   Operation 3683 'select' 'select_ln346_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_291)   --->   "%or_ln346_97 = or i1 %overflow_97, i1 %underflow_97"   --->   Operation 3684 'or' 'or_ln346_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3685 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_291 = select i1 %or_ln346_97, i16 %select_ln346_194, i16 %out_data_V_577"   --->   Operation 3685 'select' 'out_data_V_291' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3686 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_97, i16 %out_data_V_291" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3686 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3687 [1/1] (0.12ns)   --->   "%xor_ln896_196 = xor i1 %p_Result_1032, i1 1"   --->   Operation 3687 'xor' 'xor_ln896_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3688 [1/1] (0.12ns)   --->   "%carry_197 = and i1 %p_Result_1031, i1 %xor_ln896_196"   --->   Operation 3688 'and' 'carry_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3689 [1/1] (0.12ns)   --->   "%Range1_all_zeros_98 = xor i1 %p_Result_1029, i1 1"   --->   Operation 3689 'xor' 'Range1_all_zeros_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node overflow_98)   --->   "%deleted_zeros_98 = select i1 %carry_197, i1 %p_Result_1029, i1 %Range1_all_zeros_98"   --->   Operation 3690 'select' 'deleted_zeros_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_196)   --->   "%deleted_ones_98 = select i1 %carry_197, i1 %Range1_all_zeros_98, i1 %p_Result_1029"   --->   Operation 3691 'select' 'deleted_ones_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_196)   --->   "%xor_ln891_98 = xor i1 %p_Result_1031, i1 1"   --->   Operation 3692 'xor' 'xor_ln891_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_196)   --->   "%or_ln891_98 = or i1 %p_Result_1032, i1 %xor_ln891_98"   --->   Operation 3693 'or' 'or_ln891_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node overflow_98)   --->   "%xor_ln895_98 = xor i1 %deleted_zeros_98, i1 1"   --->   Operation 3694 'xor' 'xor_ln895_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node overflow_98)   --->   "%or_ln895_98 = or i1 %p_Result_1032, i1 %xor_ln895_98"   --->   Operation 3695 'or' 'or_ln895_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3696 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_98 = and i1 %or_ln895_98, i1 %Range1_all_zeros_98"   --->   Operation 3696 'and' 'overflow_98' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_196)   --->   "%xor_ln896_197 = xor i1 %deleted_ones_98, i1 1"   --->   Operation 3697 'xor' 'xor_ln896_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_196)   --->   "%or_ln896_98 = or i1 %xor_ln896_196, i1 %xor_ln896_197"   --->   Operation 3698 'or' 'or_ln896_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3699 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_196 = and i1 %or_ln891_98, i1 %or_ln896_98"   --->   Operation 3699 'and' 'and_ln896_196' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_294)   --->   "%underflow_98 = and i1 %and_ln896_196, i1 %p_Result_1029"   --->   Operation 3700 'and' 'underflow_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3701 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_294)   --->   "%select_ln346_196 = select i1 %overflow_98, i16 32767, i16 32768"   --->   Operation 3701 'select' 'select_ln346_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_294)   --->   "%or_ln346_98 = or i1 %overflow_98, i1 %underflow_98"   --->   Operation 3702 'or' 'or_ln346_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3703 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_294 = select i1 %or_ln346_98, i16 %select_ln346_196, i16 %out_data_V_579"   --->   Operation 3703 'select' 'out_data_V_294' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3704 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_98, i16 %out_data_V_294" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3704 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3705 [1/1] (0.12ns)   --->   "%xor_ln896_198 = xor i1 %p_Result_1036, i1 1"   --->   Operation 3705 'xor' 'xor_ln896_198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3706 [1/1] (0.12ns)   --->   "%carry_199 = and i1 %p_Result_1035, i1 %xor_ln896_198"   --->   Operation 3706 'and' 'carry_199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3707 [1/1] (0.12ns)   --->   "%Range1_all_zeros_99 = xor i1 %p_Result_1033, i1 1"   --->   Operation 3707 'xor' 'Range1_all_zeros_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%deleted_zeros_99 = select i1 %carry_199, i1 %p_Result_1033, i1 %Range1_all_zeros_99"   --->   Operation 3708 'select' 'deleted_zeros_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_198)   --->   "%deleted_ones_99 = select i1 %carry_199, i1 %Range1_all_zeros_99, i1 %p_Result_1033"   --->   Operation 3709 'select' 'deleted_ones_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3710 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_198)   --->   "%xor_ln891_99 = xor i1 %p_Result_1035, i1 1"   --->   Operation 3710 'xor' 'xor_ln891_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_198)   --->   "%or_ln891_99 = or i1 %p_Result_1036, i1 %xor_ln891_99"   --->   Operation 3711 'or' 'or_ln891_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3712 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%xor_ln895_99 = xor i1 %deleted_zeros_99, i1 1"   --->   Operation 3712 'xor' 'xor_ln895_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node overflow_99)   --->   "%or_ln895_99 = or i1 %p_Result_1036, i1 %xor_ln895_99"   --->   Operation 3713 'or' 'or_ln895_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3714 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_99 = and i1 %or_ln895_99, i1 %Range1_all_zeros_99"   --->   Operation 3714 'and' 'overflow_99' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_198)   --->   "%xor_ln896_199 = xor i1 %deleted_ones_99, i1 1"   --->   Operation 3715 'xor' 'xor_ln896_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_198)   --->   "%or_ln896_99 = or i1 %xor_ln896_198, i1 %xor_ln896_199"   --->   Operation 3716 'or' 'or_ln896_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3717 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_198 = and i1 %or_ln891_99, i1 %or_ln896_99"   --->   Operation 3717 'and' 'and_ln896_198' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_297)   --->   "%underflow_99 = and i1 %and_ln896_198, i1 %p_Result_1033"   --->   Operation 3718 'and' 'underflow_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_297)   --->   "%select_ln346_198 = select i1 %overflow_99, i16 32767, i16 32768"   --->   Operation 3719 'select' 'select_ln346_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_297)   --->   "%or_ln346_99 = or i1 %overflow_99, i1 %underflow_99"   --->   Operation 3720 'or' 'or_ln346_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3721 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_297 = select i1 %or_ln346_99, i16 %select_ln346_198, i16 %out_data_V_581"   --->   Operation 3721 'select' 'out_data_V_297' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3722 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_99, i16 %out_data_V_297" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3722 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3723 [1/1] (0.12ns)   --->   "%xor_ln896_200 = xor i1 %p_Result_1040, i1 1"   --->   Operation 3723 'xor' 'xor_ln896_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3724 [1/1] (0.12ns)   --->   "%carry_201 = and i1 %p_Result_1039, i1 %xor_ln896_200"   --->   Operation 3724 'and' 'carry_201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3725 [1/1] (0.12ns)   --->   "%Range1_all_zeros_100 = xor i1 %p_Result_1037, i1 1"   --->   Operation 3725 'xor' 'Range1_all_zeros_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node overflow_100)   --->   "%deleted_zeros_100 = select i1 %carry_201, i1 %p_Result_1037, i1 %Range1_all_zeros_100"   --->   Operation 3726 'select' 'deleted_zeros_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_200)   --->   "%deleted_ones_100 = select i1 %carry_201, i1 %Range1_all_zeros_100, i1 %p_Result_1037"   --->   Operation 3727 'select' 'deleted_ones_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_200)   --->   "%xor_ln891_100 = xor i1 %p_Result_1039, i1 1"   --->   Operation 3728 'xor' 'xor_ln891_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_200)   --->   "%or_ln891_100 = or i1 %p_Result_1040, i1 %xor_ln891_100"   --->   Operation 3729 'or' 'or_ln891_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node overflow_100)   --->   "%xor_ln895_100 = xor i1 %deleted_zeros_100, i1 1"   --->   Operation 3730 'xor' 'xor_ln895_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node overflow_100)   --->   "%or_ln895_100 = or i1 %p_Result_1040, i1 %xor_ln895_100"   --->   Operation 3731 'or' 'or_ln895_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3732 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_100 = and i1 %or_ln895_100, i1 %Range1_all_zeros_100"   --->   Operation 3732 'and' 'overflow_100' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_200)   --->   "%xor_ln896_201 = xor i1 %deleted_ones_100, i1 1"   --->   Operation 3733 'xor' 'xor_ln896_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_200)   --->   "%or_ln896_100 = or i1 %xor_ln896_200, i1 %xor_ln896_201"   --->   Operation 3734 'or' 'or_ln896_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3735 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_200 = and i1 %or_ln891_100, i1 %or_ln896_100"   --->   Operation 3735 'and' 'and_ln896_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_300)   --->   "%underflow_100 = and i1 %and_ln896_200, i1 %p_Result_1037"   --->   Operation 3736 'and' 'underflow_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_300)   --->   "%select_ln346_200 = select i1 %overflow_100, i16 32767, i16 32768"   --->   Operation 3737 'select' 'select_ln346_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_300)   --->   "%or_ln346_100 = or i1 %overflow_100, i1 %underflow_100"   --->   Operation 3738 'or' 'or_ln346_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3739 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_300 = select i1 %or_ln346_100, i16 %select_ln346_200, i16 %out_data_V_583"   --->   Operation 3739 'select' 'out_data_V_300' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3740 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_100, i16 %out_data_V_300" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3740 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3741 [1/1] (0.12ns)   --->   "%xor_ln896_202 = xor i1 %p_Result_1044, i1 1"   --->   Operation 3741 'xor' 'xor_ln896_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3742 [1/1] (0.12ns)   --->   "%carry_203 = and i1 %p_Result_1043, i1 %xor_ln896_202"   --->   Operation 3742 'and' 'carry_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3743 [1/1] (0.12ns)   --->   "%Range1_all_zeros_101 = xor i1 %p_Result_1041, i1 1"   --->   Operation 3743 'xor' 'Range1_all_zeros_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%deleted_zeros_101 = select i1 %carry_203, i1 %p_Result_1041, i1 %Range1_all_zeros_101"   --->   Operation 3744 'select' 'deleted_zeros_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_202)   --->   "%deleted_ones_101 = select i1 %carry_203, i1 %Range1_all_zeros_101, i1 %p_Result_1041"   --->   Operation 3745 'select' 'deleted_ones_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_202)   --->   "%xor_ln891_101 = xor i1 %p_Result_1043, i1 1"   --->   Operation 3746 'xor' 'xor_ln891_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_202)   --->   "%or_ln891_101 = or i1 %p_Result_1044, i1 %xor_ln891_101"   --->   Operation 3747 'or' 'or_ln891_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%xor_ln895_101 = xor i1 %deleted_zeros_101, i1 1"   --->   Operation 3748 'xor' 'xor_ln895_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node overflow_101)   --->   "%or_ln895_101 = or i1 %p_Result_1044, i1 %xor_ln895_101"   --->   Operation 3749 'or' 'or_ln895_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3750 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_101 = and i1 %or_ln895_101, i1 %Range1_all_zeros_101"   --->   Operation 3750 'and' 'overflow_101' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_202)   --->   "%xor_ln896_203 = xor i1 %deleted_ones_101, i1 1"   --->   Operation 3751 'xor' 'xor_ln896_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_202)   --->   "%or_ln896_101 = or i1 %xor_ln896_202, i1 %xor_ln896_203"   --->   Operation 3752 'or' 'or_ln896_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3753 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_202 = and i1 %or_ln891_101, i1 %or_ln896_101"   --->   Operation 3753 'and' 'and_ln896_202' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_303)   --->   "%underflow_101 = and i1 %and_ln896_202, i1 %p_Result_1041"   --->   Operation 3754 'and' 'underflow_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_303)   --->   "%select_ln346_202 = select i1 %overflow_101, i16 32767, i16 32768"   --->   Operation 3755 'select' 'select_ln346_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_303)   --->   "%or_ln346_101 = or i1 %overflow_101, i1 %underflow_101"   --->   Operation 3756 'or' 'or_ln346_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3757 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_303 = select i1 %or_ln346_101, i16 %select_ln346_202, i16 %out_data_V_585"   --->   Operation 3757 'select' 'out_data_V_303' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3758 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_101, i16 %out_data_V_303" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3758 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3759 [1/1] (0.12ns)   --->   "%xor_ln896_204 = xor i1 %p_Result_1048, i1 1"   --->   Operation 3759 'xor' 'xor_ln896_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3760 [1/1] (0.12ns)   --->   "%carry_205 = and i1 %p_Result_1047, i1 %xor_ln896_204"   --->   Operation 3760 'and' 'carry_205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3761 [1/1] (0.12ns)   --->   "%Range1_all_zeros_102 = xor i1 %p_Result_1045, i1 1"   --->   Operation 3761 'xor' 'Range1_all_zeros_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node overflow_102)   --->   "%deleted_zeros_102 = select i1 %carry_205, i1 %p_Result_1045, i1 %Range1_all_zeros_102"   --->   Operation 3762 'select' 'deleted_zeros_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_204)   --->   "%deleted_ones_102 = select i1 %carry_205, i1 %Range1_all_zeros_102, i1 %p_Result_1045"   --->   Operation 3763 'select' 'deleted_ones_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_204)   --->   "%xor_ln891_102 = xor i1 %p_Result_1047, i1 1"   --->   Operation 3764 'xor' 'xor_ln891_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_204)   --->   "%or_ln891_102 = or i1 %p_Result_1048, i1 %xor_ln891_102"   --->   Operation 3765 'or' 'or_ln891_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node overflow_102)   --->   "%xor_ln895_102 = xor i1 %deleted_zeros_102, i1 1"   --->   Operation 3766 'xor' 'xor_ln895_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node overflow_102)   --->   "%or_ln895_102 = or i1 %p_Result_1048, i1 %xor_ln895_102"   --->   Operation 3767 'or' 'or_ln895_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3768 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_102 = and i1 %or_ln895_102, i1 %Range1_all_zeros_102"   --->   Operation 3768 'and' 'overflow_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_204)   --->   "%xor_ln896_205 = xor i1 %deleted_ones_102, i1 1"   --->   Operation 3769 'xor' 'xor_ln896_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_204)   --->   "%or_ln896_102 = or i1 %xor_ln896_204, i1 %xor_ln896_205"   --->   Operation 3770 'or' 'or_ln896_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3771 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_204 = and i1 %or_ln891_102, i1 %or_ln896_102"   --->   Operation 3771 'and' 'and_ln896_204' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_306)   --->   "%underflow_102 = and i1 %and_ln896_204, i1 %p_Result_1045"   --->   Operation 3772 'and' 'underflow_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_306)   --->   "%select_ln346_204 = select i1 %overflow_102, i16 32767, i16 32768"   --->   Operation 3773 'select' 'select_ln346_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_306)   --->   "%or_ln346_102 = or i1 %overflow_102, i1 %underflow_102"   --->   Operation 3774 'or' 'or_ln346_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3775 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_306 = select i1 %or_ln346_102, i16 %select_ln346_204, i16 %out_data_V_587"   --->   Operation 3775 'select' 'out_data_V_306' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3776 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_102, i16 %out_data_V_306" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3776 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3777 [1/1] (0.12ns)   --->   "%xor_ln896_206 = xor i1 %p_Result_1052, i1 1"   --->   Operation 3777 'xor' 'xor_ln896_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3778 [1/1] (0.12ns)   --->   "%carry_207 = and i1 %p_Result_1051, i1 %xor_ln896_206"   --->   Operation 3778 'and' 'carry_207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3779 [1/1] (0.12ns)   --->   "%Range1_all_zeros_103 = xor i1 %p_Result_1049, i1 1"   --->   Operation 3779 'xor' 'Range1_all_zeros_103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node overflow_103)   --->   "%deleted_zeros_103 = select i1 %carry_207, i1 %p_Result_1049, i1 %Range1_all_zeros_103"   --->   Operation 3780 'select' 'deleted_zeros_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_206)   --->   "%deleted_ones_103 = select i1 %carry_207, i1 %Range1_all_zeros_103, i1 %p_Result_1049"   --->   Operation 3781 'select' 'deleted_ones_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_206)   --->   "%xor_ln891_103 = xor i1 %p_Result_1051, i1 1"   --->   Operation 3782 'xor' 'xor_ln891_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_206)   --->   "%or_ln891_103 = or i1 %p_Result_1052, i1 %xor_ln891_103"   --->   Operation 3783 'or' 'or_ln891_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node overflow_103)   --->   "%xor_ln895_103 = xor i1 %deleted_zeros_103, i1 1"   --->   Operation 3784 'xor' 'xor_ln895_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node overflow_103)   --->   "%or_ln895_103 = or i1 %p_Result_1052, i1 %xor_ln895_103"   --->   Operation 3785 'or' 'or_ln895_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3786 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_103 = and i1 %or_ln895_103, i1 %Range1_all_zeros_103"   --->   Operation 3786 'and' 'overflow_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_206)   --->   "%xor_ln896_207 = xor i1 %deleted_ones_103, i1 1"   --->   Operation 3787 'xor' 'xor_ln896_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_206)   --->   "%or_ln896_103 = or i1 %xor_ln896_206, i1 %xor_ln896_207"   --->   Operation 3788 'or' 'or_ln896_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_206 = and i1 %or_ln891_103, i1 %or_ln896_103"   --->   Operation 3789 'and' 'and_ln896_206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_309)   --->   "%underflow_103 = and i1 %and_ln896_206, i1 %p_Result_1049"   --->   Operation 3790 'and' 'underflow_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3791 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_309)   --->   "%select_ln346_206 = select i1 %overflow_103, i16 32767, i16 32768"   --->   Operation 3791 'select' 'select_ln346_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_309)   --->   "%or_ln346_103 = or i1 %overflow_103, i1 %underflow_103"   --->   Operation 3792 'or' 'or_ln346_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3793 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_309 = select i1 %or_ln346_103, i16 %select_ln346_206, i16 %out_data_V_589"   --->   Operation 3793 'select' 'out_data_V_309' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3794 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_103, i16 %out_data_V_309" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3794 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3795 [1/1] (0.12ns)   --->   "%xor_ln896_208 = xor i1 %p_Result_1056, i1 1"   --->   Operation 3795 'xor' 'xor_ln896_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3796 [1/1] (0.12ns)   --->   "%carry_209 = and i1 %p_Result_1055, i1 %xor_ln896_208"   --->   Operation 3796 'and' 'carry_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3797 [1/1] (0.12ns)   --->   "%Range1_all_zeros_104 = xor i1 %p_Result_1053, i1 1"   --->   Operation 3797 'xor' 'Range1_all_zeros_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node overflow_104)   --->   "%deleted_zeros_104 = select i1 %carry_209, i1 %p_Result_1053, i1 %Range1_all_zeros_104"   --->   Operation 3798 'select' 'deleted_zeros_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_208)   --->   "%deleted_ones_104 = select i1 %carry_209, i1 %Range1_all_zeros_104, i1 %p_Result_1053"   --->   Operation 3799 'select' 'deleted_ones_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_208)   --->   "%xor_ln891_104 = xor i1 %p_Result_1055, i1 1"   --->   Operation 3800 'xor' 'xor_ln891_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_208)   --->   "%or_ln891_104 = or i1 %p_Result_1056, i1 %xor_ln891_104"   --->   Operation 3801 'or' 'or_ln891_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3802 [1/1] (0.00ns) (grouped into LUT with out node overflow_104)   --->   "%xor_ln895_104 = xor i1 %deleted_zeros_104, i1 1"   --->   Operation 3802 'xor' 'xor_ln895_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node overflow_104)   --->   "%or_ln895_104 = or i1 %p_Result_1056, i1 %xor_ln895_104"   --->   Operation 3803 'or' 'or_ln895_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3804 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_104 = and i1 %or_ln895_104, i1 %Range1_all_zeros_104"   --->   Operation 3804 'and' 'overflow_104' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_208)   --->   "%xor_ln896_209 = xor i1 %deleted_ones_104, i1 1"   --->   Operation 3805 'xor' 'xor_ln896_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_208)   --->   "%or_ln896_104 = or i1 %xor_ln896_208, i1 %xor_ln896_209"   --->   Operation 3806 'or' 'or_ln896_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3807 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_208 = and i1 %or_ln891_104, i1 %or_ln896_104"   --->   Operation 3807 'and' 'and_ln896_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_312)   --->   "%underflow_104 = and i1 %and_ln896_208, i1 %p_Result_1053"   --->   Operation 3808 'and' 'underflow_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_312)   --->   "%select_ln346_208 = select i1 %overflow_104, i16 32767, i16 32768"   --->   Operation 3809 'select' 'select_ln346_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_312)   --->   "%or_ln346_104 = or i1 %overflow_104, i1 %underflow_104"   --->   Operation 3810 'or' 'or_ln346_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3811 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_312 = select i1 %or_ln346_104, i16 %select_ln346_208, i16 %out_data_V_591"   --->   Operation 3811 'select' 'out_data_V_312' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3812 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_104, i16 %out_data_V_312" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3812 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3813 [1/1] (0.12ns)   --->   "%xor_ln896_210 = xor i1 %p_Result_1060, i1 1"   --->   Operation 3813 'xor' 'xor_ln896_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3814 [1/1] (0.12ns)   --->   "%carry_211 = and i1 %p_Result_1059, i1 %xor_ln896_210"   --->   Operation 3814 'and' 'carry_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3815 [1/1] (0.12ns)   --->   "%Range1_all_zeros_105 = xor i1 %p_Result_1057, i1 1"   --->   Operation 3815 'xor' 'Range1_all_zeros_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%deleted_zeros_105 = select i1 %carry_211, i1 %p_Result_1057, i1 %Range1_all_zeros_105"   --->   Operation 3816 'select' 'deleted_zeros_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_210)   --->   "%deleted_ones_105 = select i1 %carry_211, i1 %Range1_all_zeros_105, i1 %p_Result_1057"   --->   Operation 3817 'select' 'deleted_ones_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_210)   --->   "%xor_ln891_105 = xor i1 %p_Result_1059, i1 1"   --->   Operation 3818 'xor' 'xor_ln891_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_210)   --->   "%or_ln891_105 = or i1 %p_Result_1060, i1 %xor_ln891_105"   --->   Operation 3819 'or' 'or_ln891_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%xor_ln895_105 = xor i1 %deleted_zeros_105, i1 1"   --->   Operation 3820 'xor' 'xor_ln895_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node overflow_105)   --->   "%or_ln895_105 = or i1 %p_Result_1060, i1 %xor_ln895_105"   --->   Operation 3821 'or' 'or_ln895_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3822 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_105 = and i1 %or_ln895_105, i1 %Range1_all_zeros_105"   --->   Operation 3822 'and' 'overflow_105' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_210)   --->   "%xor_ln896_211 = xor i1 %deleted_ones_105, i1 1"   --->   Operation 3823 'xor' 'xor_ln896_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_210)   --->   "%or_ln896_105 = or i1 %xor_ln896_210, i1 %xor_ln896_211"   --->   Operation 3824 'or' 'or_ln896_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3825 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_210 = and i1 %or_ln891_105, i1 %or_ln896_105"   --->   Operation 3825 'and' 'and_ln896_210' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_315)   --->   "%underflow_105 = and i1 %and_ln896_210, i1 %p_Result_1057"   --->   Operation 3826 'and' 'underflow_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_315)   --->   "%select_ln346_210 = select i1 %overflow_105, i16 32767, i16 32768"   --->   Operation 3827 'select' 'select_ln346_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_315)   --->   "%or_ln346_105 = or i1 %overflow_105, i1 %underflow_105"   --->   Operation 3828 'or' 'or_ln346_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3829 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_315 = select i1 %or_ln346_105, i16 %select_ln346_210, i16 %out_data_V_593"   --->   Operation 3829 'select' 'out_data_V_315' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3830 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_105, i16 %out_data_V_315" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3830 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3831 [1/1] (0.12ns)   --->   "%xor_ln896_212 = xor i1 %p_Result_1064, i1 1"   --->   Operation 3831 'xor' 'xor_ln896_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3832 [1/1] (0.12ns)   --->   "%carry_213 = and i1 %p_Result_1063, i1 %xor_ln896_212"   --->   Operation 3832 'and' 'carry_213' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3833 [1/1] (0.12ns)   --->   "%Range1_all_zeros_106 = xor i1 %p_Result_1061, i1 1"   --->   Operation 3833 'xor' 'Range1_all_zeros_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3834 [1/1] (0.00ns) (grouped into LUT with out node overflow_106)   --->   "%deleted_zeros_106 = select i1 %carry_213, i1 %p_Result_1061, i1 %Range1_all_zeros_106"   --->   Operation 3834 'select' 'deleted_zeros_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_212)   --->   "%deleted_ones_106 = select i1 %carry_213, i1 %Range1_all_zeros_106, i1 %p_Result_1061"   --->   Operation 3835 'select' 'deleted_ones_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_212)   --->   "%xor_ln891_106 = xor i1 %p_Result_1063, i1 1"   --->   Operation 3836 'xor' 'xor_ln891_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3837 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_212)   --->   "%or_ln891_106 = or i1 %p_Result_1064, i1 %xor_ln891_106"   --->   Operation 3837 'or' 'or_ln891_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node overflow_106)   --->   "%xor_ln895_106 = xor i1 %deleted_zeros_106, i1 1"   --->   Operation 3838 'xor' 'xor_ln895_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node overflow_106)   --->   "%or_ln895_106 = or i1 %p_Result_1064, i1 %xor_ln895_106"   --->   Operation 3839 'or' 'or_ln895_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3840 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_106 = and i1 %or_ln895_106, i1 %Range1_all_zeros_106"   --->   Operation 3840 'and' 'overflow_106' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3841 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_212)   --->   "%xor_ln896_213 = xor i1 %deleted_ones_106, i1 1"   --->   Operation 3841 'xor' 'xor_ln896_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_212)   --->   "%or_ln896_106 = or i1 %xor_ln896_212, i1 %xor_ln896_213"   --->   Operation 3842 'or' 'or_ln896_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3843 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_212 = and i1 %or_ln891_106, i1 %or_ln896_106"   --->   Operation 3843 'and' 'and_ln896_212' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_318)   --->   "%underflow_106 = and i1 %and_ln896_212, i1 %p_Result_1061"   --->   Operation 3844 'and' 'underflow_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_318)   --->   "%select_ln346_212 = select i1 %overflow_106, i16 32767, i16 32768"   --->   Operation 3845 'select' 'select_ln346_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_318)   --->   "%or_ln346_106 = or i1 %overflow_106, i1 %underflow_106"   --->   Operation 3846 'or' 'or_ln346_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3847 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_318 = select i1 %or_ln346_106, i16 %select_ln346_212, i16 %out_data_V_595"   --->   Operation 3847 'select' 'out_data_V_318' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3848 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_106, i16 %out_data_V_318" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3848 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3849 [1/1] (0.12ns)   --->   "%xor_ln896_214 = xor i1 %p_Result_1068, i1 1"   --->   Operation 3849 'xor' 'xor_ln896_214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3850 [1/1] (0.12ns)   --->   "%carry_215 = and i1 %p_Result_1067, i1 %xor_ln896_214"   --->   Operation 3850 'and' 'carry_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3851 [1/1] (0.12ns)   --->   "%Range1_all_zeros_107 = xor i1 %p_Result_1065, i1 1"   --->   Operation 3851 'xor' 'Range1_all_zeros_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%deleted_zeros_107 = select i1 %carry_215, i1 %p_Result_1065, i1 %Range1_all_zeros_107"   --->   Operation 3852 'select' 'deleted_zeros_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_214)   --->   "%deleted_ones_107 = select i1 %carry_215, i1 %Range1_all_zeros_107, i1 %p_Result_1065"   --->   Operation 3853 'select' 'deleted_ones_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_214)   --->   "%xor_ln891_107 = xor i1 %p_Result_1067, i1 1"   --->   Operation 3854 'xor' 'xor_ln891_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_214)   --->   "%or_ln891_107 = or i1 %p_Result_1068, i1 %xor_ln891_107"   --->   Operation 3855 'or' 'or_ln891_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%xor_ln895_107 = xor i1 %deleted_zeros_107, i1 1"   --->   Operation 3856 'xor' 'xor_ln895_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node overflow_107)   --->   "%or_ln895_107 = or i1 %p_Result_1068, i1 %xor_ln895_107"   --->   Operation 3857 'or' 'or_ln895_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3858 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_107 = and i1 %or_ln895_107, i1 %Range1_all_zeros_107"   --->   Operation 3858 'and' 'overflow_107' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_214)   --->   "%xor_ln896_215 = xor i1 %deleted_ones_107, i1 1"   --->   Operation 3859 'xor' 'xor_ln896_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_214)   --->   "%or_ln896_107 = or i1 %xor_ln896_214, i1 %xor_ln896_215"   --->   Operation 3860 'or' 'or_ln896_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3861 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_214 = and i1 %or_ln891_107, i1 %or_ln896_107"   --->   Operation 3861 'and' 'and_ln896_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_321)   --->   "%underflow_107 = and i1 %and_ln896_214, i1 %p_Result_1065"   --->   Operation 3862 'and' 'underflow_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_321)   --->   "%select_ln346_214 = select i1 %overflow_107, i16 32767, i16 32768"   --->   Operation 3863 'select' 'select_ln346_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_321)   --->   "%or_ln346_107 = or i1 %overflow_107, i1 %underflow_107"   --->   Operation 3864 'or' 'or_ln346_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3865 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_321 = select i1 %or_ln346_107, i16 %select_ln346_214, i16 %out_data_V_597"   --->   Operation 3865 'select' 'out_data_V_321' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3866 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_107, i16 %out_data_V_321" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3866 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3867 [1/1] (0.12ns)   --->   "%xor_ln896_216 = xor i1 %p_Result_1072, i1 1"   --->   Operation 3867 'xor' 'xor_ln896_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3868 [1/1] (0.12ns)   --->   "%carry_217 = and i1 %p_Result_1071, i1 %xor_ln896_216"   --->   Operation 3868 'and' 'carry_217' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3869 [1/1] (0.12ns)   --->   "%Range1_all_zeros_108 = xor i1 %p_Result_1069, i1 1"   --->   Operation 3869 'xor' 'Range1_all_zeros_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node overflow_108)   --->   "%deleted_zeros_108 = select i1 %carry_217, i1 %p_Result_1069, i1 %Range1_all_zeros_108"   --->   Operation 3870 'select' 'deleted_zeros_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_216)   --->   "%deleted_ones_108 = select i1 %carry_217, i1 %Range1_all_zeros_108, i1 %p_Result_1069"   --->   Operation 3871 'select' 'deleted_ones_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_216)   --->   "%xor_ln891_108 = xor i1 %p_Result_1071, i1 1"   --->   Operation 3872 'xor' 'xor_ln891_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3873 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_216)   --->   "%or_ln891_108 = or i1 %p_Result_1072, i1 %xor_ln891_108"   --->   Operation 3873 'or' 'or_ln891_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node overflow_108)   --->   "%xor_ln895_108 = xor i1 %deleted_zeros_108, i1 1"   --->   Operation 3874 'xor' 'xor_ln895_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node overflow_108)   --->   "%or_ln895_108 = or i1 %p_Result_1072, i1 %xor_ln895_108"   --->   Operation 3875 'or' 'or_ln895_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3876 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_108 = and i1 %or_ln895_108, i1 %Range1_all_zeros_108"   --->   Operation 3876 'and' 'overflow_108' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_216)   --->   "%xor_ln896_217 = xor i1 %deleted_ones_108, i1 1"   --->   Operation 3877 'xor' 'xor_ln896_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_216)   --->   "%or_ln896_108 = or i1 %xor_ln896_216, i1 %xor_ln896_217"   --->   Operation 3878 'or' 'or_ln896_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3879 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_216 = and i1 %or_ln891_108, i1 %or_ln896_108"   --->   Operation 3879 'and' 'and_ln896_216' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_324)   --->   "%underflow_108 = and i1 %and_ln896_216, i1 %p_Result_1069"   --->   Operation 3880 'and' 'underflow_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_324)   --->   "%select_ln346_216 = select i1 %overflow_108, i16 32767, i16 32768"   --->   Operation 3881 'select' 'select_ln346_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_324)   --->   "%or_ln346_108 = or i1 %overflow_108, i1 %underflow_108"   --->   Operation 3882 'or' 'or_ln346_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3883 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_324 = select i1 %or_ln346_108, i16 %select_ln346_216, i16 %out_data_V_599"   --->   Operation 3883 'select' 'out_data_V_324' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3884 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_108, i16 %out_data_V_324" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3884 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3885 [1/1] (0.12ns)   --->   "%xor_ln896_218 = xor i1 %p_Result_1076, i1 1"   --->   Operation 3885 'xor' 'xor_ln896_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3886 [1/1] (0.12ns)   --->   "%carry_219 = and i1 %p_Result_1075, i1 %xor_ln896_218"   --->   Operation 3886 'and' 'carry_219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3887 [1/1] (0.12ns)   --->   "%Range1_all_zeros_109 = xor i1 %p_Result_1073, i1 1"   --->   Operation 3887 'xor' 'Range1_all_zeros_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3888 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%deleted_zeros_109 = select i1 %carry_219, i1 %p_Result_1073, i1 %Range1_all_zeros_109"   --->   Operation 3888 'select' 'deleted_zeros_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_218)   --->   "%deleted_ones_109 = select i1 %carry_219, i1 %Range1_all_zeros_109, i1 %p_Result_1073"   --->   Operation 3889 'select' 'deleted_ones_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_218)   --->   "%xor_ln891_109 = xor i1 %p_Result_1075, i1 1"   --->   Operation 3890 'xor' 'xor_ln891_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_218)   --->   "%or_ln891_109 = or i1 %p_Result_1076, i1 %xor_ln891_109"   --->   Operation 3891 'or' 'or_ln891_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%xor_ln895_109 = xor i1 %deleted_zeros_109, i1 1"   --->   Operation 3892 'xor' 'xor_ln895_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3893 [1/1] (0.00ns) (grouped into LUT with out node overflow_109)   --->   "%or_ln895_109 = or i1 %p_Result_1076, i1 %xor_ln895_109"   --->   Operation 3893 'or' 'or_ln895_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3894 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_109 = and i1 %or_ln895_109, i1 %Range1_all_zeros_109"   --->   Operation 3894 'and' 'overflow_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_218)   --->   "%xor_ln896_219 = xor i1 %deleted_ones_109, i1 1"   --->   Operation 3895 'xor' 'xor_ln896_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3896 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_218)   --->   "%or_ln896_109 = or i1 %xor_ln896_218, i1 %xor_ln896_219"   --->   Operation 3896 'or' 'or_ln896_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3897 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_218 = and i1 %or_ln891_109, i1 %or_ln896_109"   --->   Operation 3897 'and' 'and_ln896_218' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_327)   --->   "%underflow_109 = and i1 %and_ln896_218, i1 %p_Result_1073"   --->   Operation 3898 'and' 'underflow_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_327)   --->   "%select_ln346_218 = select i1 %overflow_109, i16 32767, i16 32768"   --->   Operation 3899 'select' 'select_ln346_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_327)   --->   "%or_ln346_109 = or i1 %overflow_109, i1 %underflow_109"   --->   Operation 3900 'or' 'or_ln346_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3901 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_327 = select i1 %or_ln346_109, i16 %select_ln346_218, i16 %out_data_V_601"   --->   Operation 3901 'select' 'out_data_V_327' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3902 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_109, i16 %out_data_V_327" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3902 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3903 [1/1] (0.12ns)   --->   "%xor_ln896_220 = xor i1 %p_Result_1080, i1 1"   --->   Operation 3903 'xor' 'xor_ln896_220' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3904 [1/1] (0.12ns)   --->   "%carry_221 = and i1 %p_Result_1079, i1 %xor_ln896_220"   --->   Operation 3904 'and' 'carry_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3905 [1/1] (0.12ns)   --->   "%Range1_all_zeros_110 = xor i1 %p_Result_1077, i1 1"   --->   Operation 3905 'xor' 'Range1_all_zeros_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node overflow_110)   --->   "%deleted_zeros_110 = select i1 %carry_221, i1 %p_Result_1077, i1 %Range1_all_zeros_110"   --->   Operation 3906 'select' 'deleted_zeros_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_220)   --->   "%deleted_ones_110 = select i1 %carry_221, i1 %Range1_all_zeros_110, i1 %p_Result_1077"   --->   Operation 3907 'select' 'deleted_ones_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_220)   --->   "%xor_ln891_110 = xor i1 %p_Result_1079, i1 1"   --->   Operation 3908 'xor' 'xor_ln891_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_220)   --->   "%or_ln891_110 = or i1 %p_Result_1080, i1 %xor_ln891_110"   --->   Operation 3909 'or' 'or_ln891_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node overflow_110)   --->   "%xor_ln895_110 = xor i1 %deleted_zeros_110, i1 1"   --->   Operation 3910 'xor' 'xor_ln895_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node overflow_110)   --->   "%or_ln895_110 = or i1 %p_Result_1080, i1 %xor_ln895_110"   --->   Operation 3911 'or' 'or_ln895_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3912 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_110 = and i1 %or_ln895_110, i1 %Range1_all_zeros_110"   --->   Operation 3912 'and' 'overflow_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_220)   --->   "%xor_ln896_221 = xor i1 %deleted_ones_110, i1 1"   --->   Operation 3913 'xor' 'xor_ln896_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_220)   --->   "%or_ln896_110 = or i1 %xor_ln896_220, i1 %xor_ln896_221"   --->   Operation 3914 'or' 'or_ln896_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3915 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_220 = and i1 %or_ln891_110, i1 %or_ln896_110"   --->   Operation 3915 'and' 'and_ln896_220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_330)   --->   "%underflow_110 = and i1 %and_ln896_220, i1 %p_Result_1077"   --->   Operation 3916 'and' 'underflow_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_330)   --->   "%select_ln346_220 = select i1 %overflow_110, i16 32767, i16 32768"   --->   Operation 3917 'select' 'select_ln346_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_330)   --->   "%or_ln346_110 = or i1 %overflow_110, i1 %underflow_110"   --->   Operation 3918 'or' 'or_ln346_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3919 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_330 = select i1 %or_ln346_110, i16 %select_ln346_220, i16 %out_data_V_603"   --->   Operation 3919 'select' 'out_data_V_330' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3920 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_110, i16 %out_data_V_330" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3920 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3921 [1/1] (0.12ns)   --->   "%xor_ln896_222 = xor i1 %p_Result_1084, i1 1"   --->   Operation 3921 'xor' 'xor_ln896_222' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3922 [1/1] (0.12ns)   --->   "%carry_223 = and i1 %p_Result_1083, i1 %xor_ln896_222"   --->   Operation 3922 'and' 'carry_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3923 [1/1] (0.12ns)   --->   "%Range1_all_zeros_111 = xor i1 %p_Result_1081, i1 1"   --->   Operation 3923 'xor' 'Range1_all_zeros_111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3924 [1/1] (0.00ns) (grouped into LUT with out node overflow_111)   --->   "%deleted_zeros_111 = select i1 %carry_223, i1 %p_Result_1081, i1 %Range1_all_zeros_111"   --->   Operation 3924 'select' 'deleted_zeros_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_222)   --->   "%deleted_ones_111 = select i1 %carry_223, i1 %Range1_all_zeros_111, i1 %p_Result_1081"   --->   Operation 3925 'select' 'deleted_ones_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_222)   --->   "%xor_ln891_111 = xor i1 %p_Result_1083, i1 1"   --->   Operation 3926 'xor' 'xor_ln891_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_222)   --->   "%or_ln891_111 = or i1 %p_Result_1084, i1 %xor_ln891_111"   --->   Operation 3927 'or' 'or_ln891_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node overflow_111)   --->   "%xor_ln895_111 = xor i1 %deleted_zeros_111, i1 1"   --->   Operation 3928 'xor' 'xor_ln895_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node overflow_111)   --->   "%or_ln895_111 = or i1 %p_Result_1084, i1 %xor_ln895_111"   --->   Operation 3929 'or' 'or_ln895_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3930 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_111 = and i1 %or_ln895_111, i1 %Range1_all_zeros_111"   --->   Operation 3930 'and' 'overflow_111' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_222)   --->   "%xor_ln896_223 = xor i1 %deleted_ones_111, i1 1"   --->   Operation 3931 'xor' 'xor_ln896_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_222)   --->   "%or_ln896_111 = or i1 %xor_ln896_222, i1 %xor_ln896_223"   --->   Operation 3932 'or' 'or_ln896_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3933 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_222 = and i1 %or_ln891_111, i1 %or_ln896_111"   --->   Operation 3933 'and' 'and_ln896_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_333)   --->   "%underflow_111 = and i1 %and_ln896_222, i1 %p_Result_1081"   --->   Operation 3934 'and' 'underflow_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_333)   --->   "%select_ln346_222 = select i1 %overflow_111, i16 32767, i16 32768"   --->   Operation 3935 'select' 'select_ln346_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_333)   --->   "%or_ln346_111 = or i1 %overflow_111, i1 %underflow_111"   --->   Operation 3936 'or' 'or_ln346_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3937 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_333 = select i1 %or_ln346_111, i16 %select_ln346_222, i16 %out_data_V_605"   --->   Operation 3937 'select' 'out_data_V_333' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3938 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_111, i16 %out_data_V_333" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3938 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3939 [1/1] (0.12ns)   --->   "%xor_ln896_224 = xor i1 %p_Result_1088, i1 1"   --->   Operation 3939 'xor' 'xor_ln896_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3940 [1/1] (0.12ns)   --->   "%carry_225 = and i1 %p_Result_1087, i1 %xor_ln896_224"   --->   Operation 3940 'and' 'carry_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3941 [1/1] (0.12ns)   --->   "%Range1_all_zeros_112 = xor i1 %p_Result_1085, i1 1"   --->   Operation 3941 'xor' 'Range1_all_zeros_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node overflow_112)   --->   "%deleted_zeros_112 = select i1 %carry_225, i1 %p_Result_1085, i1 %Range1_all_zeros_112"   --->   Operation 3942 'select' 'deleted_zeros_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_224)   --->   "%deleted_ones_112 = select i1 %carry_225, i1 %Range1_all_zeros_112, i1 %p_Result_1085"   --->   Operation 3943 'select' 'deleted_ones_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_224)   --->   "%xor_ln891_112 = xor i1 %p_Result_1087, i1 1"   --->   Operation 3944 'xor' 'xor_ln891_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_224)   --->   "%or_ln891_112 = or i1 %p_Result_1088, i1 %xor_ln891_112"   --->   Operation 3945 'or' 'or_ln891_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node overflow_112)   --->   "%xor_ln895_112 = xor i1 %deleted_zeros_112, i1 1"   --->   Operation 3946 'xor' 'xor_ln895_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node overflow_112)   --->   "%or_ln895_112 = or i1 %p_Result_1088, i1 %xor_ln895_112"   --->   Operation 3947 'or' 'or_ln895_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3948 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_112 = and i1 %or_ln895_112, i1 %Range1_all_zeros_112"   --->   Operation 3948 'and' 'overflow_112' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_224)   --->   "%xor_ln896_225 = xor i1 %deleted_ones_112, i1 1"   --->   Operation 3949 'xor' 'xor_ln896_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_224)   --->   "%or_ln896_112 = or i1 %xor_ln896_224, i1 %xor_ln896_225"   --->   Operation 3950 'or' 'or_ln896_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3951 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_224 = and i1 %or_ln891_112, i1 %or_ln896_112"   --->   Operation 3951 'and' 'and_ln896_224' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_336)   --->   "%underflow_112 = and i1 %and_ln896_224, i1 %p_Result_1085"   --->   Operation 3952 'and' 'underflow_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_336)   --->   "%select_ln346_224 = select i1 %overflow_112, i16 32767, i16 32768"   --->   Operation 3953 'select' 'select_ln346_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_336)   --->   "%or_ln346_112 = or i1 %overflow_112, i1 %underflow_112"   --->   Operation 3954 'or' 'or_ln346_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3955 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_336 = select i1 %or_ln346_112, i16 %select_ln346_224, i16 %out_data_V_607"   --->   Operation 3955 'select' 'out_data_V_336' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3956 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_112, i16 %out_data_V_336" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3956 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3957 [1/1] (0.12ns)   --->   "%xor_ln896_226 = xor i1 %p_Result_1092, i1 1"   --->   Operation 3957 'xor' 'xor_ln896_226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3958 [1/1] (0.12ns)   --->   "%carry_227 = and i1 %p_Result_1091, i1 %xor_ln896_226"   --->   Operation 3958 'and' 'carry_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3959 [1/1] (0.12ns)   --->   "%Range1_all_zeros_113 = xor i1 %p_Result_1089, i1 1"   --->   Operation 3959 'xor' 'Range1_all_zeros_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%deleted_zeros_113 = select i1 %carry_227, i1 %p_Result_1089, i1 %Range1_all_zeros_113"   --->   Operation 3960 'select' 'deleted_zeros_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_226)   --->   "%deleted_ones_113 = select i1 %carry_227, i1 %Range1_all_zeros_113, i1 %p_Result_1089"   --->   Operation 3961 'select' 'deleted_ones_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_226)   --->   "%xor_ln891_113 = xor i1 %p_Result_1091, i1 1"   --->   Operation 3962 'xor' 'xor_ln891_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_226)   --->   "%or_ln891_113 = or i1 %p_Result_1092, i1 %xor_ln891_113"   --->   Operation 3963 'or' 'or_ln891_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%xor_ln895_113 = xor i1 %deleted_zeros_113, i1 1"   --->   Operation 3964 'xor' 'xor_ln895_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node overflow_113)   --->   "%or_ln895_113 = or i1 %p_Result_1092, i1 %xor_ln895_113"   --->   Operation 3965 'or' 'or_ln895_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3966 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_113 = and i1 %or_ln895_113, i1 %Range1_all_zeros_113"   --->   Operation 3966 'and' 'overflow_113' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_226)   --->   "%xor_ln896_227 = xor i1 %deleted_ones_113, i1 1"   --->   Operation 3967 'xor' 'xor_ln896_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_226)   --->   "%or_ln896_113 = or i1 %xor_ln896_226, i1 %xor_ln896_227"   --->   Operation 3968 'or' 'or_ln896_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3969 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_226 = and i1 %or_ln891_113, i1 %or_ln896_113"   --->   Operation 3969 'and' 'and_ln896_226' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_339)   --->   "%underflow_113 = and i1 %and_ln896_226, i1 %p_Result_1089"   --->   Operation 3970 'and' 'underflow_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3971 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_339)   --->   "%select_ln346_226 = select i1 %overflow_113, i16 32767, i16 32768"   --->   Operation 3971 'select' 'select_ln346_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_339)   --->   "%or_ln346_113 = or i1 %overflow_113, i1 %underflow_113"   --->   Operation 3972 'or' 'or_ln346_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3973 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_339 = select i1 %or_ln346_113, i16 %select_ln346_226, i16 %out_data_V_609"   --->   Operation 3973 'select' 'out_data_V_339' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3974 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_113, i16 %out_data_V_339" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3974 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3975 [1/1] (0.12ns)   --->   "%xor_ln896_228 = xor i1 %p_Result_1096, i1 1"   --->   Operation 3975 'xor' 'xor_ln896_228' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3976 [1/1] (0.12ns)   --->   "%carry_229 = and i1 %p_Result_1095, i1 %xor_ln896_228"   --->   Operation 3976 'and' 'carry_229' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3977 [1/1] (0.12ns)   --->   "%Range1_all_zeros_114 = xor i1 %p_Result_1093, i1 1"   --->   Operation 3977 'xor' 'Range1_all_zeros_114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node overflow_114)   --->   "%deleted_zeros_114 = select i1 %carry_229, i1 %p_Result_1093, i1 %Range1_all_zeros_114"   --->   Operation 3978 'select' 'deleted_zeros_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_228)   --->   "%deleted_ones_114 = select i1 %carry_229, i1 %Range1_all_zeros_114, i1 %p_Result_1093"   --->   Operation 3979 'select' 'deleted_ones_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_228)   --->   "%xor_ln891_114 = xor i1 %p_Result_1095, i1 1"   --->   Operation 3980 'xor' 'xor_ln891_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_228)   --->   "%or_ln891_114 = or i1 %p_Result_1096, i1 %xor_ln891_114"   --->   Operation 3981 'or' 'or_ln891_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node overflow_114)   --->   "%xor_ln895_114 = xor i1 %deleted_zeros_114, i1 1"   --->   Operation 3982 'xor' 'xor_ln895_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node overflow_114)   --->   "%or_ln895_114 = or i1 %p_Result_1096, i1 %xor_ln895_114"   --->   Operation 3983 'or' 'or_ln895_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3984 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_114 = and i1 %or_ln895_114, i1 %Range1_all_zeros_114"   --->   Operation 3984 'and' 'overflow_114' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_228)   --->   "%xor_ln896_229 = xor i1 %deleted_ones_114, i1 1"   --->   Operation 3985 'xor' 'xor_ln896_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_228)   --->   "%or_ln896_114 = or i1 %xor_ln896_228, i1 %xor_ln896_229"   --->   Operation 3986 'or' 'or_ln896_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3987 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_228 = and i1 %or_ln891_114, i1 %or_ln896_114"   --->   Operation 3987 'and' 'and_ln896_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_342)   --->   "%underflow_114 = and i1 %and_ln896_228, i1 %p_Result_1093"   --->   Operation 3988 'and' 'underflow_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_342)   --->   "%select_ln346_228 = select i1 %overflow_114, i16 32767, i16 32768"   --->   Operation 3989 'select' 'select_ln346_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_342)   --->   "%or_ln346_114 = or i1 %overflow_114, i1 %underflow_114"   --->   Operation 3990 'or' 'or_ln346_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3991 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_342 = select i1 %or_ln346_114, i16 %select_ln346_228, i16 %out_data_V_611"   --->   Operation 3991 'select' 'out_data_V_342' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3992 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_114, i16 %out_data_V_342" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 3992 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 3993 [1/1] (0.12ns)   --->   "%xor_ln896_230 = xor i1 %p_Result_1100, i1 1"   --->   Operation 3993 'xor' 'xor_ln896_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3994 [1/1] (0.12ns)   --->   "%carry_231 = and i1 %p_Result_1099, i1 %xor_ln896_230"   --->   Operation 3994 'and' 'carry_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3995 [1/1] (0.12ns)   --->   "%Range1_all_zeros_115 = xor i1 %p_Result_1097, i1 1"   --->   Operation 3995 'xor' 'Range1_all_zeros_115' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%deleted_zeros_115 = select i1 %carry_231, i1 %p_Result_1097, i1 %Range1_all_zeros_115"   --->   Operation 3996 'select' 'deleted_zeros_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_230)   --->   "%deleted_ones_115 = select i1 %carry_231, i1 %Range1_all_zeros_115, i1 %p_Result_1097"   --->   Operation 3997 'select' 'deleted_ones_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_230)   --->   "%xor_ln891_115 = xor i1 %p_Result_1099, i1 1"   --->   Operation 3998 'xor' 'xor_ln891_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3999 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_230)   --->   "%or_ln891_115 = or i1 %p_Result_1100, i1 %xor_ln891_115"   --->   Operation 3999 'or' 'or_ln891_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%xor_ln895_115 = xor i1 %deleted_zeros_115, i1 1"   --->   Operation 4000 'xor' 'xor_ln895_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node overflow_115)   --->   "%or_ln895_115 = or i1 %p_Result_1100, i1 %xor_ln895_115"   --->   Operation 4001 'or' 'or_ln895_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4002 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_115 = and i1 %or_ln895_115, i1 %Range1_all_zeros_115"   --->   Operation 4002 'and' 'overflow_115' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_230)   --->   "%xor_ln896_231 = xor i1 %deleted_ones_115, i1 1"   --->   Operation 4003 'xor' 'xor_ln896_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_230)   --->   "%or_ln896_115 = or i1 %xor_ln896_230, i1 %xor_ln896_231"   --->   Operation 4004 'or' 'or_ln896_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4005 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_230 = and i1 %or_ln891_115, i1 %or_ln896_115"   --->   Operation 4005 'and' 'and_ln896_230' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_345)   --->   "%underflow_115 = and i1 %and_ln896_230, i1 %p_Result_1097"   --->   Operation 4006 'and' 'underflow_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_345)   --->   "%select_ln346_230 = select i1 %overflow_115, i16 32767, i16 32768"   --->   Operation 4007 'select' 'select_ln346_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_345)   --->   "%or_ln346_115 = or i1 %overflow_115, i1 %underflow_115"   --->   Operation 4008 'or' 'or_ln346_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4009 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_345 = select i1 %or_ln346_115, i16 %select_ln346_230, i16 %out_data_V_613"   --->   Operation 4009 'select' 'out_data_V_345' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4010 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_115, i16 %out_data_V_345" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4010 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4011 [1/1] (0.12ns)   --->   "%xor_ln896_232 = xor i1 %p_Result_1104, i1 1"   --->   Operation 4011 'xor' 'xor_ln896_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4012 [1/1] (0.12ns)   --->   "%carry_233 = and i1 %p_Result_1103, i1 %xor_ln896_232"   --->   Operation 4012 'and' 'carry_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4013 [1/1] (0.12ns)   --->   "%Range1_all_zeros_116 = xor i1 %p_Result_1101, i1 1"   --->   Operation 4013 'xor' 'Range1_all_zeros_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node overflow_116)   --->   "%deleted_zeros_116 = select i1 %carry_233, i1 %p_Result_1101, i1 %Range1_all_zeros_116"   --->   Operation 4014 'select' 'deleted_zeros_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_232)   --->   "%deleted_ones_116 = select i1 %carry_233, i1 %Range1_all_zeros_116, i1 %p_Result_1101"   --->   Operation 4015 'select' 'deleted_ones_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_232)   --->   "%xor_ln891_116 = xor i1 %p_Result_1103, i1 1"   --->   Operation 4016 'xor' 'xor_ln891_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_232)   --->   "%or_ln891_116 = or i1 %p_Result_1104, i1 %xor_ln891_116"   --->   Operation 4017 'or' 'or_ln891_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node overflow_116)   --->   "%xor_ln895_116 = xor i1 %deleted_zeros_116, i1 1"   --->   Operation 4018 'xor' 'xor_ln895_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node overflow_116)   --->   "%or_ln895_116 = or i1 %p_Result_1104, i1 %xor_ln895_116"   --->   Operation 4019 'or' 'or_ln895_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4020 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_116 = and i1 %or_ln895_116, i1 %Range1_all_zeros_116"   --->   Operation 4020 'and' 'overflow_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_232)   --->   "%xor_ln896_233 = xor i1 %deleted_ones_116, i1 1"   --->   Operation 4021 'xor' 'xor_ln896_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_232)   --->   "%or_ln896_116 = or i1 %xor_ln896_232, i1 %xor_ln896_233"   --->   Operation 4022 'or' 'or_ln896_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4023 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_232 = and i1 %or_ln891_116, i1 %or_ln896_116"   --->   Operation 4023 'and' 'and_ln896_232' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_348)   --->   "%underflow_116 = and i1 %and_ln896_232, i1 %p_Result_1101"   --->   Operation 4024 'and' 'underflow_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_348)   --->   "%select_ln346_232 = select i1 %overflow_116, i16 32767, i16 32768"   --->   Operation 4025 'select' 'select_ln346_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_348)   --->   "%or_ln346_116 = or i1 %overflow_116, i1 %underflow_116"   --->   Operation 4026 'or' 'or_ln346_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4027 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_348 = select i1 %or_ln346_116, i16 %select_ln346_232, i16 %out_data_V_615"   --->   Operation 4027 'select' 'out_data_V_348' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4028 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_116, i16 %out_data_V_348" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4028 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4029 [1/1] (0.12ns)   --->   "%xor_ln896_234 = xor i1 %p_Result_1108, i1 1"   --->   Operation 4029 'xor' 'xor_ln896_234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4030 [1/1] (0.12ns)   --->   "%carry_235 = and i1 %p_Result_1107, i1 %xor_ln896_234"   --->   Operation 4030 'and' 'carry_235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4031 [1/1] (0.12ns)   --->   "%Range1_all_zeros_117 = xor i1 %p_Result_1105, i1 1"   --->   Operation 4031 'xor' 'Range1_all_zeros_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%deleted_zeros_117 = select i1 %carry_235, i1 %p_Result_1105, i1 %Range1_all_zeros_117"   --->   Operation 4032 'select' 'deleted_zeros_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_234)   --->   "%deleted_ones_117 = select i1 %carry_235, i1 %Range1_all_zeros_117, i1 %p_Result_1105"   --->   Operation 4033 'select' 'deleted_ones_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_234)   --->   "%xor_ln891_117 = xor i1 %p_Result_1107, i1 1"   --->   Operation 4034 'xor' 'xor_ln891_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4035 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_234)   --->   "%or_ln891_117 = or i1 %p_Result_1108, i1 %xor_ln891_117"   --->   Operation 4035 'or' 'or_ln891_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%xor_ln895_117 = xor i1 %deleted_zeros_117, i1 1"   --->   Operation 4036 'xor' 'xor_ln895_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node overflow_117)   --->   "%or_ln895_117 = or i1 %p_Result_1108, i1 %xor_ln895_117"   --->   Operation 4037 'or' 'or_ln895_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4038 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_117 = and i1 %or_ln895_117, i1 %Range1_all_zeros_117"   --->   Operation 4038 'and' 'overflow_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_234)   --->   "%xor_ln896_235 = xor i1 %deleted_ones_117, i1 1"   --->   Operation 4039 'xor' 'xor_ln896_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_234)   --->   "%or_ln896_117 = or i1 %xor_ln896_234, i1 %xor_ln896_235"   --->   Operation 4040 'or' 'or_ln896_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4041 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_234 = and i1 %or_ln891_117, i1 %or_ln896_117"   --->   Operation 4041 'and' 'and_ln896_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_351)   --->   "%underflow_117 = and i1 %and_ln896_234, i1 %p_Result_1105"   --->   Operation 4042 'and' 'underflow_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_351)   --->   "%select_ln346_234 = select i1 %overflow_117, i16 32767, i16 32768"   --->   Operation 4043 'select' 'select_ln346_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_351)   --->   "%or_ln346_117 = or i1 %overflow_117, i1 %underflow_117"   --->   Operation 4044 'or' 'or_ln346_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4045 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_351 = select i1 %or_ln346_117, i16 %select_ln346_234, i16 %out_data_V_617"   --->   Operation 4045 'select' 'out_data_V_351' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4046 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_117, i16 %out_data_V_351" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4046 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4047 [1/1] (0.12ns)   --->   "%xor_ln896_236 = xor i1 %p_Result_1112, i1 1"   --->   Operation 4047 'xor' 'xor_ln896_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4048 [1/1] (0.12ns)   --->   "%carry_237 = and i1 %p_Result_1111, i1 %xor_ln896_236"   --->   Operation 4048 'and' 'carry_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4049 [1/1] (0.12ns)   --->   "%Range1_all_zeros_118 = xor i1 %p_Result_1109, i1 1"   --->   Operation 4049 'xor' 'Range1_all_zeros_118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node overflow_118)   --->   "%deleted_zeros_118 = select i1 %carry_237, i1 %p_Result_1109, i1 %Range1_all_zeros_118"   --->   Operation 4050 'select' 'deleted_zeros_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_236)   --->   "%deleted_ones_118 = select i1 %carry_237, i1 %Range1_all_zeros_118, i1 %p_Result_1109"   --->   Operation 4051 'select' 'deleted_ones_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_236)   --->   "%xor_ln891_118 = xor i1 %p_Result_1111, i1 1"   --->   Operation 4052 'xor' 'xor_ln891_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_236)   --->   "%or_ln891_118 = or i1 %p_Result_1112, i1 %xor_ln891_118"   --->   Operation 4053 'or' 'or_ln891_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node overflow_118)   --->   "%xor_ln895_118 = xor i1 %deleted_zeros_118, i1 1"   --->   Operation 4054 'xor' 'xor_ln895_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node overflow_118)   --->   "%or_ln895_118 = or i1 %p_Result_1112, i1 %xor_ln895_118"   --->   Operation 4055 'or' 'or_ln895_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4056 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_118 = and i1 %or_ln895_118, i1 %Range1_all_zeros_118"   --->   Operation 4056 'and' 'overflow_118' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4057 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_236)   --->   "%xor_ln896_237 = xor i1 %deleted_ones_118, i1 1"   --->   Operation 4057 'xor' 'xor_ln896_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_236)   --->   "%or_ln896_118 = or i1 %xor_ln896_236, i1 %xor_ln896_237"   --->   Operation 4058 'or' 'or_ln896_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4059 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_236 = and i1 %or_ln891_118, i1 %or_ln896_118"   --->   Operation 4059 'and' 'and_ln896_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_354)   --->   "%underflow_118 = and i1 %and_ln896_236, i1 %p_Result_1109"   --->   Operation 4060 'and' 'underflow_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_354)   --->   "%select_ln346_236 = select i1 %overflow_118, i16 32767, i16 32768"   --->   Operation 4061 'select' 'select_ln346_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_354)   --->   "%or_ln346_118 = or i1 %overflow_118, i1 %underflow_118"   --->   Operation 4062 'or' 'or_ln346_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4063 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_354 = select i1 %or_ln346_118, i16 %select_ln346_236, i16 %out_data_V_619"   --->   Operation 4063 'select' 'out_data_V_354' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4064 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_118, i16 %out_data_V_354" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4064 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4065 [1/1] (0.12ns)   --->   "%xor_ln896_238 = xor i1 %p_Result_1116, i1 1"   --->   Operation 4065 'xor' 'xor_ln896_238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4066 [1/1] (0.12ns)   --->   "%carry_239 = and i1 %p_Result_1115, i1 %xor_ln896_238"   --->   Operation 4066 'and' 'carry_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4067 [1/1] (0.12ns)   --->   "%Range1_all_zeros_119 = xor i1 %p_Result_1113, i1 1"   --->   Operation 4067 'xor' 'Range1_all_zeros_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node overflow_119)   --->   "%deleted_zeros_119 = select i1 %carry_239, i1 %p_Result_1113, i1 %Range1_all_zeros_119"   --->   Operation 4068 'select' 'deleted_zeros_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_238)   --->   "%deleted_ones_119 = select i1 %carry_239, i1 %Range1_all_zeros_119, i1 %p_Result_1113"   --->   Operation 4069 'select' 'deleted_ones_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_238)   --->   "%xor_ln891_119 = xor i1 %p_Result_1115, i1 1"   --->   Operation 4070 'xor' 'xor_ln891_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_238)   --->   "%or_ln891_119 = or i1 %p_Result_1116, i1 %xor_ln891_119"   --->   Operation 4071 'or' 'or_ln891_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4072 [1/1] (0.00ns) (grouped into LUT with out node overflow_119)   --->   "%xor_ln895_119 = xor i1 %deleted_zeros_119, i1 1"   --->   Operation 4072 'xor' 'xor_ln895_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node overflow_119)   --->   "%or_ln895_119 = or i1 %p_Result_1116, i1 %xor_ln895_119"   --->   Operation 4073 'or' 'or_ln895_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4074 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_119 = and i1 %or_ln895_119, i1 %Range1_all_zeros_119"   --->   Operation 4074 'and' 'overflow_119' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_238)   --->   "%xor_ln896_239 = xor i1 %deleted_ones_119, i1 1"   --->   Operation 4075 'xor' 'xor_ln896_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_238)   --->   "%or_ln896_119 = or i1 %xor_ln896_238, i1 %xor_ln896_239"   --->   Operation 4076 'or' 'or_ln896_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4077 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_238 = and i1 %or_ln891_119, i1 %or_ln896_119"   --->   Operation 4077 'and' 'and_ln896_238' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_357)   --->   "%underflow_119 = and i1 %and_ln896_238, i1 %p_Result_1113"   --->   Operation 4078 'and' 'underflow_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_357)   --->   "%select_ln346_238 = select i1 %overflow_119, i16 32767, i16 32768"   --->   Operation 4079 'select' 'select_ln346_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_357)   --->   "%or_ln346_119 = or i1 %overflow_119, i1 %underflow_119"   --->   Operation 4080 'or' 'or_ln346_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4081 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_357 = select i1 %or_ln346_119, i16 %select_ln346_238, i16 %out_data_V_621"   --->   Operation 4081 'select' 'out_data_V_357' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4082 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_119, i16 %out_data_V_357" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4082 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4083 [1/1] (0.12ns)   --->   "%xor_ln896_240 = xor i1 %p_Result_1120, i1 1"   --->   Operation 4083 'xor' 'xor_ln896_240' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4084 [1/1] (0.12ns)   --->   "%carry_241 = and i1 %p_Result_1119, i1 %xor_ln896_240"   --->   Operation 4084 'and' 'carry_241' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4085 [1/1] (0.12ns)   --->   "%Range1_all_zeros_120 = xor i1 %p_Result_1117, i1 1"   --->   Operation 4085 'xor' 'Range1_all_zeros_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node overflow_120)   --->   "%deleted_zeros_120 = select i1 %carry_241, i1 %p_Result_1117, i1 %Range1_all_zeros_120"   --->   Operation 4086 'select' 'deleted_zeros_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_240)   --->   "%deleted_ones_120 = select i1 %carry_241, i1 %Range1_all_zeros_120, i1 %p_Result_1117"   --->   Operation 4087 'select' 'deleted_ones_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_240)   --->   "%xor_ln891_120 = xor i1 %p_Result_1119, i1 1"   --->   Operation 4088 'xor' 'xor_ln891_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_240)   --->   "%or_ln891_120 = or i1 %p_Result_1120, i1 %xor_ln891_120"   --->   Operation 4089 'or' 'or_ln891_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node overflow_120)   --->   "%xor_ln895_120 = xor i1 %deleted_zeros_120, i1 1"   --->   Operation 4090 'xor' 'xor_ln895_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node overflow_120)   --->   "%or_ln895_120 = or i1 %p_Result_1120, i1 %xor_ln895_120"   --->   Operation 4091 'or' 'or_ln895_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4092 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_120 = and i1 %or_ln895_120, i1 %Range1_all_zeros_120"   --->   Operation 4092 'and' 'overflow_120' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_240)   --->   "%xor_ln896_241 = xor i1 %deleted_ones_120, i1 1"   --->   Operation 4093 'xor' 'xor_ln896_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_240)   --->   "%or_ln896_120 = or i1 %xor_ln896_240, i1 %xor_ln896_241"   --->   Operation 4094 'or' 'or_ln896_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4095 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_240 = and i1 %or_ln891_120, i1 %or_ln896_120"   --->   Operation 4095 'and' 'and_ln896_240' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_360)   --->   "%underflow_120 = and i1 %and_ln896_240, i1 %p_Result_1117"   --->   Operation 4096 'and' 'underflow_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_360)   --->   "%select_ln346_240 = select i1 %overflow_120, i16 32767, i16 32768"   --->   Operation 4097 'select' 'select_ln346_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_360)   --->   "%or_ln346_120 = or i1 %overflow_120, i1 %underflow_120"   --->   Operation 4098 'or' 'or_ln346_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4099 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_360 = select i1 %or_ln346_120, i16 %select_ln346_240, i16 %out_data_V_623"   --->   Operation 4099 'select' 'out_data_V_360' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4100 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_120, i16 %out_data_V_360" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4100 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4101 [1/1] (0.12ns)   --->   "%xor_ln896_242 = xor i1 %p_Result_1124, i1 1"   --->   Operation 4101 'xor' 'xor_ln896_242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4102 [1/1] (0.12ns)   --->   "%carry_243 = and i1 %p_Result_1123, i1 %xor_ln896_242"   --->   Operation 4102 'and' 'carry_243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4103 [1/1] (0.12ns)   --->   "%Range1_all_zeros_121 = xor i1 %p_Result_1121, i1 1"   --->   Operation 4103 'xor' 'Range1_all_zeros_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%deleted_zeros_121 = select i1 %carry_243, i1 %p_Result_1121, i1 %Range1_all_zeros_121"   --->   Operation 4104 'select' 'deleted_zeros_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_242)   --->   "%deleted_ones_121 = select i1 %carry_243, i1 %Range1_all_zeros_121, i1 %p_Result_1121"   --->   Operation 4105 'select' 'deleted_ones_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_242)   --->   "%xor_ln891_121 = xor i1 %p_Result_1123, i1 1"   --->   Operation 4106 'xor' 'xor_ln891_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_242)   --->   "%or_ln891_121 = or i1 %p_Result_1124, i1 %xor_ln891_121"   --->   Operation 4107 'or' 'or_ln891_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%xor_ln895_121 = xor i1 %deleted_zeros_121, i1 1"   --->   Operation 4108 'xor' 'xor_ln895_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node overflow_121)   --->   "%or_ln895_121 = or i1 %p_Result_1124, i1 %xor_ln895_121"   --->   Operation 4109 'or' 'or_ln895_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4110 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_121 = and i1 %or_ln895_121, i1 %Range1_all_zeros_121"   --->   Operation 4110 'and' 'overflow_121' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_242)   --->   "%xor_ln896_243 = xor i1 %deleted_ones_121, i1 1"   --->   Operation 4111 'xor' 'xor_ln896_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_242)   --->   "%or_ln896_121 = or i1 %xor_ln896_242, i1 %xor_ln896_243"   --->   Operation 4112 'or' 'or_ln896_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4113 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_242 = and i1 %or_ln891_121, i1 %or_ln896_121"   --->   Operation 4113 'and' 'and_ln896_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_363)   --->   "%underflow_121 = and i1 %and_ln896_242, i1 %p_Result_1121"   --->   Operation 4114 'and' 'underflow_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_363)   --->   "%select_ln346_242 = select i1 %overflow_121, i16 32767, i16 32768"   --->   Operation 4115 'select' 'select_ln346_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4116 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_363)   --->   "%or_ln346_121 = or i1 %overflow_121, i1 %underflow_121"   --->   Operation 4116 'or' 'or_ln346_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4117 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_363 = select i1 %or_ln346_121, i16 %select_ln346_242, i16 %out_data_V_625"   --->   Operation 4117 'select' 'out_data_V_363' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4118 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_121, i16 %out_data_V_363" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4118 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4119 [1/1] (0.12ns)   --->   "%xor_ln896_244 = xor i1 %p_Result_1128, i1 1"   --->   Operation 4119 'xor' 'xor_ln896_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4120 [1/1] (0.12ns)   --->   "%carry_245 = and i1 %p_Result_1127, i1 %xor_ln896_244"   --->   Operation 4120 'and' 'carry_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4121 [1/1] (0.12ns)   --->   "%Range1_all_zeros_122 = xor i1 %p_Result_1125, i1 1"   --->   Operation 4121 'xor' 'Range1_all_zeros_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node overflow_122)   --->   "%deleted_zeros_122 = select i1 %carry_245, i1 %p_Result_1125, i1 %Range1_all_zeros_122"   --->   Operation 4122 'select' 'deleted_zeros_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_244)   --->   "%deleted_ones_122 = select i1 %carry_245, i1 %Range1_all_zeros_122, i1 %p_Result_1125"   --->   Operation 4123 'select' 'deleted_ones_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_244)   --->   "%xor_ln891_122 = xor i1 %p_Result_1127, i1 1"   --->   Operation 4124 'xor' 'xor_ln891_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_244)   --->   "%or_ln891_122 = or i1 %p_Result_1128, i1 %xor_ln891_122"   --->   Operation 4125 'or' 'or_ln891_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node overflow_122)   --->   "%xor_ln895_122 = xor i1 %deleted_zeros_122, i1 1"   --->   Operation 4126 'xor' 'xor_ln895_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node overflow_122)   --->   "%or_ln895_122 = or i1 %p_Result_1128, i1 %xor_ln895_122"   --->   Operation 4127 'or' 'or_ln895_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4128 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_122 = and i1 %or_ln895_122, i1 %Range1_all_zeros_122"   --->   Operation 4128 'and' 'overflow_122' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_244)   --->   "%xor_ln896_245 = xor i1 %deleted_ones_122, i1 1"   --->   Operation 4129 'xor' 'xor_ln896_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_244)   --->   "%or_ln896_122 = or i1 %xor_ln896_244, i1 %xor_ln896_245"   --->   Operation 4130 'or' 'or_ln896_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4131 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_244 = and i1 %or_ln891_122, i1 %or_ln896_122"   --->   Operation 4131 'and' 'and_ln896_244' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_366)   --->   "%underflow_122 = and i1 %and_ln896_244, i1 %p_Result_1125"   --->   Operation 4132 'and' 'underflow_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_366)   --->   "%select_ln346_244 = select i1 %overflow_122, i16 32767, i16 32768"   --->   Operation 4133 'select' 'select_ln346_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4134 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_366)   --->   "%or_ln346_122 = or i1 %overflow_122, i1 %underflow_122"   --->   Operation 4134 'or' 'or_ln346_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4135 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_366 = select i1 %or_ln346_122, i16 %select_ln346_244, i16 %out_data_V_627"   --->   Operation 4135 'select' 'out_data_V_366' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4136 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_122, i16 %out_data_V_366" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4136 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4137 [1/1] (0.12ns)   --->   "%xor_ln896_246 = xor i1 %p_Result_1132, i1 1"   --->   Operation 4137 'xor' 'xor_ln896_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4138 [1/1] (0.12ns)   --->   "%carry_247 = and i1 %p_Result_1131, i1 %xor_ln896_246"   --->   Operation 4138 'and' 'carry_247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4139 [1/1] (0.12ns)   --->   "%Range1_all_zeros_123 = xor i1 %p_Result_1129, i1 1"   --->   Operation 4139 'xor' 'Range1_all_zeros_123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%deleted_zeros_123 = select i1 %carry_247, i1 %p_Result_1129, i1 %Range1_all_zeros_123"   --->   Operation 4140 'select' 'deleted_zeros_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_246)   --->   "%deleted_ones_123 = select i1 %carry_247, i1 %Range1_all_zeros_123, i1 %p_Result_1129"   --->   Operation 4141 'select' 'deleted_ones_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_246)   --->   "%xor_ln891_123 = xor i1 %p_Result_1131, i1 1"   --->   Operation 4142 'xor' 'xor_ln891_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_246)   --->   "%or_ln891_123 = or i1 %p_Result_1132, i1 %xor_ln891_123"   --->   Operation 4143 'or' 'or_ln891_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%xor_ln895_123 = xor i1 %deleted_zeros_123, i1 1"   --->   Operation 4144 'xor' 'xor_ln895_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node overflow_123)   --->   "%or_ln895_123 = or i1 %p_Result_1132, i1 %xor_ln895_123"   --->   Operation 4145 'or' 'or_ln895_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4146 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_123 = and i1 %or_ln895_123, i1 %Range1_all_zeros_123"   --->   Operation 4146 'and' 'overflow_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_246)   --->   "%xor_ln896_247 = xor i1 %deleted_ones_123, i1 1"   --->   Operation 4147 'xor' 'xor_ln896_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_246)   --->   "%or_ln896_123 = or i1 %xor_ln896_246, i1 %xor_ln896_247"   --->   Operation 4148 'or' 'or_ln896_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4149 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_246 = and i1 %or_ln891_123, i1 %or_ln896_123"   --->   Operation 4149 'and' 'and_ln896_246' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_369)   --->   "%underflow_123 = and i1 %and_ln896_246, i1 %p_Result_1129"   --->   Operation 4150 'and' 'underflow_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_369)   --->   "%select_ln346_246 = select i1 %overflow_123, i16 32767, i16 32768"   --->   Operation 4151 'select' 'select_ln346_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_369)   --->   "%or_ln346_123 = or i1 %overflow_123, i1 %underflow_123"   --->   Operation 4152 'or' 'or_ln346_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4153 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_369 = select i1 %or_ln346_123, i16 %select_ln346_246, i16 %out_data_V_629"   --->   Operation 4153 'select' 'out_data_V_369' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4154 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_123, i16 %out_data_V_369" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4154 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4155 [1/1] (0.12ns)   --->   "%xor_ln896_248 = xor i1 %p_Result_1136, i1 1"   --->   Operation 4155 'xor' 'xor_ln896_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4156 [1/1] (0.12ns)   --->   "%carry_249 = and i1 %p_Result_1135, i1 %xor_ln896_248"   --->   Operation 4156 'and' 'carry_249' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4157 [1/1] (0.12ns)   --->   "%Range1_all_zeros_124 = xor i1 %p_Result_1133, i1 1"   --->   Operation 4157 'xor' 'Range1_all_zeros_124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node overflow_124)   --->   "%deleted_zeros_124 = select i1 %carry_249, i1 %p_Result_1133, i1 %Range1_all_zeros_124"   --->   Operation 4158 'select' 'deleted_zeros_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_248)   --->   "%deleted_ones_124 = select i1 %carry_249, i1 %Range1_all_zeros_124, i1 %p_Result_1133"   --->   Operation 4159 'select' 'deleted_ones_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_248)   --->   "%xor_ln891_124 = xor i1 %p_Result_1135, i1 1"   --->   Operation 4160 'xor' 'xor_ln891_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_248)   --->   "%or_ln891_124 = or i1 %p_Result_1136, i1 %xor_ln891_124"   --->   Operation 4161 'or' 'or_ln891_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node overflow_124)   --->   "%xor_ln895_124 = xor i1 %deleted_zeros_124, i1 1"   --->   Operation 4162 'xor' 'xor_ln895_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node overflow_124)   --->   "%or_ln895_124 = or i1 %p_Result_1136, i1 %xor_ln895_124"   --->   Operation 4163 'or' 'or_ln895_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4164 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_124 = and i1 %or_ln895_124, i1 %Range1_all_zeros_124"   --->   Operation 4164 'and' 'overflow_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_248)   --->   "%xor_ln896_249 = xor i1 %deleted_ones_124, i1 1"   --->   Operation 4165 'xor' 'xor_ln896_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_248)   --->   "%or_ln896_124 = or i1 %xor_ln896_248, i1 %xor_ln896_249"   --->   Operation 4166 'or' 'or_ln896_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4167 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_248 = and i1 %or_ln891_124, i1 %or_ln896_124"   --->   Operation 4167 'and' 'and_ln896_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4168 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_372)   --->   "%underflow_124 = and i1 %and_ln896_248, i1 %p_Result_1133"   --->   Operation 4168 'and' 'underflow_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4169 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_372)   --->   "%select_ln346_248 = select i1 %overflow_124, i16 32767, i16 32768"   --->   Operation 4169 'select' 'select_ln346_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_372)   --->   "%or_ln346_124 = or i1 %overflow_124, i1 %underflow_124"   --->   Operation 4170 'or' 'or_ln346_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4171 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_372 = select i1 %or_ln346_124, i16 %select_ln346_248, i16 %out_data_V_631"   --->   Operation 4171 'select' 'out_data_V_372' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4172 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_124, i16 %out_data_V_372" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4172 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4173 [1/1] (0.12ns)   --->   "%xor_ln896_250 = xor i1 %p_Result_1140, i1 1"   --->   Operation 4173 'xor' 'xor_ln896_250' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4174 [1/1] (0.12ns)   --->   "%carry_251 = and i1 %p_Result_1139, i1 %xor_ln896_250"   --->   Operation 4174 'and' 'carry_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4175 [1/1] (0.12ns)   --->   "%Range1_all_zeros_125 = xor i1 %p_Result_1137, i1 1"   --->   Operation 4175 'xor' 'Range1_all_zeros_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%deleted_zeros_125 = select i1 %carry_251, i1 %p_Result_1137, i1 %Range1_all_zeros_125"   --->   Operation 4176 'select' 'deleted_zeros_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_250)   --->   "%deleted_ones_125 = select i1 %carry_251, i1 %Range1_all_zeros_125, i1 %p_Result_1137"   --->   Operation 4177 'select' 'deleted_ones_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_250)   --->   "%xor_ln891_125 = xor i1 %p_Result_1139, i1 1"   --->   Operation 4178 'xor' 'xor_ln891_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_250)   --->   "%or_ln891_125 = or i1 %p_Result_1140, i1 %xor_ln891_125"   --->   Operation 4179 'or' 'or_ln891_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%xor_ln895_125 = xor i1 %deleted_zeros_125, i1 1"   --->   Operation 4180 'xor' 'xor_ln895_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node overflow_125)   --->   "%or_ln895_125 = or i1 %p_Result_1140, i1 %xor_ln895_125"   --->   Operation 4181 'or' 'or_ln895_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4182 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_125 = and i1 %or_ln895_125, i1 %Range1_all_zeros_125"   --->   Operation 4182 'and' 'overflow_125' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_250)   --->   "%xor_ln896_251 = xor i1 %deleted_ones_125, i1 1"   --->   Operation 4183 'xor' 'xor_ln896_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_250)   --->   "%or_ln896_125 = or i1 %xor_ln896_250, i1 %xor_ln896_251"   --->   Operation 4184 'or' 'or_ln896_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4185 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_250 = and i1 %or_ln891_125, i1 %or_ln896_125"   --->   Operation 4185 'and' 'and_ln896_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_375)   --->   "%underflow_125 = and i1 %and_ln896_250, i1 %p_Result_1137"   --->   Operation 4186 'and' 'underflow_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_375)   --->   "%select_ln346_250 = select i1 %overflow_125, i16 32767, i16 32768"   --->   Operation 4187 'select' 'select_ln346_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_375)   --->   "%or_ln346_125 = or i1 %overflow_125, i1 %underflow_125"   --->   Operation 4188 'or' 'or_ln346_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4189 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_375 = select i1 %or_ln346_125, i16 %select_ln346_250, i16 %out_data_V_633"   --->   Operation 4189 'select' 'out_data_V_375' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4190 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_125, i16 %out_data_V_375" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4190 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4191 [1/1] (0.12ns)   --->   "%xor_ln896_252 = xor i1 %p_Result_1144, i1 1"   --->   Operation 4191 'xor' 'xor_ln896_252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4192 [1/1] (0.12ns)   --->   "%carry_253 = and i1 %p_Result_1143, i1 %xor_ln896_252"   --->   Operation 4192 'and' 'carry_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4193 [1/1] (0.12ns)   --->   "%Range1_all_zeros_126 = xor i1 %p_Result_1141, i1 1"   --->   Operation 4193 'xor' 'Range1_all_zeros_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node overflow_126)   --->   "%deleted_zeros_126 = select i1 %carry_253, i1 %p_Result_1141, i1 %Range1_all_zeros_126"   --->   Operation 4194 'select' 'deleted_zeros_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_252)   --->   "%deleted_ones_126 = select i1 %carry_253, i1 %Range1_all_zeros_126, i1 %p_Result_1141"   --->   Operation 4195 'select' 'deleted_ones_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_252)   --->   "%xor_ln891_126 = xor i1 %p_Result_1143, i1 1"   --->   Operation 4196 'xor' 'xor_ln891_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_252)   --->   "%or_ln891_126 = or i1 %p_Result_1144, i1 %xor_ln891_126"   --->   Operation 4197 'or' 'or_ln891_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node overflow_126)   --->   "%xor_ln895_126 = xor i1 %deleted_zeros_126, i1 1"   --->   Operation 4198 'xor' 'xor_ln895_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node overflow_126)   --->   "%or_ln895_126 = or i1 %p_Result_1144, i1 %xor_ln895_126"   --->   Operation 4199 'or' 'or_ln895_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4200 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_126 = and i1 %or_ln895_126, i1 %Range1_all_zeros_126"   --->   Operation 4200 'and' 'overflow_126' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_252)   --->   "%xor_ln896_253 = xor i1 %deleted_ones_126, i1 1"   --->   Operation 4201 'xor' 'xor_ln896_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4202 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_252)   --->   "%or_ln896_126 = or i1 %xor_ln896_252, i1 %xor_ln896_253"   --->   Operation 4202 'or' 'or_ln896_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4203 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_252 = and i1 %or_ln891_126, i1 %or_ln896_126"   --->   Operation 4203 'and' 'and_ln896_252' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_378)   --->   "%underflow_126 = and i1 %and_ln896_252, i1 %p_Result_1141"   --->   Operation 4204 'and' 'underflow_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_378)   --->   "%select_ln346_252 = select i1 %overflow_126, i16 32767, i16 32768"   --->   Operation 4205 'select' 'select_ln346_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_378)   --->   "%or_ln346_126 = or i1 %overflow_126, i1 %underflow_126"   --->   Operation 4206 'or' 'or_ln346_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4207 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_378 = select i1 %or_ln346_126, i16 %select_ln346_252, i16 %out_data_V_635"   --->   Operation 4207 'select' 'out_data_V_378' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4208 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_126, i16 %out_data_V_378" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4208 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4209 [1/1] (0.12ns)   --->   "%xor_ln896_254 = xor i1 %p_Result_1148, i1 1"   --->   Operation 4209 'xor' 'xor_ln896_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4210 [1/1] (0.12ns)   --->   "%carry_255 = and i1 %p_Result_1147, i1 %xor_ln896_254"   --->   Operation 4210 'and' 'carry_255' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4211 [1/1] (0.12ns)   --->   "%Range1_all_zeros_127 = xor i1 %p_Result_1145, i1 1"   --->   Operation 4211 'xor' 'Range1_all_zeros_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node overflow_127)   --->   "%deleted_zeros_127 = select i1 %carry_255, i1 %p_Result_1145, i1 %Range1_all_zeros_127"   --->   Operation 4212 'select' 'deleted_zeros_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4213 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_254)   --->   "%deleted_ones_127 = select i1 %carry_255, i1 %Range1_all_zeros_127, i1 %p_Result_1145"   --->   Operation 4213 'select' 'deleted_ones_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_254)   --->   "%xor_ln891_127 = xor i1 %p_Result_1147, i1 1"   --->   Operation 4214 'xor' 'xor_ln891_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_254)   --->   "%or_ln891_127 = or i1 %p_Result_1148, i1 %xor_ln891_127"   --->   Operation 4215 'or' 'or_ln891_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node overflow_127)   --->   "%xor_ln895_127 = xor i1 %deleted_zeros_127, i1 1"   --->   Operation 4216 'xor' 'xor_ln895_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node overflow_127)   --->   "%or_ln895_127 = or i1 %p_Result_1148, i1 %xor_ln895_127"   --->   Operation 4217 'or' 'or_ln895_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4218 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_127 = and i1 %or_ln895_127, i1 %Range1_all_zeros_127"   --->   Operation 4218 'and' 'overflow_127' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_254)   --->   "%xor_ln896_255 = xor i1 %deleted_ones_127, i1 1"   --->   Operation 4219 'xor' 'xor_ln896_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_254)   --->   "%or_ln896_127 = or i1 %xor_ln896_254, i1 %xor_ln896_255"   --->   Operation 4220 'or' 'or_ln896_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_254 = and i1 %or_ln891_127, i1 %or_ln896_127"   --->   Operation 4221 'and' 'and_ln896_254' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_381)   --->   "%underflow_127 = and i1 %and_ln896_254, i1 %p_Result_1145"   --->   Operation 4222 'and' 'underflow_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_381)   --->   "%select_ln346_254 = select i1 %overflow_127, i16 32767, i16 32768"   --->   Operation 4223 'select' 'select_ln346_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_381)   --->   "%or_ln346_127 = or i1 %overflow_127, i1 %underflow_127"   --->   Operation 4224 'or' 'or_ln346_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4225 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_381 = select i1 %or_ln346_127, i16 %select_ln346_254, i16 %out_data_V_637"   --->   Operation 4225 'select' 'out_data_V_381' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4226 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer3_out_127, i16 %out_data_V_381" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 4226 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 4227 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:31]   --->   Operation 4227 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.86ns
The critical path consists of the following:
	fifo read operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23) on port 'layer2_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23) [513]  (1.41 ns)
	'icmp' operation ('r') [646]  (0.664 ns)
	'or' operation ('or_ln374') [648]  (0 ns)
	'and' operation ('qb') [649]  (0 ns)
	'add' operation ('out_data.V') [651]  (0.785 ns)

 <State 2>: 2.11ns
The critical path consists of the following:
	'xor' operation ('xor_ln896') [653]  (0.122 ns)
	'and' operation ('carry') [654]  (0.122 ns)
	'select' operation ('deleted_ones') [657]  (0 ns)
	'xor' operation ('xor_ln896_1') [663]  (0 ns)
	'or' operation ('or_ln896') [664]  (0 ns)
	'and' operation ('and_ln896') [665]  (0.278 ns)
	'and' operation ('underflow') [666]  (0 ns)
	'or' operation ('or_ln346') [668]  (0 ns)
	'select' operation ('out_data.V') [669]  (0.243 ns)
	fifo write operation ('write_ln28', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28) on port 'layer3_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28) [670]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
