-- This should raise an out of bound error when simulating but does not. See ../../../szvars guest language for a fix.
-- Out of bound errors are correctly issued, however when running the generated SystemC and VHDL code !

fsm model err(
  in h: event)
{
  states: Idle;
  vars: i: int,
        z: int<8>;
  trans:
  | Idle -> Idle on h with z[i] := 1::bit, i:=i+1;
  itrans:
  | -> Idle with i:=0, z:=0;
}

input H : event = periodic(10, 10, 100)

fsm e = err(H)
