git clone --depth 1 --no-tags https://github.com/Eng-Mahmoud2000/Mips_Processor_Piplined-Design_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533829719
git clone --depth 1 --no-tags https://github.com/Alfred94-dev/Digital-Harware-desgin-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532428619
git clone --depth 1 --no-tags https://github.com/JoyKarmoker/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532340191
git clone --depth 1 --no-tags https://github.com/1004ssc/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532040340
git clone --depth 1 --no-tags https://github.com/AndalibN/test_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531940873
git clone --depth 1 --no-tags https://github.com/mito200/Bachelors_with_working_simulation_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532617297
git clone --depth 1 --no-tags https://github.com/ColinE0/Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532169418
git clone --depth 1 --no-tags https://github.com/inmys/C10_BAIKAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532875140
git clone --depth 1 --no-tags https://github.com/Mavioux/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533350491
git clone --depth 1 --no-tags https://github.com/Wu-Haitao/CG3207_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535626307
git clone --depth 1 --no-tags https://github.com/lukestock/ELEC5566M-Unit1-el17ls-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535591250
git clone --depth 1 --no-tags https://github.com/basyooo20/Piplined-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536226216
git clone --depth 1 --no-tags https://github.com/loboronan07/DSD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534158386
git clone --depth 1 --no-tags https://github.com/Chaitanya27111/Capture-the-Bug-Hackatthon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535218145
git clone --depth 1 --no-tags https://github.com/vinayak24/AESmodel2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534624787
git clone --depth 1 --no-tags https://github.com/donghua100/riscv-cpu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534672472
git clone --depth 1 --no-tags https://github.com/rrossi94/ring-oscillator-tiny-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535329507
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ex-handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535392484
git clone --depth 1 --no-tags https://github.com/gaurav07kumar/-Restoring_Square_Root-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531813266
git clone --depth 1 --no-tags https://github.com/sami154/Finding_Bug_using_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536407326
git clone --depth 1 --no-tags https://github.com/jihwanlee99/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533676679
git clone --depth 1 --no-tags https://github.com/sushmithapopuri/academic-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532517787
git clone --depth 1 --no-tags https://github.com/heyitsraman/verilogbasics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532574984
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-addtree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532590256
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-laura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532273554
git clone --depth 1 --no-tags https://github.com/thanavignesh/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537141699
git clone --depth 1 --no-tags https://github.com/Lychee-acaca/codes-fix-for-Advanced-Fpga-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536464717
git clone --depth 1 --no-tags https://github.com/abf149/fbna_like.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531412231
git clone --depth 1 --no-tags https://github.com/k-daisuke/tiny_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535486641
git clone --depth 1 --no-tags https://github.com/pkumar4197/32-bit-HDL-based-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536288434
git clone --depth 1 --no-tags https://github.com/YousefSherif/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537273656
git clone --depth 1 --no-tags https://github.com/Rishabh-zhcet/CTB-Hackathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535266960
git clone --depth 1 --no-tags https://github.com/mattvenn/tt001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534147714
git clone --depth 1 --no-tags https://github.com/claraabk/cpu-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531876166
git clone --depth 1 --no-tags https://github.com/Ahmed1AlAmri/Whack-a-mole-game-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531938169
git clone --depth 1 --no-tags https://github.com/dlimyh98/ProjectTwo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535615428
git clone --depth 1 --no-tags https://github.com/lukestock/ELEC5566M-Assignment2-el17ls-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535654525
git clone --depth 1 --no-tags https://github.com/bhaavanaa/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535777473
git clone --depth 1 --no-tags https://github.com/DevAakarsh/Fast-Binary-Counters-and-Compressors-Generated-by-Sorting-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535639511
git clone --depth 1 --no-tags https://github.com/lukestock/ELEC5566M-Unit2-el17ls-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535648140
git clone --depth 1 --no-tags https://github.com/Kanghyeop/templates_axi4_myip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534980463
git clone --depth 1 --no-tags https://github.com/sina-negarandeh/mips-multi-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536976397
git clone --depth 1 --no-tags https://github.com/BenAns/TTL16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535803788
git clone --depth 1 --no-tags https://github.com/AyushJam/Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535275766
git clone --depth 1 --no-tags https://github.com/jix/tinytapeout-from-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534275855
git clone --depth 1 --no-tags https://github.com/wulffern/to_sun_sar9b_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533228363
git clone --depth 1 --no-tags https://github.com/luiscar2001/nuevo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534271264
git clone --depth 1 --no-tags https://github.com/jasshanK/ee2026_archive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532816961
git clone --depth 1 --no-tags https://github.com/EngMostafaKhaled/Pipelined_MIPS_32-bit_harvard-arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533820128
git clone --depth 1 --no-tags https://github.com/nuzuichifan/verilog_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534659985
git clone --depth 1 --no-tags https://github.com/caiovpsilveira/Simple-Cache-Hierarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534426108
git clone --depth 1 --no-tags https://github.com/SnowCharmQ/2022-Fall-Digital-Logic-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537327268
git clone --depth 1 --no-tags https://github.com/deanm1278/ledstream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537166736
git clone --depth 1 --no-tags https://github.com/Jerry0708/ICC_2020_grad_cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537538978
git clone --depth 1 --no-tags https://github.com/CRTejaswi/16x16_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535579540
git clone --depth 1 --no-tags https://github.com/ximenaAp002/VerilogCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535916784
git clone --depth 1 --no-tags https://github.com/lukestock/ELC5566M-Assignment1-el17ls-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535652535
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/solve-ho-addtree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536833781
git clone --depth 1 --no-tags https://github.com/sajializ/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536908129
git clone --depth 1 --no-tags https://github.com/sina-negarandeh/mips-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536976126
git clone --depth 1 --no-tags https://github.com/roman3017/caravel_mpw7_analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532369181
git clone --depth 1 --no-tags https://github.com/roman3017/caravel_mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532370362
git clone --depth 1 --no-tags https://github.com/theFestest/tinytapeout-4x4-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531333145
git clone --depth 1 --no-tags https://github.com/keerthanaen/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531595089
git clone --depth 1 --no-tags https://github.com/AvaCharon/CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531435338
git clone --depth 1 --no-tags https://github.com/krenehan/MOANA3_Rigid_2by1_XEM7010_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531727605
git clone --depth 1 --no-tags https://github.com/iaakash47/Design_Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532478452
git clone --depth 1 --no-tags https://github.com/DoubiZhizun/Chainsaw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532455780
git clone --depth 1 --no-tags https://github.com/linuxjbl/DE1_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532462955
git clone --depth 1 --no-tags https://github.com/Jigyanshu26/Frequency-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537302127
git clone --depth 1 --no-tags https://github.com/eminbustun/CS303.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537347126
git clone --depth 1 --no-tags https://github.com/mohammadsayeemsadathossain/Vending-Machine-Using-Verilog-HDL-with-RTL-Diagram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537862818
git clone --depth 1 --no-tags https://github.com/keshav12roy/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536157516
git clone --depth 1 --no-tags https://github.com/Jerry0708/ICC_2022_grad_cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537524036
git clone --depth 1 --no-tags https://github.com/Jerry0708/ICC_2021_grad_cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537535917
git clone --depth 1 --no-tags https://github.com/omarzalah/Reset_SYNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536698019
git clone --depth 1 --no-tags https://github.com/cynthiaagbekodo/uP-VerilogDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536796801
git clone --depth 1 --no-tags https://github.com/robinyangyanfeng/ahb_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535931398
git clone --depth 1 --no-tags https://github.com/BowenKwan/finnTech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536113979
git clone --depth 1 --no-tags https://github.com/SSNRobot/Spiking-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536261969
git clone --depth 1 --no-tags https://github.com/IvanXiang/FPGA_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536475439
git clone --depth 1 --no-tags https://github.com/SuperMB/ArcticFoxGCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537655088
git clone --depth 1 --no-tags https://github.com/AshCoder232/Lift-Controller-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537804842
git clone --depth 1 --no-tags https://github.com/BocchiChen/ECE550-CPU-Construction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537943240
git clone --depth 1 --no-tags https://github.com/Martin-Enghoy/LBYCPC4-Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534460860
git clone --depth 1 --no-tags https://github.com/JulieCowley/Basys3-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534320508
git clone --depth 1 --no-tags https://github.com/JatinKhare/verification-of-digital-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533133351
git clone --depth 1 --no-tags https://github.com/gNogr/MemControler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531521390
git clone --depth 1 --no-tags https://github.com/ccw1999/2022DIC_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531457764
git clone --depth 1 --no-tags https://github.com/Vaishnavinara7/ECE369A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531635414
git clone --depth 1 --no-tags https://github.com/BBScholar/ECSE318.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535205738
git clone --depth 1 --no-tags https://github.com/MontMor4/projetoMemoriaCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535140111
git clone --depth 1 --no-tags https://github.com/ErenYagar/B_bro_YT_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535323478
git clone --depth 1 --no-tags https://github.com/Mohammed-afnan/DEBOUNCE-CKT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535330319
