{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569575847063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569575847070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 11:17:26 2019 " "Processing started: Fri Sep 27 11:17:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569575847070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569575847070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simen_Fuglestad_L3_del4 -c Simen_Fuglestad_L3_del4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simen_Fuglestad_L3_del4 -c Simen_Fuglestad_L3_del4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569575847070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569575847723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569575847723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simen_fuglestad_l3_del4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simen_fuglestad_l3_del4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simen_Fuglestad_L3_del4-rtl " "Found design unit 1: Simen_Fuglestad_L3_del4-rtl" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569575858947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simen_Fuglestad_L3_del4 " "Found entity 1: Simen_Fuglestad_L3_del4" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569575858947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569575858947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Simen_Fuglestad_L3_del4 " "Elaborating entity \"Simen_Fuglestad_L3_del4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569575859000 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Simen_Fuglestad_L3_del4.vhd(9) " "VHDL Signal Declaration warning at Simen_Fuglestad_L3_del4.vhd(9): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569575859002 "|Simen_Fuglestad_L3_del4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Simen_Fuglestad_L3_del4.vhd(11) " "VHDL Signal Declaration warning at Simen_Fuglestad_L3_del4.vhd(11): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569575859002 "|Simen_Fuglestad_L3_del4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 Simen_Fuglestad_L3_del4.vhd(11) " "VHDL Signal Declaration warning at Simen_Fuglestad_L3_del4.vhd(11): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569575859002 "|Simen_Fuglestad_L3_del4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr Simen_Fuglestad_L3_del4.vhd(30) " "VHDL Signal Declaration warning at Simen_Fuglestad_L3_del4.vhd(30): used implicit default value for signal \"wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569575859003 "|Simen_Fuglestad_L3_del4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..1\] Simen_Fuglestad_L3_del4.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[7..1\]\" at Simen_Fuglestad_L3_del4.vhd(10)" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569575859005 "|Simen_Fuglestad_L3_del4"}
{ "Warning" "WSGN_SEARCH_FILE" "rom_7_seg.vhd 2 1 " "Using design file rom_7_seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_7_seg-RTL " "Found design unit 1: ROM_7_seg-RTL" {  } { { "rom_7_seg.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/rom_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569575859042 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_7_seg " "Found entity 1: ROM_7_seg" {  } { { "rom_7_seg.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/rom_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569575859042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1569575859042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_7_seg ROM_7_seg:dekoder0 " "Elaborating entity \"ROM_7_seg\" for hierarchy \"ROM_7_seg:dekoder0\"" {  } { { "Simen_Fuglestad_L3_del4.vhd" "dekoder0" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569575859058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569575859572 "|Simen_Fuglestad_L3_del4|SRAM_LB_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569575859572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569575859652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569575860309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569575860309 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569575860432 "|Simen_Fuglestad_L3_del4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569575860432 "|Simen_Fuglestad_L3_del4|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569575860432 "|Simen_Fuglestad_L3_del4|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569575860432 "|Simen_Fuglestad_L3_del4|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569575860432 "|Simen_Fuglestad_L3_del4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569575860432 "|Simen_Fuglestad_L3_del4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569575860432 "|Simen_Fuglestad_L3_del4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Simen_Fuglestad_L3_del4.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del4/Simen_Fuglestad_L3_del4.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569575860432 "|Simen_Fuglestad_L3_del4|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1569575860432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569575860432 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569575860432 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1569575860432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569575860432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569575860432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569575860531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 11:17:40 2019 " "Processing ended: Fri Sep 27 11:17:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569575860531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569575860531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569575860531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569575860531 ""}
