//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 3:42 AM
//
//
module testbench;
	reg [0:104] indata_array;
	reg bench_reset;
	wire bench_clk;
	wire bench_rst;
	wire [31:0]bench_ex_aluresult;
	wire [31:0]bench_ex_d2;
	wire [31:0]bench_ex_instr;
	wire [4:0]bench_ex_td;
	wire bench_ex_WREG;
	wire bench_ex_WMEM;
	wire bench_ex_LW;
	wire [31:0]bench_me_aluresult;
	wire [31:0]bench_me_d2;
	wire [31:0]bench_me_instr;
	wire [4:0]bench_me_td;
	wire bench_me_WREG;
	wire bench_me_WMEM;
	wire bench_me_LW;



	assign bench_clk = indata_array[0:0];
	assign bench_rst = indata_array[1:1];
	assign bench_ex_aluresult = indata_array[2:33];
	assign bench_ex_d2 = indata_array[34:65];
	assign bench_ex_instr = indata_array[66:97];
	assign bench_ex_td = indata_array[98:102];
	assign bench_ex_WREG = indata_array[103:103];
	assign bench_ex_WMEM = indata_array[104:104];
	assign bench_ex_LW = indata_array[105:105];

	initial
	begin
    $dumpfile("11.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	EX_ME inst(
        .clk(bench_clk), 
        .rst(bench_rst), 
        .ex_aluresult(bench_ex_aluresult), 
        .ex_d2(bench_ex_d2), 
        .ex_instr(bench_ex_instr), 
        .ex_td(bench_ex_td), 
        .ex_WREG(bench_ex_WREG), 
        .ex_WMEM(bench_ex_WMEM), 
        .ex_LW(bench_ex_LW), 
        .me_aluresult(bench_me_aluresult), 
        .me_d2(bench_me_d2), 
        .me_instr(bench_me_instr), 
        .me_td(bench_me_td), 
        .me_WREG(bench_me_WREG), 
        .me_WMEM(bench_me_WMEM), 
        .me_LW(bench_me_LW)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, clk = %b , rst = %b , ex_aluresult = %b , ex_d2 = %b , ex_instr = %b , ex_td = %b , ex_WREG = %b , ex_WMEM = %b , ex_LW = %b , me_aluresult = %b , me_d2 = %b , me_instr = %b , me_td = %b , me_WREG = %b , me_WMEM = %b , me_LW = %b  ",
			bench_reset, bench_clk, bench_rst, bench_ex_aluresult, bench_ex_d2, bench_ex_instr, bench_ex_td, bench_ex_WREG, bench_ex_WMEM, bench_ex_LW, bench_me_aluresult, bench_me_d2, bench_me_instr, bench_me_td, bench_me_WREG, bench_me_WMEM, bench_me_LW);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
