<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html dir="ltr" lang="en-us">


<head>
<link href="../../SM_Website_Style/SM_css.css" rel="stylesheet" type="text/css">

 <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
 <title>Website of Prof. Saraju P. Mohanty</title>
</head>


  <!--
  <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1"><title>Website of Prof. Saraju Mohanty</title>




  <meta name="GENERATOR" content="OpenOffice.org 3.4  (Win32)">


  <meta name="CREATED" content="0;0">


  <meta name="CHANGED" content="20120901;16430329">


  <style type="text/css">
	<!--
		P { color: #000000 }
		TD P { color: #000000 }
		A:link {
	color: blue
}
		A:visited {
	color: green
}
a:hover {
	color: blue;
}
a:active {
	color: blue;
}

	</style>

  <meta content="Prof. Saraju Mohanty" name="author"></head><body link="blue" vlink="green" alink="blue" style="color: rgb(0, 0, 0); background-color: rgb(255, 255, 255);">
<p style="font-family: Helvetica,Arial,sans-serif;">
</p>

<marquee bgcolor="#008000" scrollamount="6" style="font-family: Helvetica,Arial,sans-serif; font-size: 36pt;" align="center">Welcome to the Website of Prof. Saraju Mohanty</marquee>

<br style="font-family: Helvetica,Arial,sans-serif;">

<br style="font-family: Helvetica,Arial,sans-serif;">

<table style="text-align: left; width: 100%; margin-left: auto; margin-right: auto; font-family: Helvetica,Arial,sans-serif;" border="1" cellspacing="0">

  <tbody>
    <tr>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../index.html">Home</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Contact_Information.html">Contact Information</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Mohanty_Curriculum_Vitae.pdf">Curriculum Vitae</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Projects.html">Projects</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Patents.html">Patents</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Books.html">Books</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Publications.html">Publications</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Presentations.html">Presentations</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Research.html">Research</a></td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Teaching.html">Teaching</a></td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../News.html">News</a></td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Journal_Conference_Links.html">Journal/Conference Links</a></td>
    </tr>
  </tbody>
</table>
-->


<body>
<div class="container">
<div align="center"><br style="font-family: Helvetica,Arial,sans-serif;"> </div>
  <header>
    <div class="primary_header_home">
      <h1 class="title"> Welcome to Website of Prof. Saraju P. Mohanty </h1>
    </div>

    <nav class="secondary_header_home"  id="menu">
      <ul>
        <li><a href="../../index.html">Home</a></li>
        <li><a href="../../Contact_Information.html">Contact</a></li>
        <li><a href="../../CV_Resume.html">CV/Resume</a></li>
        <li><a href="../../Projects.html">Projects</a></li>
        <li><a href="../../Patents.html">Patents</a></li>
        <li><a href="../../Books.html">Books</a></li>
        <li><a href="../../Publications.html">Publications</a></li>
        <li><a href="../../Presentations.html">Presentations</a></li>
        <li><a href="../../Awards_and_Honors.html">Awards/Honors</a></li>
        <li><a href="../../Professional_Leadership.html">Leadership</a></li>
        <li><a href="../../Research.html">Research</a></li>
        <li><a href="../../Teaching.html">Teaching</a></li>
        <li><a href="../../Mentoring.html">Mentoring</a></li>
        <li><a href="../../Philanthrophic_and_Outreach.html">Outreach</a></li>
 		<li><a href="../../News.html">News</a></li>
      </ul>
    </nav>
  </header>
<br>

<div style="text-align: justify; font-family: Helvetica,Arial,sans-serif;">
<div style="text-align: center; font-family: Helvetica,Arial,sans-serif;">
<table border="0" cellpadding="20" cellspacing="0" width="100%">
  <tbody>
    <tr valign="top">
      <td>
      <p style="text-align: center; font-weight: bold; color: rgb(0, 0, 153);"><big><big><big>SRC
Grant P-10883: Fast PVT-Tolerant Physical Design of RF IC Components<br>
      </big></big></big></p>
      <big><big><big> </big></big></big>
      <p align="justify"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></p>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr>
            <td style="vertical-align: top;"><br>
            <a href="http://www.src.org/"><img style="border: 0px solid ; width: 100px; height: 100px;" alt="SRC_Logo" src="SRC_Logo.jpg"></a><br>
            </td>
            <td style="vertical-align: top;"><br>
            <a href="http://www.src.org/program/grc/"><img style="border: 0px solid ; width: 174px; height: 100px;" alt="GRC_Logo" src="GRC_Logo.jpg"></a><br>
            </td>
            <td style="vertical-align: top;"><br>
            <a href="http://ecs.utdallas.edu/TxACE/"><img style="border: 0px solid ; width: 195px; height: 100px;" alt="TxACE_Logo" src="TxACE_Logo.jpg"></a><br>
            </td>
          </tr>
        </tbody>
      </table>
      <p align="justify"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><br>
      </span></big></p>
      <big><big><span style="color: rgb(0, 102, 0); font-weight: bold;">
      </span></big></big>
      <p align="justify"><big><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Scope</span></big></big><br>
      </p>
      <p style="text-align: justify;"><big><span style="line-height: 115%;"><span style="color: rgb(0, 0, 153); font-weight: bold;">Background</span>:
The uncontrollable statistical variability in device characteristics
represents major challenges to scaling and integration for present and
next generation nano-CMOS transistors and circuits. This in turn
demands revolutionary changes in the way in which current and future
integrated circuits and systems are designed. Strong links must be
established between circuit design, system design and fundamental
device technology to allow circuits and systems to accommodate this
increasing variability. Its major sources are: process variation (P),
supply voltage (V), and operating temperature (T) which may be due to
the environment, through self-heating effects or a combination of the
two. Unfortunately, process, voltage and temperature (PVT) variability
makes it hard to achieve “safe” integrated circuit designs in nanoscale
technology and also causes loss of yield. While some attempts have been
made to address PVT variation issues in digital circuits, no attempts
have been made to address these for mixed-signal, analog, and radio
frequency (RF) integrated circuits (IC) due to the increased complexity
of the designs. Thus, the research will immensely advance the
state-of-the-art of RF-IC design methodology. <br>
      </span></big></p>
      <p style="text-align: justify;"><big><span style="line-height: 115%;"><span style="font-weight: bold; color: rgb(0, 0, 153);">Description</span>:
To have a process-variation robust design accounting for parasitics,
power, and temperature, we will investigate a new “PVT tolerant RF IC
design flow”. In a standard RF IC design flow, multiple iterations
between the front-end circuit design and back-end layout are required
to achieve parasitic closure. Such a manual approach requires X number
of iterations. The goal of the proposed design flow is to reduce the
number of manual iterations to 1, by performing the X number of
iterations on a parasitic parameterized netlist instead of the layout.
The parasitic parameterized netlist refers to the netlist derived from
the initial physical design and then parameterized for optimization in
X automatic iterations. The final physical design is done using the
parameters obtained from the netlist optimized for a worst case process
variation. This constitutes 1 iteration. Hence, this novel flow reduces
the X number of manual iterations required for parasitic closure, to 1
manual iteration. This flow ensures that the final physical design is
not only resistant to parasitic effects, but also process-variation
tolerant. Thus, the RF IC design cycle can be significantly reduced
resulting in lost cost RF ICs while enhancing PVT tolerance of the RF
ICs, which will improve the RF IC yield. We will analyze average and
worst case variations for standard nano-CMOS RF IC components such as
VCOs and LNAs including: (1) center frequency, (2) phase-noise, (3)
linearity, (4) throughput, (5) dynamic power dissipation, (6)
subthreshold leakage,&nbsp; and (7) gate-oxide leakage. We will then
investigate the use of conjugate gradient method, simulated annealing
method, and Monte Carlo method for optimization of various physical
parameters once the parameterized full-blown parasitic netlist of an RF
IC is obtained. We recently performed conjugate gradient method based
optimization of center frequency of a nano-CMOS VCO. <br>
      </span></big></p>
      <p style="text-align: justify;"><big><span style="line-height: 115%;"><span style="font-weight: bold; color: rgb(0, 0, 153);">Primary Anticipated
Result</span>:
Novel design and optimization methodologies (not design) that can
produce PVT-tolerant RFICs in one design iteration only and with
minimal (at most two) manual layout steps to improve circuit yield (by
accounting for process variation effects right at the design stage) and
reduce chip cost.<br>
      </span></big></p>
      <span style="font-weight: bold;"><br>
      </span>
      <p align="justify"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Personnel</span></big></font></big><font style="color: black;" color="#ffffff"><br>
      </font></p>
      <p align="justify"><font style="color: black;" color="#ffffff">&nbsp;&nbsp;&nbsp;
      <big style="font-weight: bold; color: rgb(0, 0, 153);">Faculty</big>:</font></p>
      <ul>
        <li><big><font style="color: black;" color="#ffffff">Saraju
P. Mohanty (Principal Investigator) -- Contributions to the Project
include: Co-ordinating the overall project, generating new ideas and
themes for publication, writing the research outcomes as papers, and
making conference presentations.<br>
          </font></big></li>
        <li><big><font style="color: black;" color="#ffffff">Elias
Kougianos (Co-Principal Investigator) -- </font></big><font color="#ffffff"><big><font style="color: black;" color="#ffffff">Contributions
to the Project include: </font></big></font><big><font style="color: black;" color="#ffffff">Generating new ideas and
themes for publication</font></big><big><font style="color: black;" color="#ffffff">, training students on tools, and writing the research
outcomes as
papers.<br>
          </font></big></li>
      </ul>
      <p align="justify"><font style="color: black;" color="#ffffff">&nbsp;&nbsp;&nbsp;
      <big style="font-weight: bold; color: rgb(0, 0, 153);">Students</big>:
      <big>The
contributions include -- Implementing the ideas, generating the
results, compiling results for publication, and making conference
presentations.</big></font><br>
      </p>
      <p align="justify"> </p>
      <p align="justify"><font color="#ffffff"> </font></p>
      <ul>
        <li style="text-align: justify;"><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;">Oleg </span></span></big></font><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;">Garitselov</span></span></big></font><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;">: Ph.D.(Computer Science and Engineering), </span></span></big></font><font color="#ffffff"><font color="#ffffff"><big><span style="color: black;">Dissertation:</span></big></font></font><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;"> "Metamodeling-Based Fast Optimization of
Nanoscale AMS-SoC", </span></span></big></font><font color="#ffffff"><font color="#ffffff"><big><span style="color: black;">Department of
Computer Science and
Engineering,
University of North Texas, Spring 2012, major professor - Mohanty,
co-major - Kougianos.</span></big></font></font><font color="#ffffff"><font color="#ffffff"><font style="color: rgb(0, 0, 153);" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="color: black; font-weight: normal;"></span></small></strong></big></big></font></font></font></li>
        <li style="text-align: justify;"><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;">Garima
Thakral: Ph. D. (Computer Science and Engineering), </span></span></big></font><font color="#ffffff"><font color="#ffffff"><big><span style="color: black;">Dissertation:
“Process-Voltage-Temperature Aware
Nanoscale Circuit Optimization”, Department of Computer Science and
Engineering,
University of North Texas, Fall 2010, major professor - Mohanty,
co-major - Kougianos.</span>&nbsp;</big></font><font color="#ffffff"><font style="color: rgb(0, 0, 153);" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="color: black; font-weight: normal;">(<span style="font-weight: bold; color: rgb(153, 0, 0);">First UNT woman
Computer
Science and Engineering Ph.D. with VLSI specialization.</span>) </span></small></strong></big></big></font></font><font color="#ffffff"><font style="color: rgb(0, 0, 153);" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="color: black; font-weight: normal;">(First Employment: Aperia
Solutions)</span></small></strong></big></big></font></font></font><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;"></span></span><span style="color: rgb(0, 102, 0); font-weight: bold;"><span style="color: black;"><br>
          </span></span></big></font></li>
      </ul>
      <font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;"></span></span></big></font><br>
      <big style="color: rgb(0, 0, 153); font-weight: bold;"> </big>
      <p align="justify"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Publications</span></big></font></big></p>
      <div style="margin-left: 40px;">
      <div style="text-align: justify;"> </div>
      <div style="text-align: justify; color: black;"> </div>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"> </font> </div>
      <div style="margin-left: 40px;">
      <ol style="font-family: Helvetica,Arial,sans-serif; text-align: justify;">
        <li style="font-family: Helvetica,Arial,sans-serif;"><big>O.
Garitselov, S. P. Mohanty, and E. Kougianos, “<a href="../../Publications_Journals/2012/Mohanty_IEEE-TSM-2012Feb.pdf">A
Comparative Study of Metamodels for Fast and Accurate Simulation of
Nano-CMOS Circuits</a>”, <span style="font-style: italic;">IEEE
Transactions on Semiconductor Manufacturing (TSM)</span>, Vol. 25, No.
1, February 2012, pp. 26--36.</big></li>
        <li style="font-family: Helvetica,Arial,sans-serif;"><big>O.
Garitselov, S. P. Mohanty, E. Kougianos, and O. Okobiah, "<a href="../../Publications_Conferences/2012/Mohanty_ISQED2012_Memetic-PLL.pdf">Metamodel-Assisted
Ultra-Fast Memetic Optimization of a PLL for WiMax and MMDS Applications</a>",
in <span style="font-style: italic;">Proceedings of the 13th IEEE
International Symposium on Quality Electronic Design (ISQED)</span>,
pp. 580--585, 2012 (<span style="font-weight: bold;">blind review</span>).</big></li>
        <li style="font-family: Helvetica,Arial,sans-serif;"><big>O.
Okobiah, S. P. Mohanty, and E. Kougianos, "<a href="../../Publications_Conferences/2012/Mohanty_ISQED2012_Kriging-ACO.pdf">Ordinary
Kriging Metamodel-Assisted Ant Colony Algorithm for Fast Analog Design
Optimization</a>", in <span style="font-style: italic;">Proceedings of
the 13th IEEE International Symposium on Quality Electronic Design
(ISQED)</span>, pp. 458--463, 2012 (<span style="font-weight: bold;">blind
review</span>).<br>
          </big></li>
        <li style="font-family: Helvetica,Arial,sans-serif;"><big>O.
Garitselov, S. P. Mohanty, and E. Kougianos, “<a href="../../Publications_Conferences/2012/Mohanty_VLSID2012_Non-Polynomial.pdf">Fast-Accurate
Non-Polynomial Metamodeling for nano-CMOS PLL Design Optimization</a>”,
in <span style="font-style: italic;">Proceedings of the 25th IEEE
International Conference on VLSI Design (VLSID)</span>, pp. 316--321,
2012 (<span style="font-weight: bold;">blind review</span>, 71 papers
accepted out of 223 submissions, acceptance rate -- 31.8%).</big></li>
        <li style="font-family: Helvetica,Arial,sans-serif;"><big>O.
Okobiah, S. P. Mohanty, E. Kougianos, and O. Garitselov, “<a href="../../Publications_Conferences/2012/Mohanty_VLSID2012_Kriging.pdf">Kriging-Assisted
Ultra-Fast Simulated-Annealing Optimization of a Clamped Bitline Sense
Amplifier</a>”, in <span style="font-style: italic;">Proceedings of
the 25th IEEE International Conference on VLSI Design (VLSID)</span>,
pp. 310--315, 2012 (<span style="font-weight: bold;">blind review</span>,
71 papers accepted out of 223 submissions, acceptance rate -- 31.8%).</big></li>
        <li style="font-family: Helvetica,Arial,sans-serif;"><big>S. P.
Mohanty and E. Kougianos, “<a href="../../Publications_Conferences/2011/Mohanty_ISED2011_PVT-7T-SRAM.pdf">PVT-Tolerant
7-Transistor SRAM Optimization via Polynomial Regression</a>”, in <span style="font-style: italic;">Proceedings of the 2nd IEEE International
Symposium on Electronic System Design (ISED)</span>, pp. 39--44, 2011 (<span style="font-weight: bold;">blind review</span>, 62 papers accepted out
of 146 submissions, acceptance rate – 42.4%).</big></li>
        <li><big><span style="font-family: Helvetica,Arial,sans-serif;">O.
Garitselov, S. P. Mohanty, E. Kougianos, and P. Patra, “<a href="../../Publications_Conferences/2011/Mohanty_ISED2011_PLL-BC-Optimization.pdf">Bee
Colony Inspired Metamodeling Based Fast Optimization of a Nano-CMOS PLL</a>”,
in <span style="font-style: italic;">Proceedings of the 2nd IEEE
International Symposium on Electronic System Design (ISED)</span>, pp.
6--11, 2011 (<span style="font-weight: bold;">blind review</span>, 62
papers accepted out of 146 submissions, acceptance rate – 42.4%).</span></big><br>
        </li>
        <li><big><font style="font-family: Helvetica,Arial,sans-serif;">O.
Garitselov, S. P. Mohanty, and E.
Kougianos, “<a href="../../Publications_Conferences/2011/Mohanty_ISQED2011_Metamodeling.pdf">Fast
Optimization of Nano-CMOS Mixed-Signal Circuits Through Accurate
Metamodeling</a>”, in <span style="font-style: italic;">Proceedings of
the 12th IEEE International Symposium on Quality Electronic Design
(ISQED), pp. 405--410, 2011 (<span style="font-weight: bold;">blind
review</span>, 92 regular papers and 34 poster papers accepted out of
290 submissions, acceptance rate - 43.4%).</span></font></big></li>
        <li><big>O. Garitselov, S. P.
Mohanty, E. Kougianos,
and P. Patra, “<a href="../../Publications_Conferences/2010/MohantyISED2010Metamodeling.pdf">Nano-CMOS
Mixed-Signal Circuit Metamodeling Techniques: A Comparative Study</a>”,
in <span style="font-style: italic;">Proceedings of the 1st IEEE
International Symposium on Electronic System Design (ISED), pp.
191--196, 2010 (<span style="font-weight: bold;">blind review</span>,
41 papers accepted out of 120 submissions, acceptance rate – 34.1%).</span></big></li>
        <li><big>S. P. Mohanty, D.
Ghai, and E. Kougianos, “<a href="../../Publications_Conferences/2010/MohantyVLSID2010P4VT.pdf">A
P4VT (Power-Performance-Process-Parasitic-Voltage-Temperature) Aware
Dual-<span style="font-style: italic;">V<sub>Th</sub></span> Nano-CMOS
VCO</a>”, in <span style="font-style: italic;">Proceedings of the 23rd
IEEE International Conference on VLSI Design (VLSID), pp.
99-104, 2010 (<span style="font-weight: bold;">blind review</span>, 70
papers accepted out of 320 submissions, acceptance rate - 21.8%).</span></big></li>
      </ol>
      <big><font style="color: black;" color="#ffffff"><big><span style="font-weight: bold;"></span></big></font></big></div>
      <big><font style="color: black;" color="#ffffff"><big><span style="font-weight: bold;"><br>
      </span></big></font></big><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Deliverables<br>
      <br>
      </span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><br>
      </span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big>Nonpolynomial Metamodeling </big></small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big>Based </big></small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big>Mixed-Signal&nbsp; Optimization</big></small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big> using Memetic Algorithm:</big><br>
      </small></span></big></font></big></font><font style="color: black;" color="#ffffff"><big><br>
      <span style="color: rgb(51, 204, 0); font-weight: bold;">Refer
the following presentation for details</span>: <a href="../../Presentations/2012/Mohanty_ISQED2012-Memetic_Talk.pdf">Mohanty_ISQED2012-Memetic_Talk.pdf</a><br>
      <br>
Fast mixed-signal design optimization flow that combines
nonpolynomial metamodels and memetic optimization algorithm.<br>
      <br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Proposed Nonpolynomial Metamodel Based Design
Flow with Neural Networks and Memetic Algorithms.<br>
            </big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 451px; height: 395px;" src="Memetic_Design_Flow.jpg" alt="Memetic_Design_Flow.jpg"> </td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="color: black;" color="#ffffff"><big>Feed-forward
dual layer (FFDL) neural newtorks are considered for nonpolynomial
metamodeling. FFDL neural-networks are created for each
figure-of-merit&nbsp; (FoM) of the phase-locked loop (PLL) components
in which non-linear hidden layer functions are considered each with
varying hidden neurons of 1 to 20. Memetic algorithm is considered for
optimization over the neural-network metamodels.<br>
      <br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Global Search for Memetic Algorithm that invokes
local bee-cololoy algorithm for fine tuning.<br>
            </big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 500px; height: 726px;" src="Memetic_Algorithm.jpg" alt="Memetic_Algorithm.jpg"> </td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="color: black;" color="#ffffff"><big>A 180nm&nbsp;
phase-locked loop (PLL) is considered as a case study circuit. A total
of 21 parameters for transistor sizing are considered during
optimization. Two different specifications of PLL </big></font><font style="color: black;" color="#ffffff"><big>design </big></font><font style="color: black;" color="#ffffff"><big>completed&nbsp; using once
created metamodels to demonstrate the reusability of the metamodels.<br>
      <br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Global Search for Memetic Algorithm that invokes
local bee-cololoy algorithm for fine tuning.<br>
            </big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 500px; height: 185px;" src="Memetic_Results.jpg" alt="Memetic_Results.jpg"> </td>
          </tr>
        </tbody>
      </table>
      <br>
      <br>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big>Polynomial Metamodeling </big></small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big>Based </big></small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big>Mixed-Signal&nbsp; Optimization</big></small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big> using Bee-Colony Algorithm:</big><br>
      </small></span></big></font></big></font><font style="color: black;" color="#ffffff"><big><br>
      </big></font><font style="color: black;" color="#ffffff"><big><span style="color: rgb(51, 204, 0); font-weight: bold;">Refer the following
presentation for details</span>: <a href="../../Presentations/2011/MohantyISED2011Talk_PLL-BC-Optimization.pdf">MohantyISED2011Talk_PLL-BC-Optimization.pdf</a><br>
      <br>
      </big></font><font style="color: black;" color="#ffffff"><big>Fast
mixed-signal design optimization flow that combines polynomial
metamodels and artificial bee colony (ABC) optimization algorithm.<br>
      <br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Proposed Design Flow using Polynomial Metamodels
and ABC algorithm.<br>
            </big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 920px; height: 957px;" alt="ABC_Design_Flow.jpg" src="ABC_Design_Flow.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="color: black;" color="#ffffff"><big>A 180nm
phase-locked loop (PLL) which is the heart of all synchronous circuits
and systems is used as a case study circuit. <br>
      <br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Case Study Circuit: 180nm PLL Design.<br>
            </big></font></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>PLL Block Diagram.</big></font> </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 518px; height: 196px;" alt="ABC_PLL_Block_Diagram.jpg" src="ABC_PLL_Block_Diagram.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>180nm PLL Layout.</big></font> <br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 350px; height: 512px;" alt="ABC_PLL_Layout.jpg" src="ABC_PLL_Layout.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <big><br>
Polyonomial metamodels of the figures-of-merits (FoMs) of the PLL
components are used in the design flow. <br>
      <br>
      </big>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Polyonomial Metamodels for PLL Components: Order
Versus Coefficients<br>
            </big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 700px; height: 358px;" alt="ABC_Polynomial_Metamodels_Orders.jpg" src="ABC_Polynomial_Metamodels_Orders.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <big>Artificial bee colony algorithm is used for the optimization
over polynomial metamodels. In the algorithm, position of a food source
--&gt; a solution; Nectar amount --&gt; Quality of a solution; Number
of worker bees --&gt; number of solutions in the population.<br>
      <br>
      </big>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Artificial Bee Colony (ABC) Optimization
Algorithm: Key Features<br>
            </big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 600px; height: 299px;" alt="ABC_Algorithm.jpg" src="ABC_Algorithm.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Experimental Results for 180nm PLL<br>
            </big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 517px; height: 117px;" alt="ABC_Results.jpg" src="ABC_Results.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <br>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big>Polynomial Metamodeling Based
Mixed-Signal Design Optimization</big></small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><big>:</big><br>
      </small></span></big></font></big></font><font style="color: black;" color="#ffffff"><big><br>
      </big></font><font style="color: black;" color="#ffffff"><big>The
fast and yet accurate single-iteration design flow that combines
polynomial metamodels and selected optimization algorithms.<br>
&nbsp;</big></font><br>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Polynomial Metamodel Based Design Flow with
Optimization Algorithm over Metamodels.<br>
            </big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 1000px; height: 604px;" alt="Matemodel_Based_Design_Flow_Detailed" src="Matemodel_Based_Design_Flow_Detailed.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
&nbsp; <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"> <br>
      <br>
      </small></span></big></font></big></font><font style="color: black;" color="#ffffff"><big>Three Optimization
Algorithms: Exhaustive, Tabu-Search and Simulated-Annealing
invesitgated,<br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Results of Simulated Annealing Algorithm
Optimization.<br>
            </big></font></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 700px; height: 488px;" alt="RO_45nm_Simulated_Annealing_Optimization_Result_Tables" src="RO_45nm_Simulated_Annealing_Optimization_Result_Tables.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Results of Tabu Search Algorithm Optimization.</big></font></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 700px; height: 503px;" alt="RO_45nm_Tabu_Search_Optimization_Result_Tables" src="RO_45nm_Tabu_Search_Optimization_Result_Tables.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Comparison of Optimization Algorithm Results.</big></font></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 600px; height: 686px;" alt="RO_45nm_Optimization_Result_Comparison_Chart" src="RO_45nm_Optimization_Result_Comparison_Chart.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </small></span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
      </small></span></big></font></big></font></font><big><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);">Sampling Techniques for Accurate
Metamodeling:</small></span></big></font></big></font></big><br>
      <font style="color: black;" color="#ffffff"><big><br>
      </big></font><font style="color: black;" color="#ffffff"><big><span style="color: rgb(51, 204, 0); font-weight: bold;">Refer the following
presentation for details</span>: <a href="../../Presentations/2010/MohantyISED2010MetamodelingTalk.pdf">MohantyISED2010MetamodelingTalk.pdf</a><br>
      <br>
      </big></font><font style="color: black;" color="#ffffff"><big>The
fast and yet accurate single-iteration design flow that combined
metamodels and optimization algorithms. </big></font><br>
&nbsp;<br>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Metamodel-Based Design Flow.</big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 621px; height: 866px;" alt="Matemodel_Based_Design_Flow" src="Matemodel_Based_Design_Flow.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <font style="color: black;" color="#ffffff"><big><br>
Design of 45nm Ring Oscillator Circuit.<br>
      <br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr>
            <td style="vertical-align: top; text-align: center;"><font style="color: black;" color="#ffffff"><big>Ring Oscillator: 45nm CMOS
Schematic.</big></font></td>
            <td style="vertical-align: top; text-align: center;"><font style="color: black;" color="#ffffff"><big>Ring Oscillator: 45nm CMOS
Layout.</big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 409px; height: 300px;" alt="RO_45nm_Schematic" src="RO_45nm_Schematic.jpg"><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><img style="width: 308px; height: 300px;" alt="RO_45nm_Layout" src="RO_45nm_Layout.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="color: black;" color="#ffffff"><big>The sampling
techniques applied to the 45nm Ring Oscillator Circuit.<br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Sampled Space for 5000 Points.<br>
            </big></font></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 1000px; height: 611px;" alt="RO_45nm_Sampling_Space" src="RO_45nm_Sampling_Space.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big><br>
RMSE Comparison for Samping Techniques in MHz.</big></font></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 500px; height: 202px;" alt="RO_45nm_Sampling_RMSE_Comparison_Table" src="RO_45nm_Sampling_RMSE_Comparison_Table.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <br>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"> <big>Accurate and Single Iteration
Design Flow:</big><br>
      </small></span></big></font></big></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font><font style="color: black;" color="#ffffff"><big><br>
      </big></font><font style="color: black;" color="#ffffff"><big><span style="color: rgb(51, 204, 0); font-weight: bold;">Refer the following
presentation for details</span>: <a href="../../../Homepage_Files_smohanty_UNT_old/Presentations/2010/MohantyICVD2010P4VTtalk.pdf">MohantyICVD2010P4VTtalk.pdf</a><br>
      <br>
      </big></font><font style="color: black;" color="#ffffff"><big>The
accurate design flow for P4VT optimal VCO. This achieves design closure
in one manual iteration involving two manual layouts only.<br>
      <br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><font style="color: black;" color="#ffffff"><big>Accurate design flow for P4VT optimal VCO.</big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top;"><img style="width: 525px; height: 750px;" alt="P4VT_Optimal_Accurate_Design_Flow.jpg" src="P4VT_Optimal_Accurate_Design_Flow.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="color: black;" color="#ffffff"><big>PVT Variation
Analysis of VCO for different FoMs.<br>
      <br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr>
            <td style="vertical-align: top; text-align: center;"><font style="color: black;" color="#ffffff"><big>Distribution of f<sub>0</sub>
of a VCO for process-voltage variation at room temperature (27<sup>o</sup>C).</big></font></td>
            <td style="vertical-align: top; text-align: center;"><font style="color: black;" color="#ffffff"><big>VCO frequency vs.
temperature characteristics.</big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 243px; height: 250px;" alt="VCO_90nm_Center_Frequency_PDF" src="VCO_90nm_Center_Frequency_PDF.jpg"><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><img style="width: 309px; height: 250px;" alt="VCO_90nm_Center_Frequency_Vs_Temperature" src="VCO_90nm_Center_Frequency_Vs_Temperature.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="color: black;" color="#ffffff"><big>The P4VT optimal
VCO Design.<br>
      </big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr>
            <td style="vertical-align: top; text-align: center;"><font style="color: black;" color="#ffffff"><big>P4VT Optimal Dual-Threshold
VCO Circuit.</big></font></td>
            <td style="vertical-align: top; text-align: center;"><font style="color: black;" color="#ffffff"><big>P4VT Optimal Dual-Threshold
VCO Layout.</big></font></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><img style="width: 505px; height: 300px;" alt="P4VT_Optimal_VCO_90nm_Schematic" src="P4VT_Optimal_VCO_90nm_Schematic.jpg"><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><img style="width: 662px; height: 300px;" alt="P4VT_Optimal_VCO_90nm_Layout" src="P4VT_Optimal_VCO_90nm_Layout.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></font></big></font></font>
      
      <table border="0" cellpadding="10" cellspacing="0" width="100%">
<!-- <TR vAlign=center width="100%"> -->
      </table>
      </td>
    </tr>
  </tbody>
</table>
<font color="#ffffff"><br>
</font></div>
<font color="#191970"><br>
</font></div>

<hr style="width: 100%; height: 2px; font-family: Helvetica,Arial,sans-serif;">
<table style="text-align: left; width: 100%; margin-left: auto; margin-right: auto; font-family: Helvetica,Arial,sans-serif;" border="0" cellspacing="0">

  <tbody>
    <tr>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><br>
      <a href="../../index.html">Home</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="http://nsdl.cse.unt.edu/"><img style="border: 0px solid ; width: 174px; height: 80px;" alt="NSDL_Logo.jpg" src="../../Images/NSDL_Logo.jpg"></a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="http://www.cse.unt.edu/"><img style="border: 0px solid ; width: 190px; height: 80px;" alt="cse-logo" src="../../Images/cse-logo_garland4.jpg"></a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="http://www.unt.edu/"><img style="border: 0px solid ; width: 217px; height: 80px;" alt="UNT_Logo" src="../../Images/UNT_Logo.jpg"></a><br>
      </td>
    </tr>
  </tbody>
</table>

<p style="margin-bottom: 0in; text-align: center; font-family: Helvetica,Arial,sans-serif;">
</p>

<hr style="font-family: Helvetica,Arial,sans-serif;" size="2">


<p style="font-family: Helvetica,Arial,sans-serif;"><font color="#000099">Last
updated on 01 Jan 2013 (Tuesday).</font> <br>
<font color="#000099">©
Saraju P. Mohanty</font> </p>

</body></html>