Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 10 14:05:30 2020
| Host         : gabriele-HP-Laptop running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ALPIDE_reader/current_task_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ALPIDE_reader/current_task_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 7 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.948      -10.029                      4                12301        0.027        0.000                      0                12300        1.845        0.000                       0                  5316  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
ALPIDE_reader/MMCM/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_R_W_PLL               {0.000 12.500}       25.000          40.000          
  clk_out2_R_W_PLL               {11.111 23.611}      25.000          40.000          
  clkfbout_R_W_PLL               {0.000 25.000}       50.000          20.000          
VIRTUAL_clk_out1_R_W_PLL         {0.000 12.500}       25.000          40.000          
VIRTUAL_clk_out2_R_W_PLL         {11.111 23.611}      25.000          40.000          
clk_rx                           {0.000 20.000}       40.000          25.000          
clk_tx_mac                       {0.000 20.000}       40.000          25.000          
mii_rx_clk_i                     {0.000 20.000}       40.000          25.000          
mii_tx_clk_i                     {0.000 20.000}       40.000          25.000          
sys_clk_pin                      {0.000 5.000}        10.000          100.000         
  I                              {0.000 8.000}        16.000          62.500          
  clk_ipb_i                      {0.000 16.000}       32.000          31.250          
  s_clk_200_in                   {0.000 2.500}        5.000           200.000         
  s_fb_txclk_in                  {0.000 10.000}       20.000          50.000          
  s_phy_clk_in                   {0.000 20.000}       40.000          25.000          
  s_sysclk_x2_in                 {0.000 4.000}        8.000           125.000         
  s_sysclk_x4_in                 {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ALPIDE_reader/MMCM/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_R_W_PLL                    10.074        0.000                      0                  498        0.034        0.000                      0                  498       11.520        0.000                       0                   300  
  clk_out2_R_W_PLL                    19.129        0.000                      0                  129        0.122        0.000                      0                  129       12.000        0.000                       0                    61  
  clkfbout_R_W_PLL                                                                                                                                                                47.845        0.000                       0                     3  
clk_rx                                33.976        0.000                      0                 1321        0.090        0.000                      0                 1321       18.750        0.000                       0                   566  
clk_tx_mac                            33.145        0.000                      0                 1537        0.122        0.000                      0                 1537       19.020        0.000                       0                   739  
mii_rx_clk_i                          33.976        0.000                      0                 1321        0.090        0.000                      0                 1321       18.750        0.000                       0                   566  
mii_tx_clk_i                          33.145        0.000                      0                 1537        0.122        0.000                      0                 1537       19.020        0.000                       0                   739  
sys_clk_pin                            7.448        0.000                      0                   20        0.247        0.000                      0                   20        3.000        0.000                       0                    22  
  I                                                                                                                                                                               13.845        0.000                       0                     2  
  clk_ipb_i                           21.696        0.000                      0                 1581        0.109        0.000                      0                 1581       15.500        0.000                       0                   552  
  s_clk_200_in                                                                                                                                                                     2.845        0.000                       0                     2  
  s_fb_txclk_in                                                                                                                                                                   17.845        0.000                       0                     3  
  s_phy_clk_in                                                                                                                                                                    37.845        0.000                       0                     2  
  s_sysclk_x2_in                      -0.137       -0.260                      2                 7041        0.027        0.000                      0                 7041        3.020        0.000                       0                  3061  
  s_sysclk_x4_in                                                                                                                                                                   1.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_R_W_PLL          clk_out1_R_W_PLL                9.295        0.000                      0                   44       10.904        0.000                      0                   44  
VIRTUAL_clk_out1_R_W_PLL  clk_out1_R_W_PLL                3.526        0.000                      0                  162        2.314        0.000                      0                  162  
VIRTUAL_clk_out2_R_W_PLL  clk_out1_R_W_PLL                3.276        0.000                      0                  161       13.425        0.000                      0                  161  
clk_out1_R_W_PLL          clk_out2_R_W_PLL                8.854        0.000                      0                    2       13.864        0.000                      0                    2  
VIRTUAL_clk_out1_R_W_PLL  clk_out2_R_W_PLL                2.053        0.000                      0                   76       15.804        0.000                      0                   76  
VIRTUAL_clk_out2_R_W_PLL  clk_out2_R_W_PLL               15.942        0.000                      0                   76        1.915        0.000                      0                   76  
clk_out1_R_W_PLL          VIRTUAL_clk_out1_R_W_PLL       11.328        0.000                      0                   11        0.280        0.000                      0                   11  
mii_rx_clk_i              clk_tx_mac                      4.905        0.000                      0                   18                                                                        
clk_rx                    mii_tx_clk_i                    4.905        0.000                      0                   18                                                                        
mii_rx_clk_i              mii_tx_clk_i                    4.905        0.000                      0                   18                                                                        
sys_clk_pin               clk_ipb_i                      -4.821       -4.821                      1                    1        2.383        0.000                      0                    1  
s_sysclk_x2_in            clk_ipb_i                       2.337        0.000                      0                   43        0.153        0.000                      0                   43  
sys_clk_pin               s_sysclk_x2_in                 -4.948       -4.948                      1                    1        2.459        0.000                      0                    1  
clk_ipb_i                 s_sysclk_x2_in                  1.677        0.000                      0                    5        0.230        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         VIRTUAL_clk_out1_R_W_PLL  clk_out1_R_W_PLL               15.203        0.000                      0                   68        2.559        0.000                      0                   68  
**async_default**         VIRTUAL_clk_out2_R_W_PLL  clk_out1_R_W_PLL                4.092        0.000                      0                   68       13.670        0.000                      0                   68  
**async_default**         clk_out1_R_W_PLL          clk_out1_R_W_PLL               23.296        0.000                      0                    1        0.460        0.000                      0                    1  
**async_default**         VIRTUAL_clk_out1_R_W_PLL  clk_out2_R_W_PLL                2.292        0.000                      0                    4       16.182        0.000                      0                    4  
**async_default**         VIRTUAL_clk_out2_R_W_PLL  clk_out2_R_W_PLL               16.181        0.000                      0                    4        2.293        0.000                      0                    4  
**async_default**         clk_rx                    clk_rx                         38.318        0.000                      0                    6        0.459        0.000                      0                    6  
**async_default**         clk_tx_mac                clk_tx_mac                     36.461        0.000                      0                    5        1.332        0.000                      0                    5  
**async_default**         mii_rx_clk_i              mii_rx_clk_i                   38.318        0.000                      0                    6        0.459        0.000                      0                    6  
**async_default**         mii_tx_clk_i              mii_tx_clk_i                   36.461        0.000                      0                    5        1.332        0.000                      0                    5  
**async_default**         sys_clk_pin               sys_clk_pin                     6.177        0.000                      0                   17        0.913        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ALPIDE_reader/MMCM/inst/clk_in1
  To Clock:  ALPIDE_reader/MMCM/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ALPIDE_reader/MMCM/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ALPIDE_reader/MMCM/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_R_W_PLL
  To Clock:  clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       10.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.074ns  (required time - arrival time)
  Source:                 addr_s_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.456ns (26.126%)  route 1.289ns (73.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.568    -2.255    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  addr_s_data_reg[6]/Q
                         net (fo=6, routed)           1.289    -0.510    Data_reg/addr[6]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.514    10.264    
                         clock uncertainty           -0.133    10.131    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     9.565    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                 10.074    

Slack (MET) :             10.276ns  (required time - arrival time)
  Source:                 addr_s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.533%)  route 1.088ns (70.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.568    -2.255    DCLK_o_OBUF
    SLICE_X48Y39         FDRE                                         r  addr_s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  addr_s_data_reg[7]/Q
                         net (fo=5, routed)           1.088    -0.711    Data_reg/addr[7]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.514    10.264    
                         clock uncertainty           -0.133    10.131    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566     9.565    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                 10.276    

Slack (MET) :             10.330ns  (required time - arrival time)
  Source:                 addr_s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.419ns (31.875%)  route 0.896ns (68.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.568    -2.255    DCLK_o_OBUF
    SLICE_X48Y40         FDRE                                         r  addr_s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419    -1.836 r  addr_s_data_reg[1]/Q
                         net (fo=9, routed)           0.896    -0.940    Data_reg/addr[1]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.514    10.264    
                         clock uncertainty           -0.133    10.131    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741     9.390    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                 10.330    

Slack (MET) :             10.400ns  (required time - arrival time)
  Source:                 addr_s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.456ns (32.124%)  route 0.963ns (67.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.568    -2.255    DCLK_o_OBUF
    SLICE_X48Y40         FDRE                                         r  addr_s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  addr_s_data_reg[0]/Q
                         net (fo=10, routed)          0.963    -0.835    Data_reg/addr[0]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.514    10.264    
                         clock uncertainty           -0.133    10.131    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     9.565    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                 10.400    

Slack (MET) :             10.415ns  (required time - arrival time)
  Source:                 addr_s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.456ns (32.480%)  route 0.948ns (67.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.569    -2.254    DCLK_o_OBUF
    SLICE_X49Y41         FDRE                                         r  addr_s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.798 r  addr_s_data_reg[5]/Q
                         net (fo=10, routed)          0.948    -0.850    Data_reg/addr[5]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.514    10.264    
                         clock uncertainty           -0.133    10.131    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     9.565    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                 10.415    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 addr_s_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.518ns (39.373%)  route 0.798ns (60.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.570    -2.253    DCLK_o_OBUF
    SLICE_X50Y41         FDRE                                         r  addr_s_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.735 r  addr_s_data_reg[9]/Q
                         net (fo=6, routed)           0.798    -0.937    Data_reg/addr[9]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.500    10.250    
                         clock uncertainty           -0.133    10.117    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     9.551    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 addr_s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.612%)  route 0.789ns (63.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.568    -2.255    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  addr_s_data_reg[4]/Q
                         net (fo=11, routed)          0.789    -1.009    Data_reg/addr[4]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.514    10.264    
                         clock uncertainty           -0.133    10.131    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     9.565    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.584ns  (required time - arrival time)
  Source:                 addr_s_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.894%)  route 0.780ns (63.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.568    -2.255    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  addr_s_data_reg[2]/Q
                         net (fo=8, routed)           0.780    -1.019    Data_reg/addr[2]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.514    10.264    
                         clock uncertainty           -0.133    10.131    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     9.565    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                 10.584    

Slack (MET) :             10.676ns  (required time - arrival time)
  Source:                 d_s_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/DIBDI[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.478ns (37.328%)  route 0.803ns (62.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.252ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.571    -2.252    DCLK_o_OBUF
    SLICE_X54Y44         FDRE                                         r  d_s_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478    -1.774 r  d_s_data_reg[14]/Q
                         net (fo=1, routed)           0.803    -0.971    Data_reg/d[14]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.500    10.250    
                         clock uncertainty           -0.133    10.117    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                     -0.412     9.705    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                 10.676    

Slack (MET) :             10.708ns  (required time - arrival time)
  Source:                 addr_s_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_R_W_PLL fall@12.500ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.419ns (44.746%)  route 0.517ns (55.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.751ns = ( 9.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.568    -2.255    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.419    -1.836 r  addr_s_data_reg[3]/Q
                         net (fo=10, routed)          0.517    -1.319    Data_reg/addr[3]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    13.802    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.584 f  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     8.166    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.257 f  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.493     9.749    Data_reg/rclk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.514    10.264    
                         clock uncertainty           -0.133    10.131    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.741     9.390    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                 10.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FIFO_din_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.702%)  route 0.220ns (57.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.173ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.567    -0.792    DCLK_o_OBUF
    SLICE_X56Y42         FDRE                                         r  FIFO_din_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.628 r  FIFO_din_reg[19]/Q
                         net (fo=1, routed)           0.220    -0.408    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/din[3]
    RAMB36_X2Y7          FIFO36E1                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.874    -1.173    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y7          FIFO36E1                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.436    -0.737    
    RAMB36_X2Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296    -0.441    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ALPIDE_reader/word_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Write_FSM/word_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.533%)  route 0.235ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.563    -0.796    ALPIDE_reader/DCLK
    SLICE_X39Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.655 r  ALPIDE_reader/word_in_reg[6]/Q
                         net (fo=1, routed)           0.235    -0.420    ALPIDE_reader/Write_FSM/word_in[6]
    SLICE_X39Y50         FDRE                                         r  ALPIDE_reader/Write_FSM/word_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.830    -1.217    ALPIDE_reader/Write_FSM/clk_in
    SLICE_X39Y50         FDRE                                         r  ALPIDE_reader/Write_FSM/word_buff_reg[6]/C
                         clock pessimism              0.689    -0.528    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070    -0.458    ALPIDE_reader/Write_FSM/word_buff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ALPIDE_reader/word_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Write_FSM/word_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.819%)  route 0.232ns (62.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.564    -0.795    ALPIDE_reader/DCLK
    SLICE_X40Y48         FDRE                                         r  ALPIDE_reader/word_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  ALPIDE_reader/word_in_reg[7]/Q
                         net (fo=1, routed)           0.232    -0.422    ALPIDE_reader/Write_FSM/word_in[7]
    SLICE_X39Y50         FDRE                                         r  ALPIDE_reader/Write_FSM/word_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.830    -1.217    ALPIDE_reader/Write_FSM/clk_in
    SLICE_X39Y50         FDRE                                         r  ALPIDE_reader/Write_FSM/word_buff_reg[7]/C
                         clock pessimism              0.689    -0.528    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.066    -0.462    ALPIDE_reader/Write_FSM/word_buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ALPIDE_reader/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.907%)  route 0.173ns (55.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.171ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.565    -0.794    ALPIDE_reader/DCLK
    SLICE_X48Y52         FDRE                                         r  ALPIDE_reader/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  ALPIDE_reader/addra_reg[5]/Q
                         net (fo=4, routed)           0.173    -0.480    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.877    -1.171    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.435    -0.735    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.552    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 FIFO_din_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.873%)  route 0.288ns (67.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.173ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.567    -0.792    DCLK_o_OBUF
    SLICE_X57Y42         FDRE                                         r  FIFO_din_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  FIFO_din_reg[16]/Q
                         net (fo=1, routed)           0.288    -0.363    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/din[0]
    RAMB36_X2Y7          FIFO36E1                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.874    -1.173    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y7          FIFO36E1                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.436    -0.737    
    RAMB36_X2Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[0])
                                                      0.296    -0.441    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ALPIDE_reader/addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.927%)  route 0.180ns (56.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.171ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.565    -0.794    ALPIDE_reader/DCLK
    SLICE_X48Y52         FDRE                                         r  ALPIDE_reader/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  ALPIDE_reader/addra_reg[2]/Q
                         net (fo=7, routed)           0.180    -0.473    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.877    -1.171    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.435    -0.735    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.552    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ALPIDE_reader/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.683%)  route 0.182ns (56.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.171ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.564    -0.795    ALPIDE_reader/DCLK
    SLICE_X48Y53         FDRE                                         r  ALPIDE_reader/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  ALPIDE_reader/addra_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.472    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.877    -1.171    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.435    -0.735    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.552    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ALPIDE_reader/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.683%)  route 0.182ns (56.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.172ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.564    -0.795    ALPIDE_reader/DCLK
    SLICE_X48Y53         FDRE                                         r  ALPIDE_reader/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  ALPIDE_reader/addra_reg[1]/Q
                         net (fo=8, routed)           0.182    -0.472    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.876    -1.172    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.435    -0.736    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.553    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ALPIDE_reader/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.968%)  route 0.187ns (57.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.172ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.564    -0.795    ALPIDE_reader/DCLK
    SLICE_X48Y53         FDRE                                         r  ALPIDE_reader/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  ALPIDE_reader/addra_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.467    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.876    -1.172    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.435    -0.736    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.553    ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ALPIDE_reader/FSM_sequential_ro_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/d_FIFO_we_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.449%)  route 0.272ns (56.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.563    -0.796    ALPIDE_reader/DCLK
    SLICE_X46Y52         FDRE                                         r  ALPIDE_reader/FSM_sequential_ro_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.632 f  ALPIDE_reader/FSM_sequential_ro_state_reg[3]/Q
                         net (fo=30, routed)          0.272    -0.360    ALPIDE_reader/ro_state__0[3]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.315 r  ALPIDE_reader/d_FIFO_we_i_1/O
                         net (fo=1, routed)           0.000    -0.315    ALPIDE_reader/d_FIFO_we_i_1_n_0
    SLICE_X45Y49         FDCE                                         r  ALPIDE_reader/d_FIFO_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.835    -1.213    ALPIDE_reader/DCLK
    SLICE_X45Y49         FDCE                                         r  ALPIDE_reader/d_FIFO_we_reg/C
                         clock pessimism              0.689    -0.524    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.091    -0.433    ALPIDE_reader/d_FIFO_we_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_R_W_PLL
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y8      Data_reg/ram_reg/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         25.000      22.424     RAMB36_X1Y7      FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         25.000      22.424     RAMB36_X1Y7      FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         25.000      22.424     RAMB36_X1Y9      FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         25.000      22.424     RAMB36_X1Y9      FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y20     ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y20     ALPIDE_reader/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         25.000      22.424     RAMB36_X2Y9      FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         25.000      22.424     RAMB36_X2Y9      FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         25.000      22.424     RAMB36_X2Y10     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X52Y44     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X52Y44     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y42     ALPIDE_mem_readable_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y48     ALPIDE_reader/A_strt1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y48     ALPIDE_reader/A_strt2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y45     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y45     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y45     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y45     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y45     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X52Y44     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X52Y44     FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y42     ALPIDE_mem_readable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y48     ALPIDE_reader/A_strt1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y48     ALPIDE_reader/A_strt2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X43Y52     ALPIDE_reader/FSM_onehot_rr_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X43Y51     ALPIDE_reader/FSM_onehot_rr_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X42Y51     ALPIDE_reader/FSM_onehot_rr_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X42Y51     ALPIDE_reader/FSM_onehot_rr_state_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X44Y47     ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_R_W_PLL
  To Clock:  clk_out2_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       19.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.129ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.309ns  (logic 0.952ns (17.932%)  route 4.357ns (82.068%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 33.306 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959    14.152    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439    33.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[13]/C
                         clock pessimism              0.536    33.843    
                         clock uncertainty           -0.133    33.710    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    33.281    ALPIDE_reader/Read_FSM/word_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 19.129    

Slack (MET) :             19.129ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.309ns  (logic 0.952ns (17.932%)  route 4.357ns (82.068%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 33.306 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959    14.152    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439    33.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                         clock pessimism              0.536    33.843    
                         clock uncertainty           -0.133    33.710    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    33.281    ALPIDE_reader/Read_FSM/word_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 19.129    

Slack (MET) :             19.129ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.309ns  (logic 0.952ns (17.932%)  route 4.357ns (82.068%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 33.306 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959    14.152    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439    33.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[15]/C
                         clock pessimism              0.536    33.843    
                         clock uncertainty           -0.133    33.710    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    33.281    ALPIDE_reader/Read_FSM/word_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 19.129    

Slack (MET) :             19.129ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.309ns  (logic 0.952ns (17.932%)  route 4.357ns (82.068%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 33.306 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959    14.152    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439    33.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/C
                         clock pessimism              0.536    33.843    
                         clock uncertainty           -0.133    33.710    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    33.281    ALPIDE_reader/Read_FSM/word_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 19.129    

Slack (MET) :             19.162ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.249ns  (logic 0.952ns (18.137%)  route 4.297ns (81.863%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 33.304 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899    14.092    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437    33.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/C
                         clock pessimism              0.511    33.816    
                         clock uncertainty           -0.133    33.683    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    33.254    ALPIDE_reader/Read_FSM/word_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         33.254    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                 19.162    

Slack (MET) :             19.162ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.249ns  (logic 0.952ns (18.137%)  route 4.297ns (81.863%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 33.304 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899    14.092    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437    33.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/C
                         clock pessimism              0.511    33.816    
                         clock uncertainty           -0.133    33.683    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    33.254    ALPIDE_reader/Read_FSM/word_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         33.254    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                 19.162    

Slack (MET) :             19.162ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.249ns  (logic 0.952ns (18.137%)  route 4.297ns (81.863%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 33.304 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899    14.092    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437    33.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/C
                         clock pessimism              0.511    33.816    
                         clock uncertainty           -0.133    33.683    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    33.254    ALPIDE_reader/Read_FSM/word_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         33.254    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                 19.162    

Slack (MET) :             19.162ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.249ns  (logic 0.952ns (18.137%)  route 4.297ns (81.863%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 33.304 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899    14.092    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437    33.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
                         clock pessimism              0.511    33.816    
                         clock uncertainty           -0.133    33.683    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    33.254    ALPIDE_reader/Read_FSM/word_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         33.254    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                 19.162    

Slack (MET) :             19.191ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.219ns  (logic 0.952ns (18.240%)  route 4.267ns (81.760%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.808ns = ( 33.303 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.869    14.062    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.436    33.303    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/C
                         clock pessimism              0.511    33.815    
                         clock uncertainty           -0.133    33.682    
    SLICE_X57Y66         FDRE (Setup_fdre_C_R)       -0.429    33.253    ALPIDE_reader/Read_FSM/word_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         33.253    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                 19.191    

Slack (MET) :             19.191ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.219ns  (logic 0.952ns (18.240%)  route 4.267ns (81.760%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.808ns = ( 33.303 - 36.111 ) 
    Source Clock Delay      (SCD):    -2.268ns = ( 8.843 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.555     8.843    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.456     9.299 f  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/Q
                         net (fo=2, routed)           1.010    10.309    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[14]
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124    10.433 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.680    11.113    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.237 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           1.113    12.349    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.595    13.069    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X55Y59         LUT3 (Prop_lut3_I0_O)        0.124    13.193 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.869    14.062    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.436    33.303    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/C
                         clock pessimism              0.511    33.815    
                         clock uncertainty           -0.133    33.682    
    SLICE_X57Y66         FDRE (Setup_fdre_C_R)       -0.429    33.253    ALPIDE_reader/Read_FSM/word_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         33.253    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                 19.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ALPIDE_reader/MMCM/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/MMCM/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 9.452 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.212ns = ( 9.899 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     9.607    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     9.627 r  ALPIDE_reader/MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     9.899    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL_en_clk
    SLICE_X35Y46         FDRE                                         r  ALPIDE_reader/MMCM/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    10.040 r  ALPIDE_reader/MMCM/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    10.096    ALPIDE_reader/MMCM/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  ALPIDE_reader/MMCM/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     8.912    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     8.955 r  ALPIDE_reader/MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     9.452    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL_en_clk
    SLICE_X35Y46         FDRE                                         r  ALPIDE_reader/MMCM/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.447     9.899    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     9.974    ALPIDE_reader/MMCM/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.974    
                         arrival time                          10.096    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.275%)  route 0.123ns (39.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141    10.456 r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/Q
                         net (fo=17, routed)          0.123    10.579    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[0]
    SLICE_X54Y57         LUT5 (Prop_lut5_I3_O)        0.045    10.624 r  ALPIDE_reader/Read_FSM/word_buff[6]_i_1/O
                         net (fo=1, routed)           0.000    10.624    ALPIDE_reader/Read_FSM/mux4_out[6]
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
                         clock pessimism              0.431    10.328    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.121    10.449    ALPIDE_reader/Read_FSM/word_buff_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.449    
                         arrival time                          10.624    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ALPIDE_reader/MMCM/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/MMCM/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 9.452 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.212ns = ( 9.899 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     9.607    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     9.627 r  ALPIDE_reader/MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     9.899    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL_en_clk
    SLICE_X35Y46         FDRE                                         r  ALPIDE_reader/MMCM/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    10.027 r  ALPIDE_reader/MMCM/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    10.082    ALPIDE_reader/MMCM/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  ALPIDE_reader/MMCM/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     8.912    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     8.955 r  ALPIDE_reader/MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     9.452    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL_en_clk
    SLICE_X35Y46         FDRE                                         r  ALPIDE_reader/MMCM/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.447     9.899    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     9.893    ALPIDE_reader/MMCM/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.893    
                         arrival time                          10.082    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.232%)  route 0.192ns (50.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 10.317 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.565    10.317    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y59         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.141    10.458 r  ALPIDE_reader/Read_FSM/word_cnt_reg[1]/Q
                         net (fo=16, routed)          0.192    10.650    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[1]
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.045    10.695 r  ALPIDE_reader/Read_FSM/word[6]_i_1/O
                         net (fo=1, routed)           0.000    10.695    ALPIDE_reader/Read_FSM/word[6]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/C
                         clock pessimism              0.455    10.352    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121    10.473    ALPIDE_reader/Read_FSM/word_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.473    
                         arrival time                          10.695    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.431%)  route 0.156ns (52.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDCE (Prop_fdce_C_Q)         0.141    10.456 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=7, routed)           0.156    10.613    ALPIDE_reader/Read_FSM/word_cnt
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                         clock pessimism              0.419    10.315    
    SLICE_X48Y57         FDCE (Hold_fdce_C_D)         0.071    10.386    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.386    
                         arrival time                          10.613    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.086%)  route 0.201ns (51.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 10.317 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.565    10.317    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y59         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.141    10.458 r  ALPIDE_reader/Read_FSM/word_cnt_reg[1]/Q
                         net (fo=16, routed)          0.201    10.659    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[1]
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.045    10.704 r  ALPIDE_reader/Read_FSM/word[5]_i_1/O
                         net (fo=1, routed)           0.000    10.704    ALPIDE_reader/Read_FSM/word[5]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[5]/C
                         clock pessimism              0.455    10.352    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121    10.473    ALPIDE_reader/Read_FSM/word_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.473    
                         arrival time                          10.704    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.116%)  route 0.201ns (51.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 9.898 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141    10.456 r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/Q
                         net (fo=17, routed)          0.201    10.657    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[0]
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.045    10.702 r  ALPIDE_reader/Read_FSM/word_buff[0]_i_1/O
                         net (fo=1, routed)           0.000    10.702    ALPIDE_reader/Read_FSM/mux4_out[0]
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.834     9.898    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                         clock pessimism              0.434    10.332    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.121    10.453    ALPIDE_reader/Read_FSM/word_buff_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.453    
                         arrival time                          10.702    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.258%)  route 0.208ns (52.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141    10.456 r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/Q
                         net (fo=17, routed)          0.208    10.664    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[0]
    SLICE_X54Y57         LUT5 (Prop_lut5_I2_O)        0.045    10.709 r  ALPIDE_reader/Read_FSM/word_buff[5]_i_1/O
                         net (fo=1, routed)           0.000    10.709    ALPIDE_reader/Read_FSM/mux4_out[5]
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
                         clock pessimism              0.431    10.328    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.121    10.449    ALPIDE_reader/Read_FSM/word_buff_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.449    
                         arrival time                          10.709    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 9.894 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141    10.456 r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/Q
                         net (fo=2, routed)           0.117    10.574    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[16]
    SLICE_X57Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    10.682 r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.682    ALPIDE_reader/Read_FSM/data0[16]
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.830     9.894    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/C
                         clock pessimism              0.421    10.315    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.105    10.420    ALPIDE_reader/Read_FSM/word_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        -10.420    
                         arrival time                          10.682    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.138%)  route 0.209ns (52.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141    10.456 r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/Q
                         net (fo=17, routed)          0.209    10.665    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[0]
    SLICE_X54Y57         LUT5 (Prop_lut5_I2_O)        0.045    10.710 r  ALPIDE_reader/Read_FSM/word_buff[4]_i_1/O
                         net (fo=1, routed)           0.000    10.710    ALPIDE_reader/Read_FSM/mux4_out[4]
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                         clock pessimism              0.431    10.328    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.120    10.448    ALPIDE_reader/Read_FSM/word_buff_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.448    
                         arrival time                          10.710    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_R_W_PLL
Waveform(ns):       { 11.111 23.611 }
Period(ns):         25.000
Sources:            { ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    ALPIDE_reader/MMCM/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      ALPIDE_reader/MMCM/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/inst/seq_reg2_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y56     ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y56     ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y63     ALPIDE_reader/Read_FSM/word_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y63     ALPIDE_reader/Read_FSM/word_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y63     ALPIDE_reader/Read_FSM/word_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y63     ALPIDE_reader/Read_FSM/word_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y64     ALPIDE_reader/Read_FSM/word_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y64     ALPIDE_reader/Read_FSM/word_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y64     ALPIDE_reader/Read_FSM/word_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y64     ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y65     ALPIDE_reader/Read_FSM/word_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y65     ALPIDE_reader/Read_FSM/word_cnt_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_R_W_PLL
  To Clock:  clkfbout_R_W_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_R_W_PLL
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    ALPIDE_reader/MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       33.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.976ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.580ns (10.505%)  route 4.941ns (89.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.842     8.764    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[1]_rep__0/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X4Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 33.976    

Slack (MET) :             33.976ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.580ns (10.505%)  route 4.941ns (89.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.842     8.764    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X4Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 33.976    

Slack (MET) :             33.976ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.580ns (10.505%)  route 4.941ns (89.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.842     8.764    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X4Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 33.976    

Slack (MET) :             34.188ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.629ns (28.168%)  route 4.154ns (71.832%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.783     3.276    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X8Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.478     3.754 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/Q
                         net (fo=19, routed)          1.738     5.492    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/Q[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I1_O)        0.327     5.819 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LESS_THAN_256_i_2/O
                         net (fo=5, routed)           0.934     6.753    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/RXD_REG7_reg[7]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.352     7.105 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_i_2/O
                         net (fo=2, routed)           0.672     7.777    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/RXD_REG7_reg[3]
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.348     8.125 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH[1]_i_2/O
                         net (fo=1, routed)           0.810     8.935    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/VLAN_MATCH_reg[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I4_O)        0.124     9.059 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/VLAN_MATCH[1]_i_1/O
                         net (fo=1, routed)           0.000     9.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]_0
    SLICE_X6Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)        0.079    43.247    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]
  -------------------------------------------------------------------
                         required time                         43.247    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                 34.188    

Slack (MET) :             34.237ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.533ns (28.458%)  route 3.854ns (71.542%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.783     3.276    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X8Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.478     3.754 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/Q
                         net (fo=19, routed)          1.738     5.492    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/Q[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I1_O)        0.327     5.819 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LESS_THAN_256_i_2/O
                         net (fo=5, routed)           0.934     6.753    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/RXD_REG7_reg[7]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.352     7.105 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_i_2/O
                         net (fo=2, routed)           0.799     7.904    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_ZERO_reg
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.376     8.280 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_ZERO_i_1/O
                         net (fo=1, routed)           0.383     8.663    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO0
    SLICE_X4Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X4Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_reg/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)       -0.270    42.900    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_reg
  -------------------------------------------------------------------
                         required time                         42.900    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                 34.237    

Slack (MET) :             34.281ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.580ns (11.118%)  route 4.637ns (88.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.537     8.460    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X3Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[4]/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                 34.281    

Slack (MET) :             34.281ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.580ns (11.118%)  route 4.637ns (88.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.537     8.460    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X3Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                 34.281    

Slack (MET) :             34.318ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.580ns (11.203%)  route 4.597ns (88.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.498     8.420    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    42.739    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 34.318    

Slack (MET) :             34.318ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.580ns (11.203%)  route 4.597ns (88.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.498     8.420    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    42.739    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 34.318    

Slack (MET) :             34.318ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.580ns (11.203%)  route 4.597ns (88.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.498     8.420    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    42.739    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 34.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.217     1.161    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.817    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.071    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.217     1.161    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.817    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.071    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.217     1.161    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.817    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.071    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.217     1.161    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.817    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.071    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.773%)  route 0.254ns (63.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     0.836    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y58         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.148     0.984 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[6]/Q
                         net (fo=1, routed)           0.254     1.239    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[6]
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.363     1.367    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.468     0.899    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.142    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.275     0.823    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X9Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     0.964 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.020    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X9Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.307     1.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X9Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.487     0.823    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.075     0.898    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.144     1.088    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.473     0.816    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.960    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.144     1.088    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.816    
    SLICE_X2Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.960    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     0.954 r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.065     1.020    eth_mac_block_1/rx_mac_reset_gen/reset_sync_reg0
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.813    
    SLICE_X0Y53          FDPE (Hold_fdpe_C_D)         0.075     0.888    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X7Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6_reg[3]/Q
                         net (fo=3, routed)           0.068     1.009    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6[3]
    SLICE_X7Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X7Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[3]/C
                         clock pessimism             -0.485     0.800    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.076     0.876    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y4     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y57  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y68  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y58  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y63  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y71  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y71  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y71  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y78   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y78   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       33.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.145ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.616ns (23.426%)  route 5.282ns (76.574%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 43.121 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.982     4.795    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.919 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ignore_packet_i_2/O
                         net (fo=3, routed)           0.969     5.888    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ignore_packet_i_2_n_0
    SLICE_X13Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.012 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_5/O
                         net (fo=2, routed)           0.625     6.636    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_5_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.760 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_13/O
                         net (fo=1, routed)           0.568     7.328    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_13_n_0
    SLICE_X12Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.452 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.983     8.435    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.150     8.585 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.685     9.270    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.328     9.598 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.471    10.069    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.193 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    10.193    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.768    43.121    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.174    43.295    
                         clock uncertainty           -0.035    43.259    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.079    43.338    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.338    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                 33.145    

Slack (MET) :             33.228ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 1.128ns (16.653%)  route 5.645ns (83.347%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.193     5.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.130 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.328     7.458    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          2.124     9.706    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[8]_i_3/O
                         net (fo=1, routed)           0.000     9.830    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[8]_i_3_n_0
    SLICE_X11Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    10.068 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.068    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[8]
    SLICE_X11Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X11Y54         FDRE (Setup_fdre_C_D)        0.064    43.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         43.296    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 33.228    

Slack (MET) :             33.321ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.610ns (10.201%)  route 5.370ns (89.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.755     9.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 33.321    

Slack (MET) :             33.321ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.610ns (10.201%)  route 5.370ns (89.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.755     9.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 33.321    

Slack (MET) :             33.321ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.610ns (10.201%)  route 5.370ns (89.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.755     9.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 33.321    

Slack (MET) :             33.325ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.610ns (10.208%)  route 5.366ns (89.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.751     9.215    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X5Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 33.325    

Slack (MET) :             33.325ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.610ns (10.208%)  route 5.366ns (89.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.751     9.215    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X5Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 33.325    

Slack (MET) :             33.325ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.610ns (10.208%)  route 5.366ns (89.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.751     9.215    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X5Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 33.325    

Slack (MET) :             33.458ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.099ns (16.671%)  route 5.493ns (83.329%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.193     5.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.130 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.328     7.458    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.972     9.554    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.678 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3/O
                         net (fo=1, routed)           0.000     9.678    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3_n_0
    SLICE_X10Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     9.887 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.887    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[11]
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.113    43.345    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         43.345    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                 33.458    

Slack (MET) :             33.496ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 1.131ns (17.256%)  route 5.423ns (82.744%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.193     5.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.130 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.328     7.458    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.902     9.484    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.608 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[9]_i_2/O
                         net (fo=1, routed)           0.000     9.608    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[9]_i_2_n_0
    SLICE_X10Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     9.849 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.849    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[9]
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.113    43.345    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         43.345    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                 33.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDPE (Prop_fdpe_C_Q)         0.141     0.976 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.491     0.835    
    SLICE_X15Y51         FDPE (Hold_fdpe_C_D)         0.075     0.910    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync0
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/C
                         clock pessimism             -0.491     0.835    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.075     0.910    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X15Y52         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync0
    SLICE_X15Y52         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X15Y52         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.491     0.835    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.075     0.910    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.283     0.828    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X9Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.969 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.025    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X9Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.316     1.316    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X9Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.488     0.828    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.075     0.903    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.288     0.833    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.056     1.030    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.324     1.324    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/C
                         clock pessimism             -0.491     0.833    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.075     0.908    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_PIPE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.287     0.832    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X13Y60         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141     0.973 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_reg/Q
                         net (fo=2, routed)           0.068     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT
    SLICE_X13Y60         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_PIPE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X13Y60         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_PIPE_reg[0]/C
                         clock pessimism             -0.491     0.832    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.071     0.903    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_PIPE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.260     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X1Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/Q
                         net (fo=1, routed)           0.058     1.004    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[12]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.045     1.049 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[20]_i_1/O
                         net (fo=1, routed)           0.000     1.049    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[20]
    SLICE_X0Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.291     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X0Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/C
                         clock pessimism             -0.473     0.818    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.092     0.910    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.120%)  route 0.225ns (57.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/Q
                         net (fo=4, routed)           0.225     1.223    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[11]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.080    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X3Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     0.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/Q
                         net (fo=1, routed)           0.091     1.042    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[10]
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.045     1.087 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.087    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[2]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X2Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]/C
                         clock pessimism             -0.475     0.823    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.121     0.944    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.292     0.837    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X31Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     0.978 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][0]/Q
                         net (fo=1, routed)           0.091     1.069    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg_n_0_[0][0]
    SLICE_X30Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.114 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.114    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][0]_i_1_n_0
    SLICE_X30Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.327     1.327    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X30Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]/C
                         clock pessimism             -0.477     0.850    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.121     0.971    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_mac
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y61  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y70  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y65  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y64  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_16_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_16_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_16_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_16_count_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst0_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst3_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y67   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y67   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y67   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y67   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       33.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.976ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.580ns (10.505%)  route 4.941ns (89.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.842     8.764    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[1]_rep__0/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X4Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 33.976    

Slack (MET) :             33.976ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.580ns (10.505%)  route 4.941ns (89.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.842     8.764    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X4Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 33.976    

Slack (MET) :             33.976ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.580ns (10.505%)  route 4.941ns (89.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.842     8.764    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X4Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 33.976    

Slack (MET) :             34.188ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.629ns (28.168%)  route 4.154ns (71.832%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.783     3.276    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X8Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.478     3.754 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/Q
                         net (fo=19, routed)          1.738     5.492    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/Q[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I1_O)        0.327     5.819 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LESS_THAN_256_i_2/O
                         net (fo=5, routed)           0.934     6.753    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/RXD_REG7_reg[7]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.352     7.105 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_i_2/O
                         net (fo=2, routed)           0.672     7.777    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/RXD_REG7_reg[3]
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.348     8.125 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH[1]_i_2/O
                         net (fo=1, routed)           0.810     8.935    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/VLAN_MATCH_reg[1]
    SLICE_X6Y72          LUT6 (Prop_lut6_I4_O)        0.124     9.059 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/VLAN_MATCH[1]_i_1/O
                         net (fo=1, routed)           0.000     9.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]_0
    SLICE_X6Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)        0.079    43.247    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]
  -------------------------------------------------------------------
                         required time                         43.247    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                 34.188    

Slack (MET) :             34.237ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.533ns (28.458%)  route 3.854ns (71.542%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.783     3.276    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X8Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.478     3.754 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[6]/Q
                         net (fo=19, routed)          1.738     5.492    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/Q[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I1_O)        0.327     5.819 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LESS_THAN_256_i_2/O
                         net (fo=5, routed)           0.934     6.753    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/RXD_REG7_reg[7]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.352     7.105 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_i_2/O
                         net (fo=2, routed)           0.799     7.904    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_ZERO_reg
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.376     8.280 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_ZERO_i_1/O
                         net (fo=1, routed)           0.383     8.663    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO0
    SLICE_X4Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X4Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_reg/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)       -0.270    42.900    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_ZERO_reg
  -------------------------------------------------------------------
                         required time                         42.900    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                 34.237    

Slack (MET) :             34.281ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.580ns (11.118%)  route 4.637ns (88.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.537     8.460    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X3Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[4]/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                 34.281    

Slack (MET) :             34.281ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.580ns (11.118%)  route 4.637ns (88.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.537     8.460    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X3Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.429    42.741    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         42.741    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                 34.281    

Slack (MET) :             34.318ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.580ns (11.203%)  route 4.597ns (88.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.498     8.420    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    42.739    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 34.318    

Slack (MET) :             34.318ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.580ns (11.203%)  route 4.597ns (88.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.498     8.420    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    42.739    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 34.318    

Slack (MET) :             34.318ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.580ns (11.203%)  route 4.597ns (88.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         4.099     7.799    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DEST_ADDRESS_FIELD_reg
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=10, routed)          0.498     8.420    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0_1
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    42.739    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 34.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.217     1.161    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.817    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.071    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.217     1.161    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.817    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.071    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.217     1.161    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.817    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.071    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.217     1.161    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.817    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.071    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.773%)  route 0.254ns (63.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     0.836    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y58         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.148     0.984 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[6]/Q
                         net (fo=1, routed)           0.254     1.239    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[6]
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.363     1.367    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.468     0.899    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.142    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.275     0.823    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X9Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     0.964 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.020    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X9Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.307     1.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X9Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.487     0.823    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.075     0.898    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y78          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.144     1.088    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y78          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.473     0.816    
    SLICE_X6Y78          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.960    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.144     1.088    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.816    
    SLICE_X2Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.960    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.141     0.954 r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.065     1.020    eth_mac_block_1/rx_mac_reset_gen/reset_sync_reg0
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.813    
    SLICE_X0Y53          FDPE (Hold_fdpe_C_D)         0.075     0.888    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X7Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6_reg[3]/Q
                         net (fo=3, routed)           0.068     1.009    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG6[3]
    SLICE_X7Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X7Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[3]/C
                         clock pessimism             -0.485     0.800    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.076     0.876    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_rx_clk_i
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y4     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y57  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y68  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y58  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y63  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y71  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y71  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y71  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y78   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y78   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       33.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.145ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.616ns (23.426%)  route 5.282ns (76.574%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 43.121 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.982     4.795    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.919 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ignore_packet_i_2/O
                         net (fo=3, routed)           0.969     5.888    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ignore_packet_i_2_n_0
    SLICE_X13Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.012 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_5/O
                         net (fo=2, routed)           0.625     6.636    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_5_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.760 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_13/O
                         net (fo=1, routed)           0.568     7.328    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_13_n_0
    SLICE_X12Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.452 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.983     8.435    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.150     8.585 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.685     9.270    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.328     9.598 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.471    10.069    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.193 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    10.193    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.768    43.121    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.174    43.295    
                         clock uncertainty           -0.035    43.259    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.079    43.338    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.338    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                 33.145    

Slack (MET) :             33.228ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 1.128ns (16.653%)  route 5.645ns (83.347%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.193     5.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.130 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.328     7.458    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          2.124     9.706    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X11Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[8]_i_3/O
                         net (fo=1, routed)           0.000     9.830    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[8]_i_3_n_0
    SLICE_X11Y54         MUXF7 (Prop_muxf7_I0_O)      0.238    10.068 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.068    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[8]
    SLICE_X11Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X11Y54         FDRE (Setup_fdre_C_D)        0.064    43.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         43.296    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 33.228    

Slack (MET) :             33.321ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.610ns (10.201%)  route 5.370ns (89.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.755     9.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 33.321    

Slack (MET) :             33.321ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.610ns (10.201%)  route 5.370ns (89.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.755     9.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 33.321    

Slack (MET) :             33.321ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.610ns (10.201%)  route 5.370ns (89.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.755     9.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 33.321    

Slack (MET) :             33.325ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.610ns (10.208%)  route 5.366ns (89.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.751     9.215    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X5Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 33.325    

Slack (MET) :             33.325ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.610ns (10.208%)  route 5.366ns (89.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.751     9.215    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X5Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 33.325    

Slack (MET) :             33.325ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.610ns (10.208%)  route 5.366ns (89.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 43.059 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.615     8.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X11Y64         LUT5 (Prop_lut5_I0_O)        0.154     8.464 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.751     9.215    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.706    43.059    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/C
                         clock pessimism              0.149    43.208    
                         clock uncertainty           -0.035    43.172    
    SLICE_X5Y65          FDRE (Setup_fdre_C_R)       -0.632    42.540    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 33.325    

Slack (MET) :             33.458ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.099ns (16.671%)  route 5.493ns (83.329%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.193     5.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.130 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.328     7.458    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.972     9.554    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.678 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3/O
                         net (fo=1, routed)           0.000     9.678    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3_n_0
    SLICE_X10Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     9.887 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.887    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[11]
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.113    43.345    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         43.345    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                 33.458    

Slack (MET) :             33.496ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 1.131ns (17.256%)  route 5.423ns (82.744%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           1.193     5.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.130 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.328     7.458    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.902     9.484    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.608 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[9]_i_2/O
                         net (fo=1, routed)           0.000     9.608    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[9]_i_2_n_0
    SLICE_X10Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     9.849 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.849    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[9]
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.113    43.345    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         43.345    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                 33.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDPE (Prop_fdpe_C_Q)         0.141     0.976 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.491     0.835    
    SLICE_X15Y51         FDPE (Hold_fdpe_C_D)         0.075     0.910    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync0
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/C
                         clock pessimism             -0.491     0.835    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.075     0.910    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X15Y52         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync0
    SLICE_X15Y52         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X15Y52         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.491     0.835    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.075     0.910    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.283     0.828    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X9Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.969 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.025    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X9Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.316     1.316    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X9Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.488     0.828    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.075     0.903    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.288     0.833    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.056     1.030    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.324     1.324    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/C
                         clock pessimism             -0.491     0.833    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.075     0.908    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_PIPE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.287     0.832    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X13Y60         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141     0.973 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_reg/Q
                         net (fo=2, routed)           0.068     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT
    SLICE_X13Y60         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_PIPE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X13Y60         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_PIPE_reg[0]/C
                         clock pessimism             -0.491     0.832    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.071     0.903    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/TRANSMIT_PIPE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.260     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X1Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/Q
                         net (fo=1, routed)           0.058     1.004    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[12]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.045     1.049 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[20]_i_1/O
                         net (fo=1, routed)           0.000     1.049    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[20]
    SLICE_X0Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.291     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X0Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/C
                         clock pessimism             -0.473     0.818    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.092     0.910    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.120%)  route 0.225ns (57.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/Q
                         net (fo=4, routed)           0.225     1.223    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[11]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.080    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X3Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     0.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/Q
                         net (fo=1, routed)           0.091     1.042    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[10]
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.045     1.087 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.087    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[2]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X2Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]/C
                         clock pessimism             -0.475     0.823    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.121     0.944    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.292     0.837    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X31Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     0.978 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[0][0]/Q
                         net (fo=1, routed)           0.091     1.069    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg_n_0_[0][0]
    SLICE_X30Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.114 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.114    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][0]_i_1_n_0
    SLICE_X30Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.327     1.327    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X30Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]/C
                         clock pessimism             -0.477     0.850    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.121     0.971    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_tx_clk_i
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y61  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y70  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y65  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y64  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_16_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_16_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_16_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_16_count_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst0_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst3_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y67   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y67   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y67   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y67   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.752ns (68.227%)  route 0.816ns (31.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 13.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.816     6.539    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.663 r  Inst_system_clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     6.663    Inst_system_clocks/clkdiv/d17_i_1_n_0
    SLICE_X29Y34         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.336    13.754    Inst_system_clocks/clkdiv/clk
    SLICE_X29Y34         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
                         clock pessimism              0.364    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X29Y34         FDRE (Setup_fdre_C_D)        0.029    14.111    Inst_system_clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 13.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.761     4.250    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.456     4.706 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     5.245    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.919 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.033 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.147 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.147    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.261 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.484 r  Inst_system_clocks/clkdiv/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.484    Inst_system_clocks/clkdiv/cnt_reg[16]_i_1_n_7
    SLICE_X28Y36         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.216    13.634    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y36         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.364    13.998    
                         clock uncertainty           -0.035    13.962    
    SLICE_X28Y36         FDCE (Setup_fdce_C_D)        0.062    14.024    Inst_system_clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 13.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.761     4.250    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.456     4.706 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     5.245    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.919 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.033 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.147 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.147    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.481 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.481    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_6
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.220    13.639    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.364    14.002    
                         clock uncertainty           -0.035    13.967    
    SLICE_X28Y35         FDCE (Setup_fdce_C_D)        0.062    14.029    Inst_system_clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 13.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.761     4.250    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.456     4.706 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     5.245    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.919 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.033 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.147 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.147    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.460 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.460    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.220    13.639    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.364    14.002    
                         clock uncertainty           -0.035    13.967    
    SLICE_X28Y35         FDCE (Setup_fdce_C_D)        0.062    14.029    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 13.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.761     4.250    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.456     4.706 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     5.245    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.919 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.033 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.147 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.147    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.386 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.386    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.220    13.639    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.364    14.002    
                         clock uncertainty           -0.035    13.967    
    SLICE_X28Y35         FDCE (Setup_fdce_C_D)        0.062    14.029    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 13.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.761     4.250    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.456     4.706 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     5.245    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.919 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.033 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.147 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.147    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.370 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.370    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.220    13.639    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.364    14.002    
                         clock uncertainty           -0.035    13.967    
    SLICE_X28Y35         FDCE (Setup_fdce_C_D)        0.062    14.029    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 13.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.761     4.250    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.456     4.706 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     5.245    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.919 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.033 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.367 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.367    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_6
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.336    13.754    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.364    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X28Y34         FDCE (Setup_fdce_C_D)        0.062    14.144    Inst_system_clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 13.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.761     4.250    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.456     4.706 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     5.245    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.919 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.033 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.346 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.346    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.336    13.754    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.364    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X28Y34         FDCE (Setup_fdce_C_D)        0.062    14.144    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 1.483ns (73.349%)  route 0.539ns (26.651%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 13.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.761     4.250    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.456     4.706 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     5.245    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.919 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.033 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.272 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.272    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.336    13.754    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.364    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X28Y34         FDCE (Setup_fdce_C_D)        0.062    14.144    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  7.873    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 1.467ns (73.136%)  route 0.539ns (26.864%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 13.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.761     4.250    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.456     4.706 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     5.245    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.919 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.033 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.256 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.256    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_7
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.336    13.754    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.364    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X28Y34         FDCE (Setup_fdce_C_D)        0.062    14.144    Inst_system_clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  7.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.837%)  route 0.302ns (68.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.140     1.397    Inst_system_clocks/clkdiv/clk
    SLICE_X29Y34         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  Inst_system_clocks/clkdiv/d17_reg/Q
                         net (fo=3, routed)           0.302     1.839    Inst_system_clocks/d17
    SLICE_X14Y33         FDRE                                         r  Inst_system_clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.374     1.818    Inst_system_clocks/sysclk_p
    SLICE_X14Y33         FDRE                                         r  Inst_system_clocks/d17_d_reg/C
                         clock pessimism             -0.286     1.532    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.060     1.592    Inst_system_clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.140     1.397    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  Inst_system_clocks/clkdiv/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.659    Inst_system_clocks/clkdiv/cnt_reg_n_0_[10]
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.770 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.770    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.337     1.782    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.385     1.397    
    SLICE_X28Y34         FDCE (Hold_fdce_C_D)         0.105     1.502    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.088     1.345    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  Inst_system_clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.608    Inst_system_clocks/clkdiv/cnt_reg_n_0_[14]
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.719 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.719    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.275     1.720    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.375     1.345    
    SLICE_X28Y35         FDCE (Hold_fdce_C_D)         0.105     1.450    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.140     1.397    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  Inst_system_clocks/clkdiv/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.659    Inst_system_clocks/clkdiv/cnt_reg_n_0_[2]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.770 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.770    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_5
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.334     1.779    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism             -0.382     1.397    
    SLICE_X28Y32         FDCE (Hold_fdce_C_D)         0.105     1.502    Inst_system_clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.158     1.415    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.141     1.556 r  Inst_system_clocks/clkdiv/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.678    Inst_system_clocks/clkdiv/cnt_reg_n_0_[6]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.789 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.789    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_5
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.358     1.803    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.388     1.415    
    SLICE_X28Y33         FDCE (Hold_fdce_C_D)         0.105     1.520    Inst_system_clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.140     1.397    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  Inst_system_clocks/clkdiv/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.659    Inst_system_clocks/clkdiv/cnt_reg_n_0_[10]
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.803 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.337     1.782    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.385     1.397    
    SLICE_X28Y34         FDCE (Hold_fdce_C_D)         0.105     1.502    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.088     1.345    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  Inst_system_clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.608    Inst_system_clocks/clkdiv/cnt_reg_n_0_[14]
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.752 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.752    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.275     1.720    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.375     1.345    
    SLICE_X28Y35         FDCE (Hold_fdce_C_D)         0.105     1.450    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.140     1.397    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  Inst_system_clocks/clkdiv/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.659    Inst_system_clocks/clkdiv/cnt_reg_n_0_[2]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.803 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_4
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.334     1.779    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.382     1.397    
    SLICE_X28Y32         FDCE (Hold_fdce_C_D)         0.105     1.502    Inst_system_clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.158     1.415    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.141     1.556 r  Inst_system_clocks/clkdiv/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.678    Inst_system_clocks/clkdiv/cnt_reg_n_0_[6]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.822 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_4
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.358     1.803    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.388     1.415    
    SLICE_X28Y33         FDCE (Hold_fdce_C_D)         0.105     1.520    Inst_system_clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.508%)  route 0.121ns (25.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.140     1.397    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.141     1.538 r  Inst_system_clocks/clkdiv/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.659    Inst_system_clocks/clkdiv/cnt_reg_n_0_[2]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.819 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.873 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_7
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.358     1.803    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.342     1.461    
    SLICE_X28Y33         FDCE (Hold_fdce_C_D)         0.105     1.566    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_base_xc7a_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y32     Inst_system_clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y34     Inst_system_clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y34     Inst_system_clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y35     Inst_system_clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y35     Inst_system_clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y35     Inst_system_clocks/clkdiv/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y35     Inst_system_clocks/clkdiv/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y36     Inst_system_clocks/clkdiv/cnt_reg[16]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X28Y32     Inst_system_clocks/clkdiv/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y34     Inst_system_clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y34     Inst_system_clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y32     Inst_system_clocks/clkdiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y34     Inst_system_clocks/clkdiv/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y34     Inst_system_clocks/clkdiv/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_system_clocks/clkdiv/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_system_clocks/clkdiv/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y35     Inst_system_clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y34     Inst_system_clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y34     Inst_system_clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y34     Inst_system_clocks/clkdiv/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y34     Inst_system_clocks/clkdiv/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y36     Inst_system_clocks/clkdiv/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y34     Inst_system_clocks/clkdiv/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X28Y34     Inst_system_clocks/clkdiv/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y34     Inst_system_clocks/clkdiv/d17_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y20   Inst_system_clocks/BUFG_SYS_CLK/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       21.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.696ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 3.596ns (35.692%)  route 6.479ns (64.308%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 30.498 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.615    -0.852    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.602 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.439     4.041    ipbus/trans/iface/trans_in[rdata][26]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.165 r  ipbus/trans/iface/rx_data[26]_INST_0/O
                         net (fo=8, routed)           3.459     7.624    ipbus/trans/sm/rx_data[26]
    SLICE_X46Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  ipbus/trans/sm/rmw_result[27]_i_4/O
                         net (fo=1, routed)           0.000     7.748    ipbus/trans/sm/rmw_result[27]_i_4_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.128 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.128    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.347 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.581     8.928    ipbus/trans/sm/in20[28]
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.295     9.223 r  ipbus/trans/sm/rmw_result[28]_i_1/O
                         net (fo=1, routed)           0.000     9.223    ipbus/trans/sm/rmw_result[28]
    SLICE_X45Y39         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.449    30.498    ipbus/trans/sm/clk
    SLICE_X45Y39         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[28]/C
                         clock pessimism              0.492    30.989    
                         clock uncertainty           -0.101    30.888    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031    30.919    ipbus/trans/sm/rmw_result_reg[28]
  -------------------------------------------------------------------
                         required time                         30.919    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                 21.696    

Slack (MET) :             21.714ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.057ns  (logic 3.704ns (36.830%)  route 6.353ns (63.170%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 30.498 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.615    -0.852    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.602 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.439     4.041    ipbus/trans/iface/trans_in[rdata][26]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.165 r  ipbus/trans/iface/rx_data[26]_INST_0/O
                         net (fo=8, routed)           3.459     7.624    ipbus/trans/sm/rx_data[26]
    SLICE_X46Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  ipbus/trans/sm/rmw_result[27]_i_4/O
                         net (fo=1, routed)           0.000     7.748    ipbus/trans/sm/rmw_result[27]_i_4_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.128 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.128    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.443 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.455     8.898    ipbus/trans/sm/in20[31]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.307     9.205 r  ipbus/trans/sm/rmw_result[31]_i_2/O
                         net (fo=1, routed)           0.000     9.205    ipbus/trans/sm/rmw_result[31]
    SLICE_X45Y40         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.449    30.498    ipbus/trans/sm/clk
    SLICE_X45Y40         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[31]/C
                         clock pessimism              0.492    30.989    
                         clock uncertainty           -0.101    30.888    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.031    30.919    ipbus/trans/sm/rmw_result_reg[31]
  -------------------------------------------------------------------
                         required time                         30.919    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 21.714    

Slack (MET) :             21.750ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.021ns  (logic 3.622ns (36.143%)  route 6.399ns (63.857%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 30.498 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.615    -0.852    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.602 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.439     4.041    ipbus/trans/iface/trans_in[rdata][26]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.165 r  ipbus/trans/iface/rx_data[26]_INST_0/O
                         net (fo=8, routed)           3.459     7.624    ipbus/trans/sm/rx_data[26]
    SLICE_X46Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  ipbus/trans/sm/rmw_result[27]_i_4/O
                         net (fo=1, routed)           0.000     7.748    ipbus/trans/sm/rmw_result[27]_i_4_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.128 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.128    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.367 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.501     8.868    ipbus/trans/sm/in20[30]
    SLICE_X47Y40         LUT5 (Prop_lut5_I0_O)        0.301     9.169 r  ipbus/trans/sm/rmw_result[30]_i_1/O
                         net (fo=1, routed)           0.000     9.169    ipbus/trans/sm/rmw_result[30]
    SLICE_X47Y40         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.449    30.498    ipbus/trans/sm/clk
    SLICE_X47Y40         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[30]/C
                         clock pessimism              0.492    30.989    
                         clock uncertainty           -0.101    30.888    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.031    30.919    ipbus/trans/sm/rmw_result_reg[30]
  -------------------------------------------------------------------
                         required time                         30.919    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 21.750    

Slack (MET) :             21.868ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.901ns  (logic 3.711ns (37.480%)  route 6.190ns (62.520%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 30.498 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.615    -0.852    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.602 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.439     4.041    ipbus/trans/iface/trans_in[rdata][26]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.165 r  ipbus/trans/iface/rx_data[26]_INST_0/O
                         net (fo=8, routed)           3.459     7.624    ipbus/trans/sm/rx_data[26]
    SLICE_X46Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  ipbus/trans/sm/rmw_result[27]_i_4/O
                         net (fo=1, routed)           0.000     7.748    ipbus/trans/sm/rmw_result[27]_i_4_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.128 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.128    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.451 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.292     8.743    ipbus/trans/sm/in20[29]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.306     9.049 r  ipbus/trans/sm/rmw_result[29]_i_1/O
                         net (fo=1, routed)           0.000     9.049    ipbus/trans/sm/rmw_result[29]
    SLICE_X45Y40         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.449    30.498    ipbus/trans/sm/clk
    SLICE_X45Y40         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[29]/C
                         clock pessimism              0.492    30.989    
                         clock uncertainty           -0.101    30.888    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.029    30.917    ipbus/trans/sm/rmw_result_reg[29]
  -------------------------------------------------------------------
                         required time                         30.917    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 21.868    

Slack (MET) :             21.873ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 3.361ns (33.963%)  route 6.535ns (66.037%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 30.498 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.615    -0.852    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.602 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.439     4.041    ipbus/trans/iface/trans_in[rdata][26]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.165 r  ipbus/trans/iface/rx_data[26]_INST_0/O
                         net (fo=8, routed)           3.459     7.624    ipbus/trans/sm/rx_data[26]
    SLICE_X46Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  ipbus/trans/sm/rmw_result[27]_i_4/O
                         net (fo=1, routed)           0.000     7.748    ipbus/trans/sm/rmw_result[27]_i_4_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.100 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.637     8.737    ipbus/trans/sm/in20[27]
    SLICE_X47Y40         LUT5 (Prop_lut5_I0_O)        0.307     9.044 r  ipbus/trans/sm/rmw_result[27]_i_1/O
                         net (fo=1, routed)           0.000     9.044    ipbus/trans/sm/rmw_result[27]
    SLICE_X47Y40         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.449    30.498    ipbus/trans/sm/clk
    SLICE_X47Y40         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[27]/C
                         clock pessimism              0.492    30.989    
                         clock uncertainty           -0.101    30.888    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.029    30.917    ipbus/trans/sm/rmw_result_reg[27]
  -------------------------------------------------------------------
                         required time                         30.917    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                 21.873    

Slack (MET) :             21.972ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            Data_reg/ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 2.702ns (28.221%)  route 6.873ns (71.779%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 30.545 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.615    -0.852    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.602 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.439     4.041    ipbus/trans/iface/trans_in[rdata][26]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.165 r  ipbus/trans/iface/rx_data[26]_INST_0/O
                         net (fo=8, routed)           3.116     7.281    ipbus/trans/sm/rx_data[26]
    SLICE_X45Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  ipbus/trans/sm/ipb_out[ipb_wdata][26]_INST_0/O
                         net (fo=7, routed)           1.317     8.722    Data_reg/ipb_in[ipb_wdata][26]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.497    30.545    Data_reg/clk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKARDCLK
                         clock pessimism              0.492    31.037    
                         clock uncertainty           -0.101    30.935    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.241    30.694    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         30.694    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                 21.972    

Slack (MET) :             21.984ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 1.076ns (11.724%)  route 8.102ns (88.276%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 30.537 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.567    -0.900    ipbus/trans/sm/clk
    SLICE_X49Y35         FDRE                                         r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=138, routed)         3.116     2.672    CMD_reg/ipbus_in[ipb_addr][0]
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.124     2.796 r  CMD_reg/ipbus_out[ipb_rdata][25]_INST_0_i_1/O
                         net (fo=1, routed)           0.626     3.422    CMD_reg/ipbus_out[ipb_rdata][25]_INST_0_i_1_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     3.546 r  CMD_reg/ipbus_out[ipb_rdata][25]_INST_0/O
                         net (fo=1, routed)           1.001     4.547    fabric/ipb_from_slaves[2][ipb_rdata][25]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.671 r  fabric/ipb_out[ipb_rdata][25]_INST_0/O
                         net (fo=2, routed)           1.458     6.129    ipbus/trans/sm/ipb_in[ipb_rdata][25]
    SLICE_X45Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.253 r  ipbus/trans/sm/tx_data[25]_INST_0/O
                         net (fo=1, routed)           0.552     6.805    ipbus/trans/iface/tx_data[25]
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.929 r  ipbus/trans/iface/trans_out[wdata][25]_INST_0/O
                         net (fo=1, routed)           1.349     8.278    ipbus/udp_if/ipbus_tx_ram/tx_dia[25]
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.489    30.537    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.564    31.101    
                         clock uncertainty           -0.101    30.999    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    30.262    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         30.262    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                 21.984    

Slack (MET) :             22.000ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 4.195ns (42.937%)  route 5.575ns (57.063%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 30.496 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.614    -0.853    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y1          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.601 r  ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/DOBDO[0]
                         net (fo=2, routed)           2.236     3.837    ipbus/trans/iface/trans_in[rdata][8]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.150     3.987 r  ipbus/trans/iface/rx_data[8]_INST_0/O
                         net (fo=9, routed)           2.353     6.340    ipbus/trans/sm/rx_data[8]
    SLICE_X46Y35         LUT2 (Prop_lut2_I1_O)        0.332     6.672 r  ipbus/trans/sm/rmw_result[11]_i_6/O
                         net (fo=1, routed)           0.000     6.672    ipbus/trans/sm/rmw_result[11]_i_6_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.185 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.302 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.302    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.625 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.986     8.611    ipbus/trans/sm/in20[17]
    SLICE_X44Y37         LUT5 (Prop_lut5_I0_O)        0.306     8.917 r  ipbus/trans/sm/rmw_result[17]_i_1/O
                         net (fo=1, routed)           0.000     8.917    ipbus/trans/sm/rmw_result[17]
    SLICE_X44Y37         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.447    30.496    ipbus/trans/sm/clk
    SLICE_X44Y37         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[17]/C
                         clock pessimism              0.492    30.987    
                         clock uncertainty           -0.101    30.886    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)        0.031    30.917    ipbus/trans/sm/rmw_result_reg[17]
  -------------------------------------------------------------------
                         required time                         30.917    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 22.000    

Slack (MET) :             22.051ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.720ns  (logic 3.253ns (33.468%)  route 6.467ns (66.532%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 30.498 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.615    -0.852    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.602 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.439     4.041    ipbus/trans/iface/trans_in[rdata][26]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.165 r  ipbus/trans/iface/rx_data[26]_INST_0/O
                         net (fo=8, routed)           3.459     7.624    ipbus/trans/sm/rx_data[26]
    SLICE_X46Y39         LUT2 (Prop_lut2_I1_O)        0.124     7.748 r  ipbus/trans/sm/rmw_result[27]_i_4/O
                         net (fo=1, routed)           0.000     7.748    ipbus/trans/sm/rmw_result[27]_i_4_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.998 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.569     8.567    ipbus/trans/sm/in20[26]
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.301     8.868 r  ipbus/trans/sm/rmw_result[26]_i_1/O
                         net (fo=1, routed)           0.000     8.868    ipbus/trans/sm/rmw_result[26]
    SLICE_X45Y39         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.449    30.498    ipbus/trans/sm/clk
    SLICE_X45Y39         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[26]/C
                         clock pessimism              0.492    30.989    
                         clock uncertainty           -0.101    30.888    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031    30.919    ipbus/trans/sm/rmw_result_reg[26]
  -------------------------------------------------------------------
                         required time                         30.919    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                 22.051    

Slack (MET) :             22.323ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 4.080ns (43.199%)  route 5.365ns (56.801%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 30.496 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.614    -0.853    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y1          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.601 r  ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/DOBDO[0]
                         net (fo=2, routed)           2.236     3.837    ipbus/trans/iface/trans_in[rdata][8]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.150     3.987 r  ipbus/trans/iface/rx_data[8]_INST_0/O
                         net (fo=9, routed)           2.353     6.340    ipbus/trans/sm/rx_data[8]
    SLICE_X46Y35         LUT2 (Prop_lut2_I1_O)        0.332     6.672 r  ipbus/trans/sm/rmw_result[11]_i_6/O
                         net (fo=1, routed)           0.000     6.672    ipbus/trans/sm/rmw_result[11]_i_6_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.185 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.302 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.302    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.521 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.776     8.297    ipbus/trans/sm/in20[16]
    SLICE_X47Y37         LUT5 (Prop_lut5_I0_O)        0.295     8.592 r  ipbus/trans/sm/rmw_result[16]_i_1/O
                         net (fo=1, routed)           0.000     8.592    ipbus/trans/sm/rmw_result[16]
    SLICE_X47Y37         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.447    30.496    ipbus/trans/sm/clk
    SLICE_X47Y37         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[16]/C
                         clock pessimism              0.492    30.987    
                         clock uncertainty           -0.101    30.886    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)        0.029    30.915    ipbus/trans/sm/rmw_result_reg[16]
  -------------------------------------------------------------------
                         required time                         30.915    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                 22.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.561    -0.586    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X43Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.389    ipbus/udp_if/clock_crossing_if/busy_down_buf[2]
    SLICE_X42Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  ipbus/udp_if/clock_crossing_if/busy_buf[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    ipbus/udp_if/clock_crossing_if/busy_buf[0]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.830    -0.825    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X42Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/C
                         clock pessimism              0.252    -0.573    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.120    -0.453    ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/err_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.560    -0.587    ipbus/trans/sm/clk
    SLICE_X48Y30         FDSE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.446 f  ipbus/trans/sm/FSM_onehot_state_reg[5]/Q
                         net (fo=4, routed)           0.065    -0.381    ipbus/trans/sm/err_d
    SLICE_X49Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.336 r  ipbus/trans/sm/err_d[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    ipbus/trans/sm/err_d[2]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  ipbus/trans/sm/err_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.828    -0.827    ipbus/trans/sm/clk
    SLICE_X49Y30         FDRE                                         r  ipbus/trans/sm/err_d_reg[2]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.092    -0.482    ipbus/trans/sm/err_d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/err_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.560    -0.587    ipbus/trans/sm/clk
    SLICE_X49Y30         FDRE                                         r  ipbus/trans/sm/err_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ipbus/trans/sm/err_d_reg[2]/Q
                         net (fo=5, routed)           0.070    -0.376    ipbus/trans/sm/err_d__0[2]
    SLICE_X48Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.331 r  ipbus/trans/sm/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    ipbus/trans/sm/FSM_onehot_state[5]_i_1_n_0
    SLICE_X48Y30         FDSE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.828    -0.827    ipbus/trans/sm/clk
    SLICE_X48Y30         FDSE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X48Y30         FDSE (Hold_fdse_C_D)         0.092    -0.482    ipbus/trans/sm/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            Data_reg/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.386%)  route 0.257ns (64.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.564    -0.583    ipbus/trans/sm/clk
    SLICE_X48Y35         FDRE                                         r  ipbus/trans/sm/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  ipbus/trans/sm/addr_reg[8]/Q
                         net (fo=2, routed)           0.257    -0.185    Data_reg/ipb_in[ipb_addr][8]
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.880    -0.775    Data_reg/clk
    RAMB36_X1Y8          RAMB36E1                                     r  Data_reg/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.521    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.338    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/words_done_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/words_done_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.559    -0.588    ipbus/trans/sm/clk
    SLICE_X47Y31         FDRE                                         r  ipbus/trans/sm/words_done_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  ipbus/trans/sm/words_done_reg[5]/Q
                         net (fo=4, routed)           0.109    -0.338    ipbus/trans/sm/words_done_reg__0[5]
    SLICE_X46Y31         LUT4 (Prop_lut4_I1_O)        0.048    -0.290 r  ipbus/trans/sm/words_done[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    ipbus/trans/sm/plusOp__0[7]
    SLICE_X46Y31         FDRE                                         r  ipbus/trans/sm/words_done_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.827    -0.828    ipbus/trans/sm/clk
    SLICE_X46Y31         FDRE                                         r  ipbus/trans/sm/words_done_reg[7]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X46Y31         FDRE (Hold_fdre_C_D)         0.131    -0.444    ipbus/trans/sm/words_done_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/words_done_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/words_done_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.559    -0.588    ipbus/trans/sm/clk
    SLICE_X47Y31         FDRE                                         r  ipbus/trans/sm/words_done_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  ipbus/trans/sm/words_done_reg[5]/Q
                         net (fo=4, routed)           0.109    -0.338    ipbus/trans/sm/words_done_reg__0[5]
    SLICE_X46Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.293 r  ipbus/trans/sm/words_done[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    ipbus/trans/sm/plusOp__0[6]
    SLICE_X46Y31         FDRE                                         r  ipbus/trans/sm/words_done_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.827    -0.828    ipbus/trans/sm/clk
    SLICE_X46Y31         FDRE                                         r  ipbus/trans/sm/words_done_reg[6]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X46Y31         FDRE (Hold_fdre_C_D)         0.120    -0.455    ipbus/trans/sm/words_done_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/wctr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.765%)  route 0.330ns (61.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.561    -0.586    ipbus/trans/iface/clk
    SLICE_X52Y31         FDRE                                         r  ipbus/trans/iface/wctr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  ipbus/trans/iface/wctr_reg[12]/Q
                         net (fo=2, routed)           0.094    -0.328    ipbus/trans/iface/wctr_reg[12]
    SLICE_X53Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.283 r  ipbus/trans/iface/trans_out[wdata][12]_INST_0/O
                         net (fo=1, routed)           0.236    -0.047    ipbus/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.874    -0.781    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.274    -0.507    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.211    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.248%)  route 0.108ns (36.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.562    -0.585    ipbus/trans/sm/clk
    SLICE_X43Y37         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  ipbus/trans/sm/rmw_coeff_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.336    ipbus/trans/sm/rmw_coeff[19]
    SLICE_X45Y37         LUT5 (Prop_lut5_I3_O)        0.045    -0.291 r  ipbus/trans/sm/rmw_result[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    ipbus/trans/sm/rmw_result[19]
    SLICE_X45Y37         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.832    -0.823    ipbus/trans/sm/clk
    SLICE_X45Y37         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[19]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.091    -0.458    ipbus/trans/sm/rmw_result_reg[19]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/hlen_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.043%)  route 0.360ns (65.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.557    -0.590    ipbus/trans/iface/clk
    SLICE_X47Y29         FDRE                                         r  ipbus/trans/iface/hlen_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ipbus/trans/iface/hlen_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.327    ipbus/trans/iface/hlen[5]
    SLICE_X47Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.282 r  ipbus/trans/iface/trans_out[wdata][21]_INST_0/O
                         net (fo=1, routed)           0.238    -0.044    ipbus/udp_if/ipbus_tx_ram/tx_dia[21]
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.873    -0.782    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.274    -0.508    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.212    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.953%)  route 0.268ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.562    -0.585    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X46Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/Q
                         net (fo=8, routed)           0.268    -0.153    ipbus/udp_if/ipbus_tx_ram/tx_addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.875    -0.780    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.274    -0.506    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.323    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         32.000      29.056     RAMB36_X1Y8      Data_reg/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y7      ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y3      ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y2      ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y4      ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y1      ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y6      ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y3      ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y28     ipbus/trans/iface/wctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y31     ipbus/trans/iface/wctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y31     ipbus/trans/iface/wctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y31     ipbus/trans/iface/wctr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y31     ipbus/trans/iface/wctr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y28     ipbus/trans/iface/wctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y28     ipbus/trans/iface/wctr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y28     ipbus/trans/iface/wctr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y29     ipbus/trans/iface/wctr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X52Y29     ipbus/trans/iface/wctr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X15Y34     Inst_system_clocks/rst_ipb_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X28Y25     ipbus/trans/iface/rxf_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y25     ipbus/trans/iface/rxf_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y24     ipbus/trans/iface/rxf_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y24     ipbus/trans/iface/rxf_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X28Y25     ipbus/trans/iface/rxf_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y25     ipbus/trans/iface/rxf_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y25     ipbus/trans/iface/rxf_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y24     ipbus/trans/iface/rxf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y25     ipbus/trans/iface/rxf_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_200_in
  To Clock:  s_clk_200_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_200_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y22   Inst_system_clocks/buf200/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  s_fb_txclk_in
  To Clock:  s_fb_txclk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_fb_txclk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y19   Inst_system_clocks/BUFG_SYS_CLK_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_phy_clk_in
  To Clock:  s_phy_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_phy_clk_in
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Inst_system_clocks/BUFG_TDC_CLK/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  s_sysclk_x2_in

Setup :            2  Failing Endpoints,  Worst Slack       -0.137ns,  Total Violation       -0.260ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 0.518ns (6.980%)  route 6.903ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 6.494 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.903     6.517    ipbus/udp_if/IPADDR/rst_macclk
    SLICE_X42Y35         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.445     6.494    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X42Y35         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[8]/C
                         clock pessimism              0.492     6.985    
                         clock uncertainty           -0.082     6.903    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524     6.379    ipbus/udp_if/IPADDR/My_IP_addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                          6.379    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.123ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_main/mac_tx_data_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 0.642ns (8.168%)  route 7.218ns (91.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 6.485 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.515     6.128    ipbus/udp_if/tx_main/rst_macclk
    SLICE_X48Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.252 r  ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_3/O
                         net (fo=2, routed)           0.703     6.955    ipbus/udp_if/tx_main/next_mac_tx_data[7]
    SLICE_X43Y22         FDRE                                         r  ipbus/udp_if/tx_main/mac_tx_data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.436     6.485    ipbus/udp_if/tx_main/mac_clk
    SLICE_X43Y22         FDRE                                         r  ipbus/udp_if/tx_main/mac_tx_data_int_reg[7]/C
                         clock pessimism              0.492     6.976    
                         clock uncertainty           -0.082     6.894    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)       -0.062     6.832    ipbus/udp_if/tx_main/mac_tx_data_int_reg[7]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 0.642ns (8.232%)  route 7.156ns (91.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 6.493 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        7.156     6.770    ipbus/udp_if/IPADDR/rst_macclk
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.894 r  ipbus/udp_if/IPADDR/My_IP_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     6.894    ipbus/udp_if/IPADDR/My_IP_addr[15]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.444     6.493    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X40Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/C
                         clock pessimism              0.492     6.984    
                         clock uncertainty           -0.082     6.902    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)        0.029     6.931    ipbus/udp_if/IPADDR/My_IP_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.518ns (7.138%)  route 6.739ns (92.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 6.493 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.739     6.353    ipbus/udp_if/IPADDR/rst_macclk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.444     6.493    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[0]/C
                         clock pessimism              0.492     6.984    
                         clock uncertainty           -0.082     6.902    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     6.473    ipbus/udp_if/IPADDR/My_IP_addr_int_reg[0]
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_int_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.518ns (7.138%)  route 6.739ns (92.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 6.493 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.739     6.353    ipbus/udp_if/IPADDR/rst_macclk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.444     6.493    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[15]/C
                         clock pessimism              0.492     6.984    
                         clock uncertainty           -0.082     6.902    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     6.473    ipbus/udp_if/IPADDR/My_IP_addr_int_reg[15]
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_int_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.518ns (7.138%)  route 6.739ns (92.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 6.493 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.739     6.353    ipbus/udp_if/IPADDR/rst_macclk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.444     6.493    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[16]/C
                         clock pessimism              0.492     6.984    
                         clock uncertainty           -0.082     6.902    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     6.473    ipbus/udp_if/IPADDR/My_IP_addr_int_reg[16]
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_int_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.518ns (7.138%)  route 6.739ns (92.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 6.493 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.739     6.353    ipbus/udp_if/IPADDR/rst_macclk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.444     6.493    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[21]/C
                         clock pessimism              0.492     6.984    
                         clock uncertainty           -0.082     6.902    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     6.473    ipbus/udp_if/IPADDR/My_IP_addr_int_reg[21]
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.518ns (7.138%)  route 6.739ns (92.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 6.493 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.739     6.353    ipbus/udp_if/IPADDR/rst_macclk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.444     6.493    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[29]/C
                         clock pessimism              0.492     6.984    
                         clock uncertainty           -0.082     6.902    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     6.473    ipbus/udp_if/IPADDR/My_IP_addr_int_reg[29]
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_int_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.518ns (7.138%)  route 6.739ns (92.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 6.493 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.739     6.353    ipbus/udp_if/IPADDR/rst_macclk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.444     6.493    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[31]/C
                         clock pessimism              0.492     6.984    
                         clock uncertainty           -0.082     6.902    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     6.473    ipbus/udp_if/IPADDR/My_IP_addr_int_reg[31]
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 0.518ns (7.138%)  route 6.739ns (92.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 6.493 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.562    -0.905    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.739     6.353    ipbus/udp_if/IPADDR/rst_macclk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.444     6.493    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[9]/C
                         clock pessimism              0.492     6.984    
                         clock uncertainty           -0.082     6.902    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     6.473    ipbus/udp_if/IPADDR/My_IP_addr_int_reg[9]
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[110]/D
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.618%)  route 0.215ns (60.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.561    -0.586    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X36Y36         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]/Q
                         net (fo=1, routed)           0.215    -0.230    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[102]
    SLICE_X35Y37         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.829    -0.826    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X35Y37         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[110]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X35Y37         FDSE (Hold_fdse_C_D)         0.066    -0.257    ipbus/udp_if/rx_packet_parser/pkt_data_reg[110]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/payload_len_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/payload/int_data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.596%)  route 0.160ns (41.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.564    -0.583    ipbus/udp_if/payload/mac_clk
    SLICE_X35Y5          FDRE                                         r  ipbus/udp_if/payload/payload_len_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.455 r  ipbus/udp_if/payload/payload_len_reg[5]__0/Q
                         net (fo=1, routed)           0.160    -0.296    ipbus/udp_if/payload/payload_len_reg[5]__0_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I1_O)        0.098    -0.198 r  ipbus/udp_if/payload/int_data_int[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    ipbus/udp_if/payload/int_data_int[5]
    SLICE_X36Y6          FDRE                                         r  ipbus/udp_if/payload/int_data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.834    -0.821    ipbus/udp_if/payload/mac_clk
    SLICE_X36Y6          FDRE                                         r  ipbus/udp_if/payload/int_data_int_reg[5]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.092    -0.226    ipbus/udp_if/payload/int_data_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_mux/rxram_send_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_mux/rxram_dropped_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.927%)  route 0.210ns (53.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.557    -0.590    ipbus/udp_if/rx_ram_mux/mac_clk
    SLICE_X35Y18         FDRE                                         r  ipbus/udp_if/rx_ram_mux/rxram_send_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ipbus/udp_if/rx_ram_mux/rxram_send_sig_reg/Q
                         net (fo=2, routed)           0.210    -0.239    ipbus/udp_if/rx_ram_mux/rxram_send_sig
    SLICE_X37Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  ipbus/udp_if/rx_ram_mux/rxram_dropped_i_1/O
                         net (fo=1, routed)           0.000    -0.194    ipbus/udp_if/rx_ram_mux/rxram_dropped0
    SLICE_X37Y19         FDRE                                         r  ipbus/udp_if/rx_ram_mux/rxram_dropped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.824    -0.831    ipbus/udp_if/rx_ram_mux/mac_clk
    SLICE_X37Y19         FDRE                                         r  ipbus/udp_if/rx_ram_mux/rxram_dropped_reg/C
                         clock pessimism              0.503    -0.328    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.092    -0.236    ipbus/udp_if/rx_ram_mux/rxram_dropped_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.290ns (65.298%)  route 0.154ns (34.702%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.569    -0.578    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr[7]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.098    -0.198 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff[7]_i_2_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.134 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff0[7]
    SLICE_X12Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.833    -0.822    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[7]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134    -0.180    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.336%)  route 0.217ns (60.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.561    -0.586    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X37Y36         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.445 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]/Q
                         net (fo=1, routed)           0.217    -0.228    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[56]
    SLICE_X32Y36         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.829    -0.826    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X32Y36         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[64]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.047    -0.276    ipbus/udp_if/rx_packet_parser/pkt_data_reg[64]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.279ns (66.187%)  route 0.143ns (33.813%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.569    -0.578    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X8Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.272    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr[4]
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.227    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr[4]_i_5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.157 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.157    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[4]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.833    -0.822    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X9Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[4]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__2/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____pkt_mask_reg_s_38/D
                            (rising edge-triggered cell SRLC32E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.565    -0.582    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X15Y37         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__2/Q
                         net (fo=1, routed)           0.110    -0.331    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__2_n_0
    SLICE_X14Y37         SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____pkt_mask_reg_s_38/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.834    -0.821    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X14Y37         SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____pkt_mask_reg_s_38/CLK
                         clock pessimism              0.252    -0.569    
    SLICE_X14Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.386    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____pkt_mask_reg_s_38
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_57/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.528%)  route 0.254ns (66.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.559    -0.588    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X40Y32         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/Q
                         net (fo=1, routed)           0.254    -0.206    ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0_n_0
    SLICE_X34Y31         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_57/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.824    -0.831    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X34Y31         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_57/CLK
                         clock pessimism              0.503    -0.328    
    SLICE_X34Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.266    ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_57
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.330ns (71.721%)  route 0.130ns (28.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.569    -0.578    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/Q
                         net (fo=2, routed)           0.130    -0.320    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr[9]
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.202    -0.118 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff0[10]
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.833    -0.822    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[10]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.134    -0.180    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.256ns (55.636%)  route 0.204ns (44.364%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.569    -0.578    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/Q
                         net (fo=2, routed)           0.204    -0.233    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr[4]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.188 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.188    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff[7]_i_5_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.118 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.118    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff0[4]
    SLICE_X12Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.833    -0.822    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[4]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134    -0.180    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x2_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7      ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3      ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2      ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y4      ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y1      ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6      ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3      ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y3      ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y39     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___pkt_mask_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y39     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____pkt_mask_reg_s_16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y39     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____pkt_mask_reg_s_16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y39     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1_srl8____pkt_mask_reg_s_14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y38     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y38     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl9___pkt_data_reg_r_67/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y33     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_52/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y33     ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___pkt_data_reg_r_52/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y38     ipbus/udp_if/rx_packet_parser/pkt_data_reg[72]__1_srl5___pkt_data_reg_r_63/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y36     ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___pkt_data_reg_r_51/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y42     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[17]__3_srl6____pkt_mask_reg_s_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y42     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]_srl2___pkt_mask_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y42     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y42     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__3_srl4____pkt_mask_reg_s_10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y37      ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_62/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y37      ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___pkt_data_reg_r_60/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y32     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___pkt_data_reg_r_44/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y32     ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y32     ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___pkt_data_reg_r_45/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y37      ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl4___pkt_data_reg_r_62/CLK



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x4_in
  To Clock:  s_sysclk_x4_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x4_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y21   Inst_system_clocks/BUFG_SYS_CLK_x4/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_R_W_PLL
  To Clock:  clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack        9.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.295ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/chip_id_err_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.165ns  (logic 0.890ns (21.370%)  route 3.275ns (78.630%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 22.195 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8.847 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.559     8.847    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/Q
                         net (fo=6, routed)           2.140    11.504    ALPIDE_reader/word_out[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.628 r  ALPIDE_reader/chip_id_err_i_5/O
                         net (fo=1, routed)           0.444    12.072    ALPIDE_reader/chip_id_err_i_5_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.196 f  ALPIDE_reader/chip_id_err_i_2/O
                         net (fo=1, routed)           0.691    12.888    ALPIDE_reader/chip_id_err_i_2_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.012 r  ALPIDE_reader/chip_id_err_i_1/O
                         net (fo=1, routed)           0.000    13.012    ALPIDE_reader/chip_id_err_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  ALPIDE_reader/chip_id_err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.439    22.195    ALPIDE_reader/DCLK
    SLICE_X47Y51         FDCE                                         r  ALPIDE_reader/chip_id_err_reg/C
                         clock pessimism              0.335    22.530    
                         clock uncertainty           -0.253    22.277    
    SLICE_X47Y51         FDCE (Setup_fdce_C_D)        0.029    22.306    ALPIDE_reader/chip_id_err_reg
  -------------------------------------------------------------------
                         required time                         22.306    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  9.295    

Slack (MET) :             10.947ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        2.392ns  (logic 0.518ns (21.656%)  route 1.874ns (78.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8.847 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.559     8.847    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/Q
                         net (fo=6, routed)           1.874    11.239    ALPIDE_reader/word_out[0]
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    ALPIDE_reader/DCLK
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[0]/C
                         clock pessimism              0.335    22.544    
                         clock uncertainty           -0.253    22.291    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)       -0.105    22.186    ALPIDE_reader/data_FIFO_reg[0]
  -------------------------------------------------------------------
                         required time                         22.186    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                 10.947    

Slack (MET) :             11.078ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        2.261ns  (logic 0.518ns (22.907%)  route 1.743ns (77.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8.847 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.559     8.847    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           1.743    11.108    ALPIDE_reader/word_out[1]
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    ALPIDE_reader/DCLK
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[1]/C
                         clock pessimism              0.335    22.544    
                         clock uncertainty           -0.253    22.291    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)       -0.105    22.186    ALPIDE_reader/data_FIFO_reg[1]
  -------------------------------------------------------------------
                         required time                         22.186    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                 11.078    

Slack (MET) :             11.291ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        2.113ns  (logic 0.518ns (24.510%)  route 1.595ns (75.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8.847 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.559     8.847    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y55         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/Q
                         net (fo=6, routed)           1.595    10.960    ALPIDE_reader/word_out[7]
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    ALPIDE_reader/DCLK
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[7]/C
                         clock pessimism              0.335    22.544    
                         clock uncertainty           -0.253    22.291    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)       -0.040    22.251    ALPIDE_reader/data_FIFO_reg[7]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                 11.291    

Slack (MET) :             11.354ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.997ns  (logic 0.518ns (25.935%)  route 1.479ns (74.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8.847 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.559     8.847    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/Q
                         net (fo=6, routed)           1.479    10.844    ALPIDE_reader/word_out[2]
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    ALPIDE_reader/DCLK
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[2]/C
                         clock pessimism              0.335    22.544    
                         clock uncertainty           -0.253    22.291    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)       -0.093    22.198    ALPIDE_reader/data_FIFO_reg[2]
  -------------------------------------------------------------------
                         required time                         22.198    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                 11.354    

Slack (MET) :             11.425ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.957ns  (logic 0.518ns (26.467%)  route 1.439ns (73.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8.847 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.559     8.847    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/Q
                         net (fo=6, routed)           1.439    10.804    ALPIDE_reader/word_out[0]
    SLICE_X51Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    ALPIDE_reader/DCLK
    SLICE_X51Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[8]/C
                         clock pessimism              0.335    22.544    
                         clock uncertainty           -0.253    22.291    
    SLICE_X51Y44         FDRE (Setup_fdre_C_D)       -0.062    22.229    ALPIDE_reader/data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                 11.425    

Slack (MET) :             11.447ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.902ns  (logic 0.518ns (27.234%)  route 1.384ns (72.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8.847 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.559     8.847    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/Q
                         net (fo=6, routed)           1.384    10.749    ALPIDE_reader/word_out[2]
    SLICE_X51Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    ALPIDE_reader/DCLK
    SLICE_X51Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[10]/C
                         clock pessimism              0.335    22.544    
                         clock uncertainty           -0.253    22.291    
    SLICE_X51Y44         FDRE (Setup_fdre_C_D)       -0.095    22.196    ALPIDE_reader/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                 11.447    

Slack (MET) :             11.451ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.978ns  (logic 0.518ns (26.186%)  route 1.460ns (73.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.265ns = ( 8.846 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.558     8.846    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     9.364 r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/Q
                         net (fo=6, routed)           1.460    10.824    ALPIDE_reader/word_out[5]
    SLICE_X50Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    ALPIDE_reader/DCLK
    SLICE_X50Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[5]/C
                         clock pessimism              0.335    22.544    
                         clock uncertainty           -0.253    22.291    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)       -0.016    22.275    ALPIDE_reader/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 11.451    

Slack (MET) :             11.465ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.806%)  route 1.414ns (73.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8.847 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.559     8.847    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/Q
                         net (fo=6, routed)           1.414    10.779    ALPIDE_reader/word_out[0]
    SLICE_X50Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    ALPIDE_reader/DCLK
    SLICE_X50Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[0]/C
                         clock pessimism              0.335    22.544    
                         clock uncertainty           -0.253    22.291    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)       -0.047    22.244    ALPIDE_reader/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 11.465    

Slack (MET) :             11.531ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.871ns  (logic 0.518ns (27.691%)  route 1.353ns (72.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8.847 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380    12.491    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.530 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     7.192    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.288 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.559     8.847    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           1.353    10.717    ALPIDE_reader/word_out[1]
    SLICE_X50Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    ALPIDE_reader/DCLK
    SLICE_X50Y44         FDRE                                         r  ALPIDE_reader/data_reg_reg[1]/C
                         clock pessimism              0.335    22.544    
                         clock uncertainty           -0.253    22.291    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)       -0.043    22.248    ALPIDE_reader/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                 11.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.904ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.289%)  route 0.276ns (62.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.795ns = ( 10.316 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.564    10.316    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164    10.480 r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/Q
                         net (fo=6, routed)           0.276    10.756    ALPIDE_reader/word_out[2]
    SLICE_X56Y45         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X56Y45         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[10]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X56Y45         FDRE (Hold_fdre_C_D)         0.075    -0.147    ALPIDE_reader/data_FIFO_reg[10]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          10.756    
  -------------------------------------------------------------------
                         slack                                 10.904    

Slack (MET) :             10.920ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.950%)  route 0.280ns (63.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.795ns = ( 10.316 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.564    10.316    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y55         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164    10.480 r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/Q
                         net (fo=6, routed)           0.280    10.760    ALPIDE_reader/word_out[7]
    SLICE_X56Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X56Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[23]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.063    -0.159    ALPIDE_reader/data_FIFO_reg[23]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          10.760    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.931ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.954%)  route 0.292ns (64.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.795ns = ( 10.316 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.564    10.316    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164    10.480 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           0.292    10.773    ALPIDE_reader/word_out[1]
    SLICE_X56Y45         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X56Y45         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[9]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X56Y45         FDRE (Hold_fdre_C_D)         0.064    -0.158    ALPIDE_reader/data_FIFO_reg[9]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          10.773    
  -------------------------------------------------------------------
                         slack                                 10.931    

Slack (MET) :             10.943ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.890%)  route 0.306ns (65.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.795ns = ( 10.316 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.564    10.316    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164    10.480 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           0.306    10.786    ALPIDE_reader/word_out[1]
    SLICE_X57Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X57Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[17]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.066    -0.156    ALPIDE_reader/data_FIFO_reg[17]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          10.786    
  -------------------------------------------------------------------
                         slack                                 10.943    

Slack (MET) :             10.945ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.172%)  route 0.302ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164    10.479 r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/Q
                         net (fo=6, routed)           0.302    10.782    ALPIDE_reader/word_out[4]
    SLICE_X56Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X56Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[20]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.059    -0.163    ALPIDE_reader/data_FIFO_reg[20]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          10.782    
  -------------------------------------------------------------------
                         slack                                 10.945    

Slack (MET) :             10.945ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.909%)  route 0.320ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164    10.479 r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/Q
                         net (fo=6, routed)           0.320    10.799    ALPIDE_reader/word_out[6]
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[6]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.076    -0.146    ALPIDE_reader/data_FIFO_reg[6]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          10.799    
  -------------------------------------------------------------------
                         slack                                 10.945    

Slack (MET) :             10.950ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.956%)  route 0.319ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.795ns = ( 10.316 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.564    10.316    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164    10.480 r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/Q
                         net (fo=6, routed)           0.319    10.799    ALPIDE_reader/word_out[3]
    SLICE_X57Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X57Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[19]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.072    -0.150    ALPIDE_reader/data_FIFO_reg[19]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          10.799    
  -------------------------------------------------------------------
                         slack                                 10.950    

Slack (MET) :             10.963ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.348%)  route 0.313ns (65.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164    10.479 r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/Q
                         net (fo=6, routed)           0.313    10.793    ALPIDE_reader/word_out[5]
    SLICE_X56Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X56Y44         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[21]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.052    -0.170    ALPIDE_reader/data_FIFO_reg[21]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          10.793    
  -------------------------------------------------------------------
                         slack                                 10.963    

Slack (MET) :             10.971ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.063%)  route 0.332ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.795ns = ( 10.316 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.564    10.316    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164    10.480 r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/Q
                         net (fo=6, routed)           0.332    10.812    ALPIDE_reader/word_out[0]
    SLICE_X56Y45         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X56Y45         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[8]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X56Y45         FDRE (Hold_fdre_C_D)         0.064    -0.158    ALPIDE_reader/data_FIFO_reg[8]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          10.812    
  -------------------------------------------------------------------
                         slack                                 10.971    

Slack (MET) :             10.974ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.062%)  route 0.348ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.796ns = ( 10.315 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    11.600    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     9.241 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     9.727    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.753 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.563    10.315    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164    10.479 r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/Q
                         net (fo=6, routed)           0.348    10.827    ALPIDE_reader/word_out[4]
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    ALPIDE_reader/DCLK
    SLICE_X51Y46         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[4]/C
                         clock pessimism              0.736    -0.475    
                         clock uncertainty            0.253    -0.222    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.075    -0.147    ALPIDE_reader/data_FIFO_reg[4]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          10.827    
  -------------------------------------------------------------------
                         slack                                 10.974    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_R_W_PLL
  To Clock:  clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack        3.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 CTRL_io
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/idle_err_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.725ns (32.670%)  route 3.555ns (67.330%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            13.000ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 13.000    13.000    
    N15                                               0.000    13.000 f  CTRL_io (INOUT)
                         net (fo=1, unset)            0.000    13.000    ALPIDE_reader/CTRL_IOBUF_inst/IO
    N15                  IBUF (Prop_ibuf_I_O)         1.477    14.477 f  ALPIDE_reader/CTRL_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.770    17.246    ALPIDE_reader/CTRL_IBUF
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.370 r  ALPIDE_reader/idle_err_i_2/O
                         net (fo=1, routed)           0.785    18.155    ALPIDE_reader/idle_err_i_2_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.279 r  ALPIDE_reader/idle_err_i_1/O
                         net (fo=1, routed)           0.000    18.279    ALPIDE_reader/idle_err_i_1_n_0
    SLICE_X45Y49         FDCE                                         r  ALPIDE_reader/idle_err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    ALPIDE_reader/DCLK
    SLICE_X45Y49         FDCE                                         r  ALPIDE_reader/idle_err_reg/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X45Y49         FDCE (Setup_fdce_C_D)        0.031    21.806    ALPIDE_reader/idle_err_reg
  -------------------------------------------------------------------
                         required time                         21.806    
                         arrival time                         -18.279    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             14.387ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addr_s_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.998ns (34.684%)  route 3.762ns (65.316%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.793ns = ( 22.207 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857     5.571    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152     5.723 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267     5.989    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332     6.321 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.638     6.959    addr_s_data[7]_i_1_n_0
    SLICE_X49Y41         FDRE                                         r  addr_s_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.450    22.207    DCLK_o_OBUF
    SLICE_X49Y41         FDRE                                         r  addr_s_data_reg[5]/C
                         clock pessimism              0.000    22.207    
                         clock uncertainty           -0.431    21.776    
    SLICE_X49Y41         FDRE (Setup_fdre_C_R)       -0.429    21.347    addr_s_data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.347    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 14.387    

Slack (MET) :             14.481ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addr_s_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 1.998ns (35.265%)  route 3.667ns (64.735%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857     5.571    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152     5.723 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267     5.989    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332     6.321 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.543     6.864    addr_s_data[7]_i_1_n_0
    SLICE_X48Y39         FDRE                                         r  addr_s_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X48Y39         FDRE                                         r  addr_s_data_reg[7]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X48Y39         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                 14.481    

Slack (MET) :             14.525ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addr_s_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.998ns (35.538%)  route 3.623ns (64.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857     5.571    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152     5.723 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267     5.989    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332     6.321 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.500     6.821    addr_s_data[7]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[2]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 14.525    

Slack (MET) :             14.525ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addr_s_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.998ns (35.538%)  route 3.623ns (64.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857     5.571    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152     5.723 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267     5.989    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332     6.321 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.500     6.821    addr_s_data[7]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[3]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 14.525    

Slack (MET) :             14.525ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addr_s_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.998ns (35.538%)  route 3.623ns (64.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857     5.571    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152     5.723 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267     5.989    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332     6.321 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.500     6.821    addr_s_data[7]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[4]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 14.525    

Slack (MET) :             14.525ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addr_s_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.998ns (35.538%)  route 3.623ns (64.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857     5.571    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152     5.723 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267     5.989    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332     6.321 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.500     6.821    addr_s_data[7]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[6]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 14.525    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/word_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.638ns (28.250%)  route 4.159ns (71.750%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.795ns = ( 22.205 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          3.289     6.003    ALPIDE_reader/rstn
    SLICE_X40Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  ALPIDE_reader/word_in[7]_i_1/O
                         net (fo=8, routed)           0.870     6.997    ALPIDE_reader/word_in0
    SLICE_X47Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.448    22.205    ALPIDE_reader/DCLK
    SLICE_X47Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[2]/C
                         clock pessimism              0.000    22.205    
                         clock uncertainty           -0.431    21.774    
    SLICE_X47Y45         FDRE (Setup_fdre_C_CE)      -0.205    21.569    ALPIDE_reader/word_in_reg[2]
  -------------------------------------------------------------------
                         required time                         21.569    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.580ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/word_in_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 1.638ns (28.305%)  route 4.148ns (71.695%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.798ns = ( 22.202 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          3.289     6.003    ALPIDE_reader/rstn
    SLICE_X40Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  ALPIDE_reader/word_in[7]_i_1/O
                         net (fo=8, routed)           0.858     6.985    ALPIDE_reader/word_in0
    SLICE_X39Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.445    22.202    ALPIDE_reader/DCLK
    SLICE_X39Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[6]/C
                         clock pessimism              0.000    22.202    
                         clock uncertainty           -0.431    21.771    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    21.566    ALPIDE_reader/word_in_reg[6]
  -------------------------------------------------------------------
                         required time                         21.566    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                 14.580    

Slack (MET) :             14.672ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/word_in_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.638ns (28.759%)  route 4.056ns (71.241%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.798ns = ( 22.202 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          3.289     6.003    ALPIDE_reader/rstn
    SLICE_X40Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.127 r  ALPIDE_reader/word_in[7]_i_1/O
                         net (fo=8, routed)           0.767     6.894    ALPIDE_reader/word_in0
    SLICE_X39Y46         FDRE                                         r  ALPIDE_reader/word_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.445    22.202    ALPIDE_reader/DCLK
    SLICE_X39Y46         FDRE                                         r  ALPIDE_reader/word_in_reg[5]/C
                         clock pessimism              0.000    22.202    
                         clock uncertainty           -0.431    21.771    
    SLICE_X39Y46         FDRE (Setup_fdre_C_CE)      -0.205    21.566    ALPIDE_reader/word_in_reg[5]
  -------------------------------------------------------------------
                         required time                         21.566    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                 14.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.314ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            we_s_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.371ns (24.357%)  route 1.152ns (75.643%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.101     1.482    rstn_i_IBUF
    SLICE_X49Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.527 r  we_s_data_i_4/O
                         net (fo=1, routed)           0.051     1.578    we0
    SLICE_X49Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.623 r  we_s_data_i_1/O
                         net (fo=1, routed)           0.000     1.623    we_s_data_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  we_s_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.835    -1.213    DCLK_o_OBUF
    SLICE_X49Y42         FDRE                                         r  we_s_data_reg/C
                         clock pessimism              0.000    -1.213    
                         clock uncertainty            0.431    -0.782    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.091    -0.691    we_s_data_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.329ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FSM_sequential_FIFO_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.326ns (21.157%)  route 1.215ns (78.843%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.215     1.596    rstn_i_IBUF
    SLICE_X51Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.641 r  FSM_sequential_FIFO_state_i_1/O
                         net (fo=1, routed)           0.000     1.641    FSM_sequential_FIFO_state_i_1_n_0
    SLICE_X51Y47         FDRE                                         r  FSM_sequential_FIFO_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X51Y47         FDRE                                         r  FSM_sequential_FIFO_state_reg/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.091    -0.688    FSM_sequential_FIFO_state_reg
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.333ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/powered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.326ns (20.766%)  route 1.244ns (79.234%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.244     1.625    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.670 r  ALPIDE_reader/powered_i_1/O
                         net (fo=1, routed)           0.000     1.670    ALPIDE_reader/powered_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  ALPIDE_reader/powered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.834    -1.214    ALPIDE_reader/DCLK
    SLICE_X42Y48         FDRE                                         r  ALPIDE_reader/powered_reg/C
                         clock pessimism              0.000    -1.214    
                         clock uncertainty            0.431    -0.783    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.663    ALPIDE_reader/powered_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.360ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.416ns (26.470%)  route 1.156ns (73.530%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.954     1.335    rstn_i_IBUF
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.380 r  addr_s_data[9]_i_6/O
                         net (fo=2, routed)           0.064     1.444    addr_s_data[9]_i_6_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.489 r  FIFO_rd_en_i_5/O
                         net (fo=1, routed)           0.138     1.627    rd_en0
    SLICE_X51Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.672 r  FIFO_rd_en_i_1/O
                         net (fo=1, routed)           0.000     1.672    FIFO_rd_en_i_1_n_0
    SLICE_X51Y43         FDRE                                         r  FIFO_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    DCLK_o_OBUF
    SLICE_X51Y43         FDRE                                         r  FIFO_rd_en_reg/C
                         clock pessimism              0.000    -1.211    
                         clock uncertainty            0.431    -0.780    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.091    -0.689    FIFO_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.413ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/re_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.371ns (22.490%)  route 1.279ns (77.510%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.168     1.549    ALPIDE_reader/rstn
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.594 r  ALPIDE_reader/re_i_4/O
                         net (fo=1, routed)           0.110     1.705    ALPIDE_reader/re0
    SLICE_X46Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  ALPIDE_reader/re_i_1/O
                         net (fo=1, routed)           0.000     1.750    ALPIDE_reader/re_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  ALPIDE_reader/re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.831    -1.216    ALPIDE_reader/DCLK
    SLICE_X46Y53         FDRE                                         r  ALPIDE_reader/re_reg/C
                         clock pessimism              0.000    -1.216    
                         clock uncertainty            0.431    -0.785    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.121    -0.664    ALPIDE_reader/re_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_mem_readable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.371ns (21.217%)  route 1.378ns (78.783%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 f  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.227     1.608    rstn_i_IBUF
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.653 r  ALPIDE_mem_readable_i_3/O
                         net (fo=1, routed)           0.151     1.804    ALPIDE_mem_readable_i_3_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  ALPIDE_mem_readable_i_1/O
                         net (fo=1, routed)           0.000     1.849    ALPIDE_mem_readable_i_1_n_0
    SLICE_X48Y42         FDRE                                         r  ALPIDE_mem_readable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.835    -1.213    DCLK_o_OBUF
    SLICE_X48Y42         FDRE                                         r  ALPIDE_mem_readable_reg/C
                         clock pessimism              0.000    -1.213    
                         clock uncertainty            0.431    -0.782    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.091    -0.691    ALPIDE_mem_readable_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/slave_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.326ns (20.031%)  route 1.302ns (79.969%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.116     1.497    ALPIDE_reader/rstn
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.542 r  ALPIDE_reader/slave_cnt[5]_i_2/O
                         net (fo=9, routed)           0.186     1.728    ALPIDE_reader/slave_cnt0
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.831    -1.216    ALPIDE_reader/DCLK
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[3]/C
                         clock pessimism              0.000    -1.216    
                         clock uncertainty            0.431    -0.785    
    SLICE_X44Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.824    ALPIDE_reader/slave_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/slave_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.326ns (20.031%)  route 1.302ns (79.969%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.116     1.497    ALPIDE_reader/rstn
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.542 r  ALPIDE_reader/slave_cnt[5]_i_2/O
                         net (fo=9, routed)           0.186     1.728    ALPIDE_reader/slave_cnt0
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.831    -1.216    ALPIDE_reader/DCLK
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[4]/C
                         clock pessimism              0.000    -1.216    
                         clock uncertainty            0.431    -0.785    
    SLICE_X44Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.824    ALPIDE_reader/slave_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/slave_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.326ns (20.031%)  route 1.302ns (79.969%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.116     1.497    ALPIDE_reader/rstn
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.542 r  ALPIDE_reader/slave_cnt[5]_i_2/O
                         net (fo=9, routed)           0.186     1.728    ALPIDE_reader/slave_cnt0
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.831    -1.216    ALPIDE_reader/DCLK
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[5]/C
                         clock pessimism              0.000    -1.216    
                         clock uncertainty            0.431    -0.785    
    SLICE_X44Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.824    ALPIDE_reader/slave_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.559ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_wr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.371ns (20.690%)  route 1.422ns (79.310%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.270     1.651    ALPIDE_reader/rstn
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.696 r  ALPIDE_reader/FSM_sequential_wr_state[1]_i_2/O
                         net (fo=2, routed)           0.152     1.848    ALPIDE_reader/wr_state0
    SLICE_X38Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.893 r  ALPIDE_reader/FSM_sequential_wr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    ALPIDE_reader/FSM_sequential_wr_state[1]_i_1_n_0
    SLICE_X38Y51         FDRE                                         r  ALPIDE_reader/FSM_sequential_wr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.830    -1.217    ALPIDE_reader/DCLK
    SLICE_X38Y51         FDRE                                         r  ALPIDE_reader/FSM_sequential_wr_state_reg[1]/C
                         clock pessimism              0.000    -1.217    
                         clock uncertainty            0.431    -0.786    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.120    -0.666    ALPIDE_reader/FSM_sequential_wr_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  2.559    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_R_W_PLL
  To Clock:  clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack        3.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            addr_s_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.759ns  (logic 1.998ns (34.684%)  route 3.762ns (65.316%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.793ns = ( 22.207 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857    16.682    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152    16.834 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267    17.100    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332    17.432 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.638    18.070    addr_s_data[7]_i_1_n_0
    SLICE_X49Y41         FDRE                                         r  addr_s_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.450    22.207    DCLK_o_OBUF
    SLICE_X49Y41         FDRE                                         r  addr_s_data_reg[5]/C
                         clock pessimism              0.000    22.207    
                         clock uncertainty           -0.431    21.776    
    SLICE_X49Y41         FDRE (Setup_fdre_C_R)       -0.429    21.347    addr_s_data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.347    
                         arrival time                         -18.070    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            addr_s_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.664ns  (logic 1.998ns (35.265%)  route 3.667ns (64.735%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857    16.682    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152    16.834 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267    17.100    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332    17.432 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.543    17.975    addr_s_data[7]_i_1_n_0
    SLICE_X48Y39         FDRE                                         r  addr_s_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X48Y39         FDRE                                         r  addr_s_data_reg[7]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X48Y39         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                         -17.975    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            addr_s_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.621ns  (logic 1.998ns (35.538%)  route 3.623ns (64.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857    16.682    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152    16.834 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267    17.100    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332    17.432 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.500    17.932    addr_s_data[7]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[2]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                         -17.932    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            addr_s_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.621ns  (logic 1.998ns (35.538%)  route 3.623ns (64.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857    16.682    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152    16.834 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267    17.100    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332    17.432 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.500    17.932    addr_s_data[7]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[3]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                         -17.932    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            addr_s_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.621ns  (logic 1.998ns (35.538%)  route 3.623ns (64.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857    16.682    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152    16.834 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267    17.100    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332    17.432 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.500    17.932    addr_s_data[7]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[4]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                         -17.932    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            addr_s_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.621ns  (logic 1.998ns (35.538%)  route 3.623ns (64.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.857    16.682    rstn_i_IBUF
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.152    16.834 f  addr_s_data[7]_i_3/O
                         net (fo=1, routed)           0.267    17.100    addr_s_data[7]_i_3_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.332    17.432 r  addr_s_data[7]_i_1/O
                         net (fo=6, routed)           0.500    17.932    addr_s_data[7]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    DCLK_o_OBUF
    SLICE_X49Y40         FDRE                                         r  addr_s_data_reg[6]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X49Y40         FDRE (Setup_fdre_C_R)       -0.429    21.346    addr_s_data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                         -17.932    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/word_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.797ns  (logic 1.638ns (28.250%)  route 4.159ns (71.750%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.795ns = ( 22.205 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          3.289    17.114    ALPIDE_reader/rstn
    SLICE_X40Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.238 r  ALPIDE_reader/word_in[7]_i_1/O
                         net (fo=8, routed)           0.870    18.108    ALPIDE_reader/word_in0
    SLICE_X47Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.448    22.205    ALPIDE_reader/DCLK
    SLICE_X47Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[2]/C
                         clock pessimism              0.000    22.205    
                         clock uncertainty           -0.431    21.774    
    SLICE_X47Y45         FDRE (Setup_fdre_C_CE)      -0.205    21.569    ALPIDE_reader/word_in_reg[2]
  -------------------------------------------------------------------
                         required time                         21.569    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/word_in_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.785ns  (logic 1.638ns (28.305%)  route 4.148ns (71.695%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.798ns = ( 22.202 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          3.289    17.114    ALPIDE_reader/rstn
    SLICE_X40Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.238 r  ALPIDE_reader/word_in[7]_i_1/O
                         net (fo=8, routed)           0.858    18.096    ALPIDE_reader/word_in0
    SLICE_X39Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.445    22.202    ALPIDE_reader/DCLK
    SLICE_X39Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[6]/C
                         clock pessimism              0.000    22.202    
                         clock uncertainty           -0.431    21.771    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    21.566    ALPIDE_reader/word_in_reg[6]
  -------------------------------------------------------------------
                         required time                         21.566    
                         arrival time                         -18.096    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/word_in_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.694ns  (logic 1.638ns (28.759%)  route 4.056ns (71.241%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.798ns = ( 22.202 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          3.289    17.114    ALPIDE_reader/rstn
    SLICE_X40Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.238 r  ALPIDE_reader/word_in[7]_i_1/O
                         net (fo=8, routed)           0.767    18.005    ALPIDE_reader/word_in0
    SLICE_X39Y46         FDRE                                         r  ALPIDE_reader/word_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.445    22.202    ALPIDE_reader/DCLK
    SLICE_X39Y46         FDRE                                         r  ALPIDE_reader/word_in_reg[5]/C
                         clock pessimism              0.000    22.202    
                         clock uncertainty           -0.431    21.771    
    SLICE_X39Y46         FDRE (Setup_fdre_C_CE)      -0.205    21.566    ALPIDE_reader/word_in_reg[5]
  -------------------------------------------------------------------
                         required time                         21.566    
                         arrival time                         -18.005    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/word_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        5.649ns  (logic 1.638ns (28.991%)  route 4.011ns (71.009%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.796ns = ( 22.204 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          3.289    17.114    ALPIDE_reader/rstn
    SLICE_X40Y51         LUT5 (Prop_lut5_I0_O)        0.124    17.238 r  ALPIDE_reader/word_in[7]_i_1/O
                         net (fo=8, routed)           0.722    17.960    ALPIDE_reader/word_in0
    SLICE_X43Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.447    22.204    ALPIDE_reader/DCLK
    SLICE_X43Y45         FDRE                                         r  ALPIDE_reader/word_in_reg[3]/C
                         clock pessimism              0.000    22.204    
                         clock uncertainty           -0.431    21.773    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.205    21.568    ALPIDE_reader/word_in_reg[3]
  -------------------------------------------------------------------
                         required time                         21.568    
                         arrival time                         -17.960    
  -------------------------------------------------------------------
                         slack                                  3.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.425ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            we_s_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.523ns  (logic 0.371ns (24.357%)  route 1.152ns (75.643%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.101    12.593    rstn_i_IBUF
    SLICE_X49Y42         LUT6 (Prop_lut6_I4_O)        0.045    12.638 r  we_s_data_i_4/O
                         net (fo=1, routed)           0.051    12.689    we0
    SLICE_X49Y42         LUT6 (Prop_lut6_I4_O)        0.045    12.734 r  we_s_data_i_1/O
                         net (fo=1, routed)           0.000    12.734    we_s_data_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  we_s_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.835    -1.213    DCLK_o_OBUF
    SLICE_X49Y42         FDRE                                         r  we_s_data_reg/C
                         clock pessimism              0.000    -1.213    
                         clock uncertainty            0.431    -0.782    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.091    -0.691    we_s_data_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          12.734    
  -------------------------------------------------------------------
                         slack                                 13.425    

Slack (MET) :             13.440ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            FSM_sequential_FIFO_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.541ns  (logic 0.326ns (21.157%)  route 1.215ns (78.843%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.215    12.707    rstn_i_IBUF
    SLICE_X51Y47         LUT5 (Prop_lut5_I3_O)        0.045    12.752 r  FSM_sequential_FIFO_state_i_1/O
                         net (fo=1, routed)           0.000    12.752    FSM_sequential_FIFO_state_i_1_n_0
    SLICE_X51Y47         FDRE                                         r  FSM_sequential_FIFO_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X51Y47         FDRE                                         r  FSM_sequential_FIFO_state_reg/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.091    -0.688    FSM_sequential_FIFO_state_reg
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          12.752    
  -------------------------------------------------------------------
                         slack                                 13.440    

Slack (MET) :             13.444ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/powered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.570ns  (logic 0.326ns (20.766%)  route 1.244ns (79.234%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.244    12.736    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.045    12.781 r  ALPIDE_reader/powered_i_1/O
                         net (fo=1, routed)           0.000    12.781    ALPIDE_reader/powered_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  ALPIDE_reader/powered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.834    -1.214    ALPIDE_reader/DCLK
    SLICE_X42Y48         FDRE                                         r  ALPIDE_reader/powered_reg/C
                         clock pessimism              0.000    -1.214    
                         clock uncertainty            0.431    -0.783    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.663    ALPIDE_reader/powered_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          12.781    
  -------------------------------------------------------------------
                         slack                                 13.444    

Slack (MET) :             13.471ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            FIFO_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.572ns  (logic 0.416ns (26.470%)  route 1.156ns (73.530%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.954    12.446    rstn_i_IBUF
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.045    12.491 r  addr_s_data[9]_i_6/O
                         net (fo=2, routed)           0.064    12.555    addr_s_data[9]_i_6_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.045    12.600 r  FIFO_rd_en_i_5/O
                         net (fo=1, routed)           0.138    12.738    rd_en0
    SLICE_X51Y43         LUT6 (Prop_lut6_I4_O)        0.045    12.783 r  FIFO_rd_en_i_1/O
                         net (fo=1, routed)           0.000    12.783    FIFO_rd_en_i_1_n_0
    SLICE_X51Y43         FDRE                                         r  FIFO_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    DCLK_o_OBUF
    SLICE_X51Y43         FDRE                                         r  FIFO_rd_en_reg/C
                         clock pessimism              0.000    -1.211    
                         clock uncertainty            0.431    -0.780    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.091    -0.689    FIFO_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          12.783    
  -------------------------------------------------------------------
                         slack                                 13.471    

Slack (MET) :             13.524ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/re_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.650ns  (logic 0.371ns (22.491%)  route 1.279ns (77.510%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.168    12.660    ALPIDE_reader/rstn
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.045    12.705 r  ALPIDE_reader/re_i_4/O
                         net (fo=1, routed)           0.110    12.816    ALPIDE_reader/re0
    SLICE_X46Y53         LUT6 (Prop_lut6_I4_O)        0.045    12.861 r  ALPIDE_reader/re_i_1/O
                         net (fo=1, routed)           0.000    12.861    ALPIDE_reader/re_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  ALPIDE_reader/re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.831    -1.216    ALPIDE_reader/DCLK
    SLICE_X46Y53         FDRE                                         r  ALPIDE_reader/re_reg/C
                         clock pessimism              0.000    -1.216    
                         clock uncertainty            0.431    -0.785    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.121    -0.664    ALPIDE_reader/re_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          12.861    
  -------------------------------------------------------------------
                         slack                                 13.524    

Slack (MET) :             13.650ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_mem_readable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.749ns  (logic 0.371ns (21.217%)  route 1.378ns (78.783%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 f  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 f  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.227    12.719    rstn_i_IBUF
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.045    12.764 r  ALPIDE_mem_readable_i_3/O
                         net (fo=1, routed)           0.151    12.915    ALPIDE_mem_readable_i_3_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.045    12.960 r  ALPIDE_mem_readable_i_1/O
                         net (fo=1, routed)           0.000    12.960    ALPIDE_mem_readable_i_1_n_0
    SLICE_X48Y42         FDRE                                         r  ALPIDE_mem_readable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.835    -1.213    DCLK_o_OBUF
    SLICE_X48Y42         FDRE                                         r  ALPIDE_mem_readable_reg/C
                         clock pessimism              0.000    -1.213    
                         clock uncertainty            0.431    -0.782    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.091    -0.691    ALPIDE_mem_readable_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          12.960    
  -------------------------------------------------------------------
                         slack                                 13.650    

Slack (MET) :             13.662ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/slave_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.628ns  (logic 0.326ns (20.031%)  route 1.302ns (79.969%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.116    12.608    ALPIDE_reader/rstn
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.045    12.653 r  ALPIDE_reader/slave_cnt[5]_i_2/O
                         net (fo=9, routed)           0.186    12.839    ALPIDE_reader/slave_cnt0
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.831    -1.216    ALPIDE_reader/DCLK
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[3]/C
                         clock pessimism              0.000    -1.216    
                         clock uncertainty            0.431    -0.785    
    SLICE_X44Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.824    ALPIDE_reader/slave_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          12.839    
  -------------------------------------------------------------------
                         slack                                 13.662    

Slack (MET) :             13.662ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/slave_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.628ns  (logic 0.326ns (20.031%)  route 1.302ns (79.969%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.116    12.608    ALPIDE_reader/rstn
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.045    12.653 r  ALPIDE_reader/slave_cnt[5]_i_2/O
                         net (fo=9, routed)           0.186    12.839    ALPIDE_reader/slave_cnt0
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.831    -1.216    ALPIDE_reader/DCLK
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[4]/C
                         clock pessimism              0.000    -1.216    
                         clock uncertainty            0.431    -0.785    
    SLICE_X44Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.824    ALPIDE_reader/slave_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          12.839    
  -------------------------------------------------------------------
                         slack                                 13.662    

Slack (MET) :             13.662ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/slave_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.628ns  (logic 0.326ns (20.031%)  route 1.302ns (79.969%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.116    12.608    ALPIDE_reader/rstn
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.045    12.653 r  ALPIDE_reader/slave_cnt[5]_i_2/O
                         net (fo=9, routed)           0.186    12.839    ALPIDE_reader/slave_cnt0
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.831    -1.216    ALPIDE_reader/DCLK
    SLICE_X44Y56         FDRE                                         r  ALPIDE_reader/slave_cnt_reg[5]/C
                         clock pessimism              0.000    -1.216    
                         clock uncertainty            0.431    -0.785    
    SLICE_X44Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.824    ALPIDE_reader/slave_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          12.839    
  -------------------------------------------------------------------
                         slack                                 13.662    

Slack (MET) :             13.670ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_wr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.793ns  (logic 0.371ns (20.690%)  route 1.422ns (79.310%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.270    12.762    ALPIDE_reader/rstn
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.045    12.807 r  ALPIDE_reader/FSM_sequential_wr_state[1]_i_2/O
                         net (fo=2, routed)           0.152    12.959    ALPIDE_reader/wr_state0
    SLICE_X38Y51         LUT4 (Prop_lut4_I2_O)        0.045    13.004 r  ALPIDE_reader/FSM_sequential_wr_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.004    ALPIDE_reader/FSM_sequential_wr_state[1]_i_1_n_0
    SLICE_X38Y51         FDRE                                         r  ALPIDE_reader/FSM_sequential_wr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.830    -1.217    ALPIDE_reader/DCLK
    SLICE_X38Y51         FDRE                                         r  ALPIDE_reader/FSM_sequential_wr_state_reg[1]/C
                         clock pessimism              0.000    -1.217    
                         clock uncertainty            0.431    -0.786    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.120    -0.666    ALPIDE_reader/FSM_sequential_wr_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          13.004    
  -------------------------------------------------------------------
                         slack                                 13.670    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_R_W_PLL
  To Clock:  clk_out2_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack        8.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.864ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.642ns (34.982%)  route 1.193ns (65.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 8.307 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.555    -2.268    ALPIDE_reader/DCLK
    SLICE_X46Y53         FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.750 f  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           1.193    -0.557    ALPIDE_reader/Read_FSM/strt
    SLICE_X48Y57         LUT4 (Prop_lut4_I0_O)        0.124    -0.433 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.433    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X48Y57         FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440     8.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.335     8.642    
                         clock uncertainty           -0.253     8.389    
    SLICE_X48Y57         FDPE (Setup_fdpe_C_D)        0.031     8.420    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             9.066ns  (required time - arrival time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.642ns (39.614%)  route 0.979ns (60.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 8.307 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.555    -2.268    ALPIDE_reader/DCLK
    SLICE_X46Y53         FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.750 r  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.979    -0.772    ALPIDE_reader/Read_FSM/strt
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.124    -0.648 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.648    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440     8.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.335     8.642    
                         clock uncertainty           -0.253     8.389    
    SLICE_X48Y57         FDCE (Setup_fdce_C_D)        0.029     8.418    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  9.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.864ns  (arrival time - required time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.829%)  route 0.428ns (67.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    25.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    23.130 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    23.616    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    23.642 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.562    24.203    ALPIDE_reader/DCLK
    SLICE_X46Y53         FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164    24.367 r  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.428    24.795    ALPIDE_reader/Read_FSM/strt
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.045    24.840 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000    24.840    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.736    10.632    
                         clock uncertainty            0.253    10.885    
    SLICE_X48Y57         FDCE (Hold_fdce_C_D)         0.091    10.976    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.976    
                         arrival time                          24.840    
  -------------------------------------------------------------------
                         slack                                 13.864    

Slack (MET) :             13.940ns  (arrival time - required time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.302%)  route 0.504ns (70.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 24.203 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489    25.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    23.130 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    23.616    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    23.642 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.562    24.203    ALPIDE_reader/DCLK
    SLICE_X46Y53         FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164    24.367 f  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.504    24.872    ALPIDE_reader/Read_FSM/strt
    SLICE_X48Y57         LUT4 (Prop_lut4_I0_O)        0.045    24.917 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000    24.917    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X48Y57         FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.736    10.632    
                         clock uncertainty            0.253    10.885    
    SLICE_X48Y57         FDPE (Hold_fdpe_C_D)         0.092    10.977    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.977    
                         arrival time                          24.917    
  -------------------------------------------------------------------
                         slack                                 13.940    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_R_W_PLL
  To Clock:  clk_out2_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.638ns (39.051%)  route 2.556ns (60.949%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 8.306 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959     5.393    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439     8.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[13]/C
                         clock pessimism              0.000     8.306    
                         clock uncertainty           -0.431     7.875    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429     7.446    ALPIDE_reader/Read_FSM/word_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.638ns (39.051%)  route 2.556ns (60.949%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 8.306 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959     5.393    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439     8.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                         clock pessimism              0.000     8.306    
                         clock uncertainty           -0.431     7.875    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429     7.446    ALPIDE_reader/Read_FSM/word_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.638ns (39.051%)  route 2.556ns (60.949%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 8.306 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959     5.393    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439     8.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[15]/C
                         clock pessimism              0.000     8.306    
                         clock uncertainty           -0.431     7.875    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429     7.446    ALPIDE_reader/Read_FSM/word_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.638ns (39.051%)  route 2.556ns (60.949%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 8.306 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959     5.393    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439     8.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/C
                         clock pessimism              0.000     8.306    
                         clock uncertainty           -0.431     7.875    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429     7.446    ALPIDE_reader/Read_FSM/word_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.446    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.638ns (39.619%)  route 2.496ns (60.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 8.304 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899     5.333    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437     8.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.431     7.873    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429     7.444    ALPIDE_reader/Read_FSM/word_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.638ns (39.619%)  route 2.496ns (60.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 8.304 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899     5.333    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437     8.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.431     7.873    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429     7.444    ALPIDE_reader/Read_FSM/word_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.638ns (39.619%)  route 2.496ns (60.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 8.304 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899     5.333    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437     8.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.431     7.873    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429     7.444    ALPIDE_reader/Read_FSM/word_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.638ns (39.619%)  route 2.496ns (60.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 8.304 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899     5.333    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437     8.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.431     7.873    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429     7.444    ALPIDE_reader/Read_FSM/word_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.638ns (39.904%)  route 2.466ns (60.096%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.808ns = ( 8.303 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.869     5.304    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.436     8.303    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/C
                         clock pessimism              0.000     8.303    
                         clock uncertainty           -0.431     7.872    
    SLICE_X57Y66         FDRE (Setup_fdre_C_R)       -0.429     7.443    ALPIDE_reader/Read_FSM/word_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.638ns (39.904%)  route 2.466ns (60.096%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.808ns = ( 8.303 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597     4.310    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.434 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.869     5.304    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.436     8.303    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/C
                         clock pessimism              0.000     8.303    
                         clock uncertainty           -0.431     7.872    
    SLICE_X57Y66         FDRE (Setup_fdre_C_R)       -0.429     7.443    ALPIDE_reader/Read_FSM/word_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  2.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.804ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.125ns  (logic 0.326ns (28.988%)  route 0.799ns (71.012%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.799    26.180    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.045    26.225 r  ALPIDE_reader/Read_FSM/word_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    26.225    ALPIDE_reader/Read_FSM/word_cnt[0]_i_1_n_0
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.092    10.420    ALPIDE_reader/Read_FSM/word_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.420    
                         arrival time                          26.225    
  -------------------------------------------------------------------
                         slack                                 15.804    

Slack (MET) :             15.833ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.183ns  (logic 0.371ns (31.367%)  route 0.812ns (68.633%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    26.032    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    26.077 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.161    26.238    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.045    26.283 r  ALPIDE_reader/Read_FSM/word[6]_i_1/O
                         net (fo=1, routed)           0.000    26.283    ALPIDE_reader/Read_FSM/word[6]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121    10.449    ALPIDE_reader/Read_FSM/word_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.449    
                         arrival time                          26.283    
  -------------------------------------------------------------------
                         slack                                 15.833    

Slack (MET) :             15.835ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.185ns  (logic 0.371ns (31.314%)  route 0.814ns (68.686%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    26.032    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    26.077 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.163    26.240    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.045    26.285 r  ALPIDE_reader/Read_FSM/word[4]_i_1/O
                         net (fo=1, routed)           0.000    26.285    ALPIDE_reader/Read_FSM/word[4]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[4]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121    10.449    ALPIDE_reader/Read_FSM/word_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.449    
                         arrival time                          26.285    
  -------------------------------------------------------------------
                         slack                                 15.835    

Slack (MET) :             15.835ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.185ns  (logic 0.371ns (31.314%)  route 0.814ns (68.686%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    26.032    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    26.077 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.163    26.240    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.045    26.285 r  ALPIDE_reader/Read_FSM/word[5]_i_1/O
                         net (fo=1, routed)           0.000    26.285    ALPIDE_reader/Read_FSM/word[5]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[5]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121    10.449    ALPIDE_reader/Read_FSM/word_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.449    
                         arrival time                          26.285    
  -------------------------------------------------------------------
                         slack                                 15.835    

Slack (MET) :             15.838ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.187ns  (logic 0.371ns (31.261%)  route 0.816ns (68.739%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    26.032    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    26.077 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.165    26.242    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.045    26.287 r  ALPIDE_reader/Read_FSM/word[2]_i_1/O
                         net (fo=1, routed)           0.000    26.287    ALPIDE_reader/Read_FSM/word[2]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[2]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.120    10.448    ALPIDE_reader/Read_FSM/word_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.448    
                         arrival time                          26.287    
  -------------------------------------------------------------------
                         slack                                 15.838    

Slack (MET) :             15.881ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.200ns  (logic 0.371ns (30.919%)  route 0.829ns (69.081%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    26.032    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    26.077 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.178    26.255    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.045    26.300 r  ALPIDE_reader/Read_FSM/word[1]_i_1/O
                         net (fo=1, routed)           0.000    26.300    ALPIDE_reader/Read_FSM/word[1]_i_1_n_0
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[1]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.091    10.419    ALPIDE_reader/Read_FSM/word_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.419    
                         arrival time                          26.300    
  -------------------------------------------------------------------
                         slack                                 15.881    

Slack (MET) :             15.942ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.263ns  (logic 0.371ns (29.375%)  route 0.892ns (70.625%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 9.898 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    26.032    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    26.077 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.241    26.318    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.045    26.363 r  ALPIDE_reader/Read_FSM/word[0]_i_1/O
                         net (fo=1, routed)           0.000    26.363    ALPIDE_reader/Read_FSM/word[0]_i_1_n_0
    SLICE_X55Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.834     9.898    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/C
                         clock pessimism              0.000     9.898    
                         clock uncertainty            0.431    10.329    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.092    10.421    ALPIDE_reader/Read_FSM/word_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.421    
                         arrival time                          26.363    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.262ns  (logic 0.371ns (29.398%)  route 0.891ns (70.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 9.898 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    26.032    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    26.077 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.240    26.317    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.045    26.362 r  ALPIDE_reader/Read_FSM/word[3]_i_1/O
                         net (fo=1, routed)           0.000    26.362    ALPIDE_reader/Read_FSM/word[3]_i_1_n_0
    SLICE_X55Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.834     9.898    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[3]/C
                         clock pessimism              0.000     9.898    
                         clock uncertainty            0.431    10.329    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.091    10.420    ALPIDE_reader/Read_FSM/word_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.420    
                         arrival time                          26.362    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.970ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.182ns  (logic 0.326ns (27.584%)  route 0.856ns (72.416%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.716    26.097    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y57         LUT3 (Prop_lut3_I0_O)        0.045    26.142 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.140    26.282    ALPIDE_reader/Read_FSM/word_buff0
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y57         FDRE (Hold_fdre_C_CE)       -0.016    10.312    ALPIDE_reader/Read_FSM/word_buff_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.312    
                         arrival time                          26.282    
  -------------------------------------------------------------------
                         slack                                 15.970    

Slack (MET) :             15.970ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.182ns  (logic 0.326ns (27.584%)  route 0.856ns (72.416%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.716    26.097    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y57         LUT3 (Prop_lut3_I0_O)        0.045    26.142 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.140    26.282    ALPIDE_reader/Read_FSM/word_buff0
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y57         FDRE (Hold_fdre_C_CE)       -0.016    10.312    ALPIDE_reader/Read_FSM/word_buff_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.312    
                         arrival time                          26.282    
  -------------------------------------------------------------------
                         slack                                 15.970    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_R_W_PLL
  To Clock:  clk_out2_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       15.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.193ns  (logic 1.638ns (39.051%)  route 2.556ns (60.949%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 33.306 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959    16.504    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439    33.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[13]/C
                         clock pessimism              0.000    33.306    
                         clock uncertainty           -0.431    32.875    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    32.446    ALPIDE_reader/Read_FSM/word_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         32.446    
                         arrival time                         -16.504    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.193ns  (logic 1.638ns (39.051%)  route 2.556ns (60.949%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 33.306 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959    16.504    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439    33.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[14]/C
                         clock pessimism              0.000    33.306    
                         clock uncertainty           -0.431    32.875    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    32.446    ALPIDE_reader/Read_FSM/word_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         32.446    
                         arrival time                         -16.504    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.193ns  (logic 1.638ns (39.051%)  route 2.556ns (60.949%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 33.306 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959    16.504    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439    33.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[15]/C
                         clock pessimism              0.000    33.306    
                         clock uncertainty           -0.431    32.875    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    32.446    ALPIDE_reader/Read_FSM/word_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         32.446    
                         arrival time                         -16.504    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             15.942ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.193ns  (logic 1.638ns (39.051%)  route 2.556ns (60.949%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 33.306 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.959    16.504    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.439    33.306    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y62         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/C
                         clock pessimism              0.000    33.306    
                         clock uncertainty           -0.431    32.875    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    32.446    ALPIDE_reader/Read_FSM/word_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         32.446    
                         arrival time                         -16.504    
  -------------------------------------------------------------------
                         slack                                 15.942    

Slack (MET) :             16.000ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.133ns  (logic 1.638ns (39.619%)  route 2.496ns (60.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 33.304 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899    16.444    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437    33.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/C
                         clock pessimism              0.000    33.304    
                         clock uncertainty           -0.431    32.873    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    32.444    ALPIDE_reader/Read_FSM/word_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                 16.000    

Slack (MET) :             16.000ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.133ns  (logic 1.638ns (39.619%)  route 2.496ns (60.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 33.304 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899    16.444    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437    33.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/C
                         clock pessimism              0.000    33.304    
                         clock uncertainty           -0.431    32.873    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    32.444    ALPIDE_reader/Read_FSM/word_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                 16.000    

Slack (MET) :             16.000ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.133ns  (logic 1.638ns (39.619%)  route 2.496ns (60.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 33.304 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899    16.444    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437    33.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/C
                         clock pessimism              0.000    33.304    
                         clock uncertainty           -0.431    32.873    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    32.444    ALPIDE_reader/Read_FSM/word_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                 16.000    

Slack (MET) :             16.000ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.133ns  (logic 1.638ns (39.619%)  route 2.496ns (60.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 33.304 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.899    16.444    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.437    33.304    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y65         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
                         clock pessimism              0.000    33.304    
                         clock uncertainty           -0.431    32.873    
    SLICE_X57Y65         FDRE (Setup_fdre_C_R)       -0.429    32.444    ALPIDE_reader/Read_FSM/word_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                 16.000    

Slack (MET) :             16.028ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.104ns  (logic 1.638ns (39.904%)  route 2.466ns (60.096%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.808ns = ( 33.303 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.869    16.415    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.436    33.303    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/C
                         clock pessimism              0.000    33.303    
                         clock uncertainty           -0.431    32.872    
    SLICE_X57Y66         FDRE (Setup_fdre_C_R)       -0.429    32.443    ALPIDE_reader/Read_FSM/word_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         32.443    
                         arrival time                         -16.415    
  -------------------------------------------------------------------
                         slack                                 16.028    

Slack (MET) :             16.028ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.104ns  (logic 1.638ns (39.904%)  route 2.466ns (60.096%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.808ns = ( 33.303 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.597    15.421    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y59         LUT3 (Prop_lut3_I1_O)        0.124    15.545 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.869    16.415    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.436    33.303    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y66         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/C
                         clock pessimism              0.000    33.303    
                         clock uncertainty           -0.431    32.872    
    SLICE_X57Y66         FDRE (Setup_fdre_C_R)       -0.429    32.443    ALPIDE_reader/Read_FSM/word_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         32.443    
                         arrival time                         -16.415    
  -------------------------------------------------------------------
                         slack                                 16.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.125ns  (logic 0.326ns (28.988%)  route 0.799ns (71.012%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.799    12.291    ALPIDE_reader/Read_FSM/rstn
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.045    12.336 r  ALPIDE_reader/Read_FSM/word_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    12.336    ALPIDE_reader/Read_FSM/word_cnt[0]_i_1_n_0
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.092    10.420    ALPIDE_reader/Read_FSM/word_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.420    
                         arrival time                          12.336    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.944ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.183ns  (logic 0.371ns (31.367%)  route 0.812ns (68.633%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    12.143    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    12.188 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.161    12.349    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.045    12.394 r  ALPIDE_reader/Read_FSM/word[6]_i_1/O
                         net (fo=1, routed)           0.000    12.394    ALPIDE_reader/Read_FSM/word[6]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121    10.449    ALPIDE_reader/Read_FSM/word_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.449    
                         arrival time                          12.394    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.185ns  (logic 0.371ns (31.314%)  route 0.814ns (68.686%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    12.143    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    12.188 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.163    12.351    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.045    12.396 r  ALPIDE_reader/Read_FSM/word[4]_i_1/O
                         net (fo=1, routed)           0.000    12.396    ALPIDE_reader/Read_FSM/word[4]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[4]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121    10.449    ALPIDE_reader/Read_FSM/word_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.449    
                         arrival time                          12.396    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.185ns  (logic 0.371ns (31.314%)  route 0.814ns (68.686%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    12.143    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    12.188 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.163    12.351    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.045    12.396 r  ALPIDE_reader/Read_FSM/word[5]_i_1/O
                         net (fo=1, routed)           0.000    12.396    ALPIDE_reader/Read_FSM/word[5]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[5]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121    10.449    ALPIDE_reader/Read_FSM/word_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.449    
                         arrival time                          12.396    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.949ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.187ns  (logic 0.371ns (31.261%)  route 0.816ns (68.739%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    12.143    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    12.188 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.165    12.353    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.045    12.398 r  ALPIDE_reader/Read_FSM/word[2]_i_1/O
                         net (fo=1, routed)           0.000    12.398    ALPIDE_reader/Read_FSM/word[2]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y58         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[2]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.120    10.448    ALPIDE_reader/Read_FSM/word_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.448    
                         arrival time                          12.398    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.992ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.200ns  (logic 0.371ns (30.919%)  route 0.829ns (69.081%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    12.143    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    12.188 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.178    12.366    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X55Y57         LUT6 (Prop_lut6_I1_O)        0.045    12.411 r  ALPIDE_reader/Read_FSM/word[1]_i_1/O
                         net (fo=1, routed)           0.000    12.411    ALPIDE_reader/Read_FSM/word[1]_i_1_n_0
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[1]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.091    10.419    ALPIDE_reader/Read_FSM/word_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.419    
                         arrival time                          12.411    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.053ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.263ns  (logic 0.371ns (29.375%)  route 0.892ns (70.625%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 9.898 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    12.143    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    12.188 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.241    12.429    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.045    12.474 r  ALPIDE_reader/Read_FSM/word[0]_i_1/O
                         net (fo=1, routed)           0.000    12.474    ALPIDE_reader/Read_FSM/word[0]_i_1_n_0
    SLICE_X55Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.834     9.898    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/C
                         clock pessimism              0.000     9.898    
                         clock uncertainty            0.431    10.329    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.092    10.421    ALPIDE_reader/Read_FSM/word_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.421    
                         arrival time                          12.474    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.262ns  (logic 0.371ns (29.398%)  route 0.891ns (70.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 9.898 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.651    12.143    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.045    12.188 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_2/O
                         net (fo=37, routed)          0.240    12.428    ALPIDE_reader/Read_FSM/word_cnt0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.045    12.473 r  ALPIDE_reader/Read_FSM/word[3]_i_1/O
                         net (fo=1, routed)           0.000    12.473    ALPIDE_reader/Read_FSM/word[3]_i_1_n_0
    SLICE_X55Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.834     9.898    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y56         FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[3]/C
                         clock pessimism              0.000     9.898    
                         clock uncertainty            0.431    10.329    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.091    10.420    ALPIDE_reader/Read_FSM/word_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.420    
                         arrival time                          12.473    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.081ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.182ns  (logic 0.326ns (27.584%)  route 0.856ns (72.416%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.716    12.208    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y57         LUT3 (Prop_lut3_I0_O)        0.045    12.253 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.140    12.393    ALPIDE_reader/Read_FSM/word_buff0
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y57         FDRE (Hold_fdre_C_CE)       -0.016    10.312    ALPIDE_reader/Read_FSM/word_buff_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.312    
                         arrival time                          12.393    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.182ns  (logic 0.326ns (27.584%)  route 0.856ns (72.416%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 9.897 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.716    12.208    ALPIDE_reader/Read_FSM/rstn
    SLICE_X54Y57         LUT3 (Prop_lut3_I0_O)        0.045    12.253 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.140    12.393    ALPIDE_reader/Read_FSM/word_buff0
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.833     9.897    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y57         FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
                         clock pessimism              0.000     9.897    
                         clock uncertainty            0.431    10.328    
    SLICE_X54Y57         FDRE (Hold_fdre_C_CE)       -0.016    10.312    ALPIDE_reader/Read_FSM/word_buff_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.312    
                         arrival time                          12.393    
  -------------------------------------------------------------------
                         slack                                  2.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_R_W_PLL
  To Clock:  VIRTUAL_clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       11.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 ALPIDE_reader/current_task_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CTRL_io
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 4.479ns (47.105%)  route 5.030ns (52.895%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUFT=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.555    -2.268    ALPIDE_reader/DCLK
    SLICE_X40Y52         FDPE                                         r  ALPIDE_reader/current_task_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456    -1.812 r  ALPIDE_reader/current_task_reg[0]/Q
                         net (fo=3, routed)           1.093    -0.719    ALPIDE_reader/current_task_reg_n_0_[0]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -0.569 r  ALPIDE_reader/CTRL_IOBUF_inst_i_3/O
                         net (fo=1, routed)           1.812     1.242    ALPIDE_reader/CTRL_IOBUF_inst_i_3_n_0
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.326     1.568 f  ALPIDE_reader/CTRL_IOBUF_inst_i_2/O
                         net (fo=1, routed)           2.125     3.693    ALPIDE_reader/CTRL_IOBUF_inst/T
    N15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547     7.240 r  ALPIDE_reader/CTRL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.240    CTRL_io
    N15                                                               r  CTRL_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             12.846ns  (required time - arrival time)
  Source:                 ALPIDE_reader/busy_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            busy_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        7.980ns  (logic 4.002ns (50.151%)  route 3.978ns (49.849%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.566    -2.257    ALPIDE_reader/DCLK
    SLICE_X40Y46         FDRE                                         r  ALPIDE_reader/busy_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.801 r  ALPIDE_reader/busy_led_reg/Q
                         net (fo=11, routed)          3.978     2.177    busy_led_o_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.546     5.723 r  busy_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.723    busy_led_o
    T9                                                                r  busy_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 12.846    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 ALPIDE_reader/read_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            read_err_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 4.357ns (55.190%)  route 3.538ns (44.810%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.556    -2.267    ALPIDE_reader/DCLK
    SLICE_X47Y51         FDCE                                         r  ALPIDE_reader/read_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.811 r  ALPIDE_reader/read_err_reg/Q
                         net (fo=7, routed)           1.058    -0.753    ALPIDE_read_err
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.152    -0.601 r  read_err_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.480     1.878    read_err_led_o_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.749     5.628 r  read_err_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.628    read_err_led_o
    G3                                                                r  read_err_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             13.087ns  (required time - arrival time)
  Source:                 ALPIDE_reader/idle_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            idle_err_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 4.100ns (53.000%)  route 3.636ns (47.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.568    -2.255    ALPIDE_reader/DCLK
    SLICE_X45Y49         FDCE                                         r  ALPIDE_reader/idle_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.456    -1.799 r  ALPIDE_reader/idle_err_reg/Q
                         net (fo=3, routed)           1.470    -0.328    ALPIDE_idle_err
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    -0.204 r  idle_err_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.166     1.961    idle_err_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.520     5.481 r  idle_err_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.481    idle_err_led_o
    J3                                                                r  idle_err_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -5.481    
  -------------------------------------------------------------------
                         slack                                 13.087    

Slack (MET) :             13.091ns  (required time - arrival time)
  Source:                 u_led_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            xc7a_led0_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 3.995ns (52.139%)  route 3.668ns (47.861%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.638    -2.185    DCLK_o_OBUF
    SLICE_X0Y6           FDRE                                         r  u_led_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456    -1.729 r  u_led_count_reg[24]/Q
                         net (fo=2, routed)           3.668     1.939    xc7a_led0_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539     5.478 r  xc7a_led0_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.478    xc7a_led0_o
    T10                                                               r  xc7a_led0_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                 13.091    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 ALPIDE_reader/chip_id_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            id_err_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 4.119ns (53.643%)  route 3.559ns (46.357%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.556    -2.267    ALPIDE_reader/DCLK
    SLICE_X47Y51         FDCE                                         r  ALPIDE_reader/chip_id_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.811 r  ALPIDE_reader/chip_id_err_reg/Q
                         net (fo=3, routed)           1.060    -0.752    ALPIDE_id_err
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    -0.628 r  id_err_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.500     1.872    id_err_led_o_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.539     5.410 r  id_err_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.410    id_err_led_o
    G6                                                                r  id_err_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 13.158    

Slack (MET) :             13.357ns  (required time - arrival time)
  Source:                 ALPIDE_reader/slave_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slave_err_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 4.334ns (57.945%)  route 3.145ns (42.055%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.556    -2.267    ALPIDE_reader/DCLK
    SLICE_X45Y51         FDCE                                         r  ALPIDE_reader/slave_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456    -1.811 r  ALPIDE_reader/slave_err_reg/Q
                         net (fo=7, routed)           0.901    -0.911    ALPIDE_slave_err
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.150    -0.761 r  slave_err_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.245     1.484    slave_err_led_o_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.728     5.212 r  slave_err_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.212    slave_err_led_o
    K1                                                                r  slave_err_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                 13.357    

Slack (MET) :             13.525ns  (required time - arrival time)
  Source:                 ALPIDE_reader/pwr_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pwr_enable_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 3.974ns (54.435%)  route 3.326ns (45.565%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.567    -2.256    ALPIDE_reader/DCLK
    SLICE_X40Y47         FDRE                                         r  ALPIDE_reader/pwr_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.800 r  ALPIDE_reader/pwr_enable_reg/Q
                         net (fo=1, routed)           3.326     1.526    pwr_enable_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.518     5.044 r  pwr_enable_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.044    pwr_enable_o
    M16                                                               r  pwr_enable_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                 13.525    

Slack (MET) :             13.891ns  (required time - arrival time)
  Source:                 ALPIDE_reader/powered_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            power_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 4.043ns (58.317%)  route 2.890ns (41.683%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.567    -2.256    ALPIDE_reader/DCLK
    SLICE_X42Y48         FDRE                                         r  ALPIDE_reader/powered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.738 r  ALPIDE_reader/powered_reg/Q
                         net (fo=10, routed)          2.890     1.152    power_led_o_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525     4.678 r  power_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.678    power_led_o
    H5                                                                r  power_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                 13.891    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 ALPIDE_reader/initialized_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            init_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 3.963ns (58.649%)  route 2.794ns (41.351%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.553    -2.270    ALPIDE_reader/DCLK
    SLICE_X39Y53         FDCE                                         r  ALPIDE_reader/initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.456    -1.814 r  ALPIDE_reader/initialized_reg/Q
                         net (fo=7, routed)           2.794     0.980    init_led_o_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.507     4.488 r  init_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.488    init_led_o
    J5                                                                r  init_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.431    24.569    
                         output delay                -6.000    18.569    
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 14.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_led_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            xc7a_led0_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 1.381ns (55.812%)  route 1.094ns (44.188%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.595    -0.764    DCLK_o_OBUF
    SLICE_X0Y6           FDRE                                         r  u_led_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  u_led_count_reg[24]/Q
                         net (fo=2, routed)           1.094     0.471    xc7a_led0_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.711 r  xc7a_led0_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.711    xc7a_led0_o
    T10                                                               r  xc7a_led0_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 1.000     1.431    
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 ALPIDE_reader/initialized_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            init_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.349ns (59.556%)  route 0.916ns (40.444%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.561    -0.798    ALPIDE_reader/DCLK
    SLICE_X39Y53         FDCE                                         r  ALPIDE_reader/initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.657 r  ALPIDE_reader/initialized_reg/Q
                         net (fo=7, routed)           0.916     0.260    init_led_o_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.208     1.468 r  init_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.468    init_led_o
    J5                                                                r  init_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 0.500     0.931    
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 pwm_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            idle_err_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.407ns (61.794%)  route 0.870ns (38.206%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.567    -0.792    DCLK_o_OBUF
    SLICE_X51Y49         FDCE                                         r  pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  pwm_signal_reg/Q
                         net (fo=4, routed)           0.291    -0.359    pwm_signal
    SLICE_X51Y51         LUT2 (Prop_lut2_I0_O)        0.045    -0.314 r  idle_err_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.579     0.264    idle_err_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.221     1.485 r  idle_err_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.485    idle_err_led_o
    J3                                                                r  idle_err_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 0.500     0.931    
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 ALPIDE_reader/rst_n_io_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rst_n_io_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 1.398ns (51.518%)  route 1.316ns (48.482%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.900ns
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.561    -0.798    ALPIDE_reader/DCLK
    SLICE_X38Y53         FDRE                                         r  ALPIDE_reader/rst_n_io_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.634 r  ALPIDE_reader/rst_n_io_reg/Q
                         net (fo=1, routed)           1.316     0.682    rst_n_io_o_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     1.916 r  rst_n_io_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.916    rst_n_io_o
    T16                                                               r  rst_n_io_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 0.900     1.331    
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 pwm_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slave_err_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 1.476ns (62.612%)  route 0.881ns (37.388%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.567    -0.792    DCLK_o_OBUF
    SLICE_X51Y49         FDCE                                         r  pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  pwm_signal_reg/Q
                         net (fo=4, routed)           0.268    -0.382    pwm_signal
    SLICE_X51Y51         LUT2 (Prop_lut2_I0_O)        0.046    -0.336 r  slave_err_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.613     0.276    slave_err_led_o_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.289     1.565 r  slave_err_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.565    slave_err_led_o
    K1                                                                r  slave_err_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 0.500     0.931    
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 ALPIDE_reader/powered_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            power_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 1.390ns (58.678%)  route 0.979ns (41.322%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.564    -0.795    ALPIDE_reader/DCLK
    SLICE_X42Y48         FDRE                                         r  ALPIDE_reader/powered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.631 r  ALPIDE_reader/powered_reg/Q
                         net (fo=10, routed)          0.979     0.348    power_led_o_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     1.575 r  power_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.575    power_led_o
    H5                                                                r  power_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 0.500     0.931    
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 pwm_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            id_err_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.425ns (58.890%)  route 0.995ns (41.110%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.567    -0.792    DCLK_o_OBUF
    SLICE_X51Y49         FDCE                                         r  pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  pwm_signal_reg/Q
                         net (fo=4, routed)           0.268    -0.382    pwm_signal
    SLICE_X51Y51         LUT2 (Prop_lut2_I0_O)        0.045    -0.337 r  id_err_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.727     0.389    id_err_led_o_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.239     1.629 r  id_err_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.629    id_err_led_o
    G6                                                                r  id_err_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 0.500     0.931    
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 ALPIDE_reader/pwr_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pwr_enable_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.360ns (54.588%)  route 1.131ns (45.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.564    -0.795    ALPIDE_reader/DCLK
    SLICE_X40Y47         FDRE                                         r  ALPIDE_reader/pwr_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  ALPIDE_reader/pwr_enable_reg/Q
                         net (fo=1, routed)           1.131     0.477    pwr_enable_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.219     1.696 r  pwr_enable_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.696    pwr_enable_o
    M16                                                               r  pwr_enable_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 0.500     0.931    
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 pwm_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            read_err_led_o
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.493ns (59.246%)  route 1.027ns (40.754%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.567    -0.792    DCLK_o_OBUF
    SLICE_X51Y49         FDCE                                         r  pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  pwm_signal_reg/Q
                         net (fo=4, routed)           0.291    -0.359    pwm_signal
    SLICE_X51Y51         LUT2 (Prop_lut2_I0_O)        0.043    -0.316 r  read_err_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.736     0.419    read_err_led_o_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.309     1.728 r  read_err_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.728    read_err_led_o
    G3                                                                r  read_err_led_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 0.500     0.931    
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Write_FSM/pin_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CTRL_io
                            (output port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             VIRTUAL_clk_out1_R_W_PLL
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 1.418ns (52.018%)  route 1.308ns (47.982%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.564    -0.795    ALPIDE_reader/Write_FSM/clk_in
    SLICE_X39Y49         FDRE                                         r  ALPIDE_reader/Write_FSM/pin_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  ALPIDE_reader/Write_FSM/pin_out_reg/Q
                         net (fo=1, routed)           0.219    -0.435    ALPIDE_reader/pin_out
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.390 r  ALPIDE_reader/CTRL_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.089     0.700    ALPIDE_reader/CTRL_IOBUF_inst/I
    N15                  OBUFT (Prop_obuft_I_O)       1.232     1.932 r  ALPIDE_reader/CTRL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.932    CTRL_io
    N15                                                               r  CTRL_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.431     0.431    
                         output delay                 0.500     0.931    
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  1.001    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack        4.905ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.611%)  route 0.544ns (54.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.544     1.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X9Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y65          FDRE (Setup_fdre_C_D)       -0.095     5.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             28.526ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.503ns  (logic 1.014ns (28.944%)  route 2.489ns (71.056%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.804     1.322    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X13Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.446 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.588     2.034    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I4_O)        0.124     2.158 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.263     2.421    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.834     3.379    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.503 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.503    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X11Y64         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                 28.526    

Slack (MET) :             30.436ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.593ns  (logic 0.642ns (40.297%)  route 0.951ns (59.703%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/Q
                         net (fo=2, routed)           0.951     1.469    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[10]
    SLICE_X15Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.593 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.593    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_10
    SLICE_X15Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 30.436    

Slack (MET) :             30.509ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.520ns  (logic 0.642ns (42.238%)  route 0.878ns (57.762%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.878     1.396    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     1.520 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.520    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X13Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                 30.509    

Slack (MET) :             30.560ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.694%)  route 0.827ns (56.306%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.827     1.345    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.469 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.469    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X13Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                 30.560    

Slack (MET) :             30.570ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.461ns  (logic 0.642ns (43.933%)  route 0.819ns (56.067%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.819     1.337    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     1.461 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.461    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X13Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                 30.570    

Slack (MET) :             30.597ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.434ns  (logic 0.642ns (44.764%)  route 0.792ns (55.236%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.792     1.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.434    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X13Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                 30.597    

Slack (MET) :             30.620ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.412ns  (logic 0.580ns (41.090%)  route 0.832ns (58.910%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.832     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X15Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.412    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X15Y68         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y68         FDRE (Setup_fdre_C_D)        0.032    32.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 30.620    

Slack (MET) :             30.650ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.381ns  (logic 0.580ns (41.987%)  route 0.801ns (58.013%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=2, routed)           0.801     1.257    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[11]
    SLICE_X15Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.381 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.381    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X15Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 30.650    

Slack (MET) :             30.681ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.396ns  (logic 0.716ns (51.298%)  route 0.680ns (48.702%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           0.680     1.099    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[8]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.297     1.396 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.396    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X12Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                 30.681    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.905ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.611%)  route 0.544ns (54.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.544     1.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X9Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y65          FDRE (Setup_fdre_C_D)       -0.095     5.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             28.526ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.503ns  (logic 1.014ns (28.944%)  route 2.489ns (71.056%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.804     1.322    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X13Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.446 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.588     2.034    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I4_O)        0.124     2.158 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.263     2.421    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.834     3.379    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.503 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.503    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X11Y64         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                 28.526    

Slack (MET) :             30.436ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.593ns  (logic 0.642ns (40.297%)  route 0.951ns (59.703%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/Q
                         net (fo=2, routed)           0.951     1.469    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[10]
    SLICE_X15Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.593 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.593    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_10
    SLICE_X15Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 30.436    

Slack (MET) :             30.509ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.520ns  (logic 0.642ns (42.238%)  route 0.878ns (57.762%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.878     1.396    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     1.520 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.520    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X13Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                 30.509    

Slack (MET) :             30.560ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.694%)  route 0.827ns (56.306%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.827     1.345    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.469 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.469    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X13Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                 30.560    

Slack (MET) :             30.570ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.461ns  (logic 0.642ns (43.933%)  route 0.819ns (56.067%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.819     1.337    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     1.461 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.461    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X13Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                 30.570    

Slack (MET) :             30.597ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.434ns  (logic 0.642ns (44.764%)  route 0.792ns (55.236%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.792     1.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.434    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X13Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                 30.597    

Slack (MET) :             30.620ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.412ns  (logic 0.580ns (41.090%)  route 0.832ns (58.910%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.832     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X15Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.412    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X15Y68         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y68         FDRE (Setup_fdre_C_D)        0.032    32.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 30.620    

Slack (MET) :             30.650ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.381ns  (logic 0.580ns (41.987%)  route 0.801ns (58.013%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=2, routed)           0.801     1.257    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[11]
    SLICE_X15Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.381 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.381    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X15Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 30.650    

Slack (MET) :             30.681ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.396ns  (logic 0.716ns (51.298%)  route 0.680ns (48.702%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           0.680     1.099    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[8]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.297     1.396 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.396    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X12Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                 30.681    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.905ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.611%)  route 0.544ns (54.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.544     1.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X9Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y65          FDRE (Setup_fdre_C_D)       -0.095     5.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             28.526ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.503ns  (logic 1.014ns (28.944%)  route 2.489ns (71.056%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.804     1.322    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X13Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.446 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.588     2.034    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I4_O)        0.124     2.158 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.263     2.421    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.834     3.379    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.503 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.503    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X11Y64         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                 28.526    

Slack (MET) :             30.436ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.593ns  (logic 0.642ns (40.297%)  route 0.951ns (59.703%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/Q
                         net (fo=2, routed)           0.951     1.469    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[10]
    SLICE_X15Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.593 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.593    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_10
    SLICE_X15Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 30.436    

Slack (MET) :             30.509ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.520ns  (logic 0.642ns (42.238%)  route 0.878ns (57.762%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.878     1.396    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     1.520 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.520    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X13Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                 30.509    

Slack (MET) :             30.560ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.694%)  route 0.827ns (56.306%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.827     1.345    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.469 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.469    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X13Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                 30.560    

Slack (MET) :             30.570ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.461ns  (logic 0.642ns (43.933%)  route 0.819ns (56.067%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.819     1.337    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X13Y65         LUT4 (Prop_lut4_I0_O)        0.124     1.461 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.461    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X13Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                 30.570    

Slack (MET) :             30.597ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.434ns  (logic 0.642ns (44.764%)  route 0.792ns (55.236%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.792     1.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X13Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.434    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X13Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                 30.597    

Slack (MET) :             30.620ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.412ns  (logic 0.580ns (41.090%)  route 0.832ns (58.910%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.832     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X15Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.412    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X15Y68         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y68         FDRE (Setup_fdre_C_D)        0.032    32.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 30.620    

Slack (MET) :             30.650ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.381ns  (logic 0.580ns (41.987%)  route 0.801ns (58.013%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=2, routed)           0.801     1.257    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[11]
    SLICE_X15Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.381 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.381    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X15Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 30.650    

Slack (MET) :             30.681ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.396ns  (logic 0.716ns (51.298%)  route 0.680ns (48.702%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           0.680     1.099    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[8]
    SLICE_X12Y66         LUT4 (Prop_lut4_I0_O)        0.297     1.396 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.396    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X12Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                 30.681    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_ipb_i

Setup :            1  Failing Endpoint ,  Worst Slack       -4.821ns,  Total Violation       -4.821ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.821ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        0.813ns  (logic 0.456ns (56.118%)  route 0.357ns (43.882%))
  Logic Levels:           0  
  Clock Path Skew:        -5.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 30.496 - 32.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 34.269 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.780    34.269    Inst_system_clocks/sysclk_p
    SLICE_X15Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.456    34.725 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.357    35.081    Inst_system_clocks/rst
    SLICE_X15Y34         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.447    30.496    Inst_system_clocks/clko_ipb
    SLICE_X15Y34         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism              0.071    30.567    
                         clock uncertainty           -0.266    30.300    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)       -0.040    30.260    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         30.260    
                         arrival time                         -35.081    
  -------------------------------------------------------------------
                         slack                                 -4.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.383ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        -2.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.178     1.434    Inst_system_clocks/sysclk_p
    SLICE_X15Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.141     1.716    Inst_system_clocks/rst
    SLICE_X15Y34         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.832    -0.823    Inst_system_clocks/clko_ipb
    SLICE_X15Y34         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism             -0.188    -1.011    
                         clock uncertainty            0.266    -0.745    
    SLICE_X15Y34         FDRE (Hold_fdre_C_D)         0.078    -0.667    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  2.383    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.548ns  (logic 1.120ns (24.626%)  route 3.428ns (75.374%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 30.537 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 23.093 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.560    23.093    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X42Y33         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    23.611 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/Q
                         net (fo=4, routed)           0.829    24.440    ipbus/trans/cfg/vec_in[120]
    SLICE_X43Y31         LUT3 (Prop_lut3_I2_O)        0.152    24.592 r  ipbus/trans/cfg/dout[24]_INST_0/O
                         net (fo=1, routed)           0.433    25.025    ipbus/trans/sm/cfg_din[24]
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.326    25.351 r  ipbus/trans/sm/tx_data[24]_INST_0/O
                         net (fo=1, routed)           0.803    26.154    ipbus/trans/iface/tx_data[24]
    SLICE_X46Y29         LUT5 (Prop_lut5_I2_O)        0.124    26.278 r  ipbus/trans/iface/trans_out[wdata][24]_INST_0/O
                         net (fo=1, routed)           1.363    27.642    ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.489    30.537    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.399    30.937    
                         clock uncertainty           -0.221    30.715    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    29.978    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -27.642    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.140ns  (logic 0.828ns (19.998%)  route 3.312ns (80.002%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 30.540 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 23.094 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.561    23.094    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X40Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    23.550 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/Q
                         net (fo=4, routed)           1.372    24.923    ipbus/trans/cfg/vec_in[112]
    SLICE_X48Y32         LUT3 (Prop_lut3_I0_O)        0.124    25.047 r  ipbus/trans/cfg/dout[16]_INST_0/O
                         net (fo=1, routed)           0.279    25.326    ipbus/trans/sm/cfg_din[16]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.450 r  ipbus/trans/sm/tx_data[16]_INST_0/O
                         net (fo=1, routed)           0.591    26.041    ipbus/trans/iface/tx_data[16]
    SLICE_X48Y27         LUT5 (Prop_lut5_I2_O)        0.124    26.165 r  ipbus/trans/iface/trans_out[wdata][16]_INST_0/O
                         net (fo=1, routed)           1.070    27.235    ipbus/udp_if/ipbus_tx_ram/tx_dia[16]
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.492    30.540    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.399    30.940    
                         clock uncertainty           -0.221    30.718    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    29.981    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         29.981    
                         arrival time                         -27.235    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.970ns  (logic 1.142ns (28.767%)  route 2.828ns (71.233%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 30.535 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 23.092 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.559    23.092    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X42Y32         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDSE (Prop_fdse_C_Q)         0.518    23.610 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/Q
                         net (fo=4, routed)           0.842    24.453    ipbus/trans/cfg/vec_in[101]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.152    24.605 r  ipbus/trans/cfg/dout[5]_INST_0/O
                         net (fo=1, routed)           0.579    25.184    ipbus/trans/sm/cfg_din[5]
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.348    25.532 r  ipbus/trans/sm/tx_data[5]_INST_0/O
                         net (fo=1, routed)           0.699    26.231    ipbus/trans/iface/tx_data[5]
    SLICE_X53Y29         LUT5 (Prop_lut5_I2_O)        0.124    26.355 r  ipbus/trans/iface/trans_out[wdata][5]_INST_0/O
                         net (fo=1, routed)           0.707    27.062    ipbus/udp_if/ipbus_tx_ram/tx_dia[5]
    RAMB36_X2Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.487    30.535    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.399    30.935    
                         clock uncertainty           -0.221    30.713    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    29.976    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         29.976    
                         arrival time                         -27.062    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.967ns  (logic 1.056ns (26.621%)  route 2.911ns (73.379%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 30.533 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 23.088 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.555    23.088    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y29         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456    23.544 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/Q
                         net (fo=4, routed)           1.111    24.655    ipbus/trans/cfg/vec_in[126]
    SLICE_X44Y33         LUT3 (Prop_lut3_I2_O)        0.150    24.805 r  ipbus/trans/cfg/dout[30]_INST_0/O
                         net (fo=1, routed)           0.441    25.246    ipbus/trans/sm/cfg_din[30]
    SLICE_X44Y33         LUT5 (Prop_lut5_I4_O)        0.326    25.572 r  ipbus/trans/sm/tx_data[30]_INST_0/O
                         net (fo=1, routed)           0.674    26.246    ipbus/trans/iface/tx_data[30]
    SLICE_X47Y28         LUT5 (Prop_lut5_I2_O)        0.124    26.370 r  ipbus/trans/iface/trans_out[wdata][30]_INST_0/O
                         net (fo=1, routed)           0.685    27.055    ipbus/udp_if/ipbus_tx_ram/tx_dia[30]
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.485    30.533    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.399    30.933    
                         clock uncertainty           -0.221    30.711    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    29.974    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         29.974    
                         arrival time                         -27.055    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.965ns  (logic 1.024ns (25.826%)  route 2.941ns (74.174%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 30.540 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 23.088 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.555    23.088    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X43Y29         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456    23.544 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[18]/Q
                         net (fo=4, routed)           0.866    24.410    ipbus/trans/cfg/vec_in[114]
    SLICE_X48Y32         LUT3 (Prop_lut3_I0_O)        0.118    24.528 r  ipbus/trans/cfg/dout[18]_INST_0/O
                         net (fo=1, routed)           0.441    24.969    ipbus/trans/sm/cfg_din[18]
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.326    25.295 r  ipbus/trans/sm/tx_data[18]_INST_0/O
                         net (fo=1, routed)           0.505    25.799    ipbus/trans/iface/tx_data[18]
    SLICE_X48Y27         LUT5 (Prop_lut5_I2_O)        0.124    25.923 r  ipbus/trans/iface/trans_out[wdata][18]_INST_0/O
                         net (fo=1, routed)           1.130    27.053    ipbus/udp_if/ipbus_tx_ram/tx_dia[18]
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.492    30.540    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.399    30.940    
                         clock uncertainty           -0.221    30.718    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    29.981    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         29.981    
                         arrival time                         -27.053    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.952ns  (logic 1.126ns (28.491%)  route 2.826ns (71.509%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 30.532 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 23.092 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.559    23.092    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X42Y32         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDSE (Prop_fdse_C_Q)         0.518    23.610 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/Q
                         net (fo=4, routed)           0.706    24.316    ipbus/trans/cfg/vec_in[105]
    SLICE_X43Y32         LUT3 (Prop_lut3_I2_O)        0.152    24.468 r  ipbus/trans/cfg/dout[9]_INST_0/O
                         net (fo=1, routed)           0.411    24.879    ipbus/trans/sm/cfg_din[9]
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.332    25.211 r  ipbus/trans/sm/tx_data[9]_INST_0/O
                         net (fo=1, routed)           0.739    25.950    ipbus/trans/iface/tx_data[9]
    SLICE_X53Y30         LUT5 (Prop_lut5_I4_O)        0.124    26.074 r  ipbus/trans/iface/trans_out[wdata][9]_INST_0/O
                         net (fo=1, routed)           0.970    27.044    ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X2Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.484    30.532    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.399    30.932    
                         clock uncertainty           -0.221    30.710    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    29.973    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         29.973    
                         arrival time                         -27.044    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.942ns  (logic 1.062ns (26.939%)  route 2.880ns (73.061%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 30.537 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 23.088 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.555    23.088    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X39Y30         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456    23.544 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/Q
                         net (fo=4, routed)           0.747    24.291    ipbus/trans/cfg/vec_in[122]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.150    24.441 r  ipbus/trans/cfg/dout[26]_INST_0/O
                         net (fo=1, routed)           0.266    24.707    ipbus/trans/sm/cfg_din[26]
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.332    25.039 r  ipbus/trans/sm/tx_data[26]_INST_0/O
                         net (fo=1, routed)           0.688    25.727    ipbus/trans/iface/tx_data[26]
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    25.851 r  ipbus/trans/iface/trans_out[wdata][26]_INST_0/O
                         net (fo=1, routed)           1.180    27.031    ipbus/udp_if/ipbus_tx_ram/tx_dia[26]
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.489    30.537    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.399    30.937    
                         clock uncertainty           -0.221    30.715    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    29.978    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -27.031    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.929ns  (logic 1.064ns (27.079%)  route 2.865ns (72.921%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 30.535 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 23.088 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.555    23.088    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X39Y30         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456    23.544 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/Q
                         net (fo=4, routed)           0.838    24.382    ipbus/trans/cfg/vec_in[99]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.152    24.534 r  ipbus/trans/cfg/dout[3]_INST_0/O
                         net (fo=1, routed)           0.502    25.037    ipbus/trans/sm/cfg_din[3]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.332    25.369 r  ipbus/trans/sm/tx_data[3]_INST_0/O
                         net (fo=1, routed)           0.649    26.018    ipbus/trans/iface/tx_data[3]
    SLICE_X48Y28         LUT5 (Prop_lut5_I2_O)        0.124    26.142 r  ipbus/trans/iface/trans_out[wdata][3]_INST_0/O
                         net (fo=1, routed)           0.876    27.018    ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X1Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.487    30.535    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.399    30.935    
                         clock uncertainty           -0.221    30.713    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    29.976    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         29.976    
                         arrival time                         -27.018    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.883ns  (logic 1.056ns (27.193%)  route 2.827ns (72.807%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 30.540 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 23.094 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.561    23.094    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X40Y34         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    23.550 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/Q
                         net (fo=4, routed)           0.814    24.365    ipbus/trans/cfg/vec_in[111]
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150    24.515 r  ipbus/trans/cfg/dout[15]_INST_0/O
                         net (fo=1, routed)           0.566    25.080    ipbus/trans/sm/cfg_din[15]
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.326    25.406 r  ipbus/trans/sm/tx_data[15]_INST_0/O
                         net (fo=1, routed)           0.673    26.080    ipbus/trans/iface/tx_data[15]
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.204 r  ipbus/trans/iface/trans_out[wdata][15]_INST_0/O
                         net (fo=1, routed)           0.774    26.978    ipbus/udp_if/ipbus_tx_ram/tx_dia[15]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.492    30.540    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.399    30.940    
                         clock uncertainty           -0.221    30.718    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    29.981    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         29.981    
                         arrival time                         -26.978    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.833ns  (logic 0.890ns (23.220%)  route 2.943ns (76.780%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 30.537 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 23.092 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233    26.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    19.776 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    21.437    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.533 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.559    23.092    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X42Y32         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDSE (Prop_fdse_C_Q)         0.518    23.610 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[27]/Q
                         net (fo=4, routed)           0.618    24.229    ipbus/trans/cfg/vec_in[123]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124    24.353 r  ipbus/trans/cfg/dout[27]_INST_0/O
                         net (fo=1, routed)           0.488    24.841    ipbus/trans/sm/cfg_din[27]
    SLICE_X44Y31         LUT5 (Prop_lut5_I4_O)        0.124    24.965 r  ipbus/trans/sm/tx_data[27]_INST_0/O
                         net (fo=1, routed)           0.691    25.656    ipbus/trans/iface/tx_data[27]
    SLICE_X46Y26         LUT5 (Prop_lut5_I2_O)        0.124    25.780 r  ipbus/trans/iface/trans_out[wdata][27]_INST_0/O
                         net (fo=1, routed)           1.145    26.925    ipbus/udp_if/ipbus_tx_ram/tx_dia[27]
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.489    30.537    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.399    30.937    
                         clock uncertainty           -0.221    30.715    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    29.978    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -26.925    
  -------------------------------------------------------------------
                         slack                                  3.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.276ns (26.655%)  route 0.759ns (73.345%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556    -0.591    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y29         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/Q
                         net (fo=4, routed)           0.225    -0.225    ipbus/trans/cfg/vec_in[108]
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  ipbus/trans/cfg/dout[12]_INST_0/O
                         net (fo=1, routed)           0.052    -0.128    ipbus/trans/sm/cfg_din[12]
    SLICE_X45Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.083 r  ipbus/trans/sm/tx_data[12]_INST_0/O
                         net (fo=1, routed)           0.247     0.163    ipbus/trans/iface/tx_data[12]
    SLICE_X53Y31         LUT5 (Prop_lut5_I2_O)        0.045     0.208 r  ipbus/trans/iface/trans_out[wdata][12]_INST_0/O
                         net (fo=1, routed)           0.236     0.444    ipbus/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.874    -0.781    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.555    -0.226    
                         clock uncertainty            0.221    -0.005    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.291    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.686%)  route 0.656ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.562    -0.585    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X35Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.656     0.212    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X39Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.832    -0.823    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.221    -0.047    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.070     0.023    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.148ns (19.388%)  route 0.615ns (80.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.562    -0.585    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X42Y12         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.437 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.615     0.178    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X42Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.830    -0.825    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X42Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.221    -0.049    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.007    -0.042    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.299ns (27.059%)  route 0.806ns (72.941%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.560    -0.587    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X42Y33         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[21]/Q
                         net (fo=4, routed)           0.290    -0.133    ipbus/trans/cfg/vec_in[117]
    SLICE_X43Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.088 r  ipbus/trans/cfg/dout[21]_INST_0/O
                         net (fo=1, routed)           0.142     0.054    ipbus/trans/sm/cfg_din[21]
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.045     0.099 r  ipbus/trans/sm/tx_data[21]_INST_0/O
                         net (fo=1, routed)           0.136     0.235    ipbus/trans/iface/tx_data[21]
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.045     0.280 r  ipbus/trans/iface/trans_out[wdata][21]_INST_0/O
                         net (fo=1, routed)           0.238     0.518    ipbus/udp_if/ipbus_tx_ram/tx_dia[21]
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.873    -0.782    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.555    -0.227    
                         clock uncertainty            0.221    -0.006    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.290    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.339ns (29.404%)  route 0.814ns (70.596%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.557    -0.590    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X39Y30         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/Q
                         net (fo=4, routed)           0.210    -0.240    ipbus/trans/cfg/vec_in[116]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.046    -0.194 r  ipbus/trans/cfg/dout[20]_INST_0/O
                         net (fo=1, routed)           0.200     0.006    ipbus/trans/sm/cfg_din[20]
    SLICE_X44Y31         LUT5 (Prop_lut5_I4_O)        0.107     0.113 r  ipbus/trans/sm/tx_data[20]_INST_0/O
                         net (fo=1, routed)           0.108     0.221    ipbus/trans/iface/tx_data[20]
    SLICE_X45Y30         LUT5 (Prop_lut5_I2_O)        0.045     0.266 r  ipbus/trans/iface/trans_out[wdata][20]_INST_0/O
                         net (fo=1, routed)           0.296     0.563    ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.873    -0.782    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.555    -0.227    
                         clock uncertainty            0.221    -0.006    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.290    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.128ns (15.212%)  route 0.713ns (84.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.597    -0.550    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X1Y6           FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=18, routed)          0.713     0.291    ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[1]
    SLICE_X7Y7           FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.865    -0.790    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y7           FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism              0.555    -0.236    
                         clock uncertainty            0.221    -0.014    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.012    -0.002    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.276ns (23.502%)  route 0.898ns (76.498%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.558    -0.589    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X40Y31         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/Q
                         net (fo=4, routed)           0.245    -0.203    ipbus/trans/cfg/vec_in[110]
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.158 r  ipbus/trans/cfg/dout[14]_INST_0/O
                         net (fo=1, routed)           0.159     0.001    ipbus/trans/sm/cfg_din[14]
    SLICE_X46Y31         LUT5 (Prop_lut5_I4_O)        0.045     0.046 r  ipbus/trans/sm/tx_data[14]_INST_0/O
                         net (fo=1, routed)           0.303     0.349    ipbus/trans/iface/tx_data[14]
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.045     0.394 r  ipbus/trans/iface/trans_out[wdata][14]_INST_0/O
                         net (fo=1, routed)           0.191     0.585    ipbus/udp_if/ipbus_tx_ram/tx_dia[14]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.874    -0.781    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.555    -0.226    
                         clock uncertainty            0.221    -0.005    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.291    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.164ns (17.991%)  route 0.748ns (82.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.562    -0.585    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X34Y11         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=38, routed)          0.748     0.326    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[0]
    SLICE_X47Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.831    -0.824    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.221    -0.048    
    SLICE_X47Y13         FDRE (Hold_fdre_C_D)         0.070     0.022    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.148ns (17.118%)  route 0.717ns (82.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.562    -0.585    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X34Y11         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.148    -0.437 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=27, routed)          0.717     0.279    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[3]
    SLICE_X47Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.831    -0.824    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.221    -0.048    
    SLICE_X47Y13         FDRE (Hold_fdre_C_D)         0.018    -0.030    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.141ns (15.161%)  route 0.789ns (84.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.597    -0.550    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X1Y6           FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=19, routed)          0.789     0.380    ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[0]
    SLICE_X7Y7           FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.865    -0.790    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y7           FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism              0.555    -0.236    
                         clock uncertainty            0.221    -0.014    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.070     0.056    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  s_sysclk_x2_in

Setup :            1  Failing Endpoint ,  Worst Slack       -4.948ns,  Total Violation       -4.948ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.948ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.926%)  route 0.495ns (52.074%))
  Logic Levels:           0  
  Clock Path Skew:        -5.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 30.494 - 32.000 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 34.269 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.780    34.269    Inst_system_clocks/sysclk_p
    SLICE_X15Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.456    34.725 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.495    35.220    Inst_system_clocks/rst
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    34.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    27.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    28.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.445    30.494    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism              0.071    30.565    
                         clock uncertainty           -0.247    30.317    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)       -0.045    30.272    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         30.272    
                         arrival time                         -35.220    
  -------------------------------------------------------------------
                         slack                                 -4.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.415%)  route 0.169ns (54.585%))
  Logic Levels:           0  
  Clock Path Skew:        -2.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.178     1.434    Inst_system_clocks/sysclk_p
    SLICE_X15Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.169     1.745    Inst_system_clocks/rst
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.830    -0.825    Inst_system_clocks/sysclk_x2_o
    SLICE_X14Y32         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism             -0.188    -1.013    
                         clock uncertainty            0.247    -0.766    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.052    -0.714    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  2.459    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        1.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/hdr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.014ns (17.323%)  route 4.839ns (82.677%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 6.494 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.561    -0.906    ipbus/trans/sm/clk
    SLICE_X46Y33         FDRE                                         r  ipbus/trans/sm/hdr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  ipbus/trans/sm/hdr_reg[5]/Q
                         net (fo=49, routed)          1.298     0.910    ipbus/trans/sm/trans_type[1]
    SLICE_X50Y32         LUT4 (Prop_lut4_I1_O)        0.124     1.034 r  ipbus/trans/sm/ipb_out[ipb_strobe]_INST_0/O
                         net (fo=12, routed)          0.977     2.011    fabric/ipb_in[ipb_strobe]
    SLICE_X50Y36         LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=9, routed)           0.654     2.790    ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.124     2.914 r  ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.474     3.387    ipbus/trans/iface/tx_we
    SLICE_X49Y28         LUT4 (Prop_lut4_I1_O)        0.124     3.511 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          1.437     4.948    ipbus/udp_if/clock_crossing_if/we
    SLICE_X28Y14         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.445     6.494    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X28Y14         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.399     6.893    
                         clock uncertainty           -0.221     6.672    
    SLICE_X28Y14         FDRE (Setup_fdre_C_D)       -0.047     6.625    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.419ns (18.610%)  route 1.832ns (81.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 6.488 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.564    -0.903    Inst_system_clocks/clko_ipb
    SLICE_X15Y34         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=223, routed)         1.832     1.349    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X14Y22         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.439     6.488    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X14Y22         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.399     6.887    
                         clock uncertainty           -0.221     6.666    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)       -0.206     6.460    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.518ns (22.013%)  route 1.835ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 6.490 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.557    -0.910    ipbus/trans/cfg/clk
    SLICE_X42Y31         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           1.835     1.444    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X45Y31         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.441     6.490    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X45Y31         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.399     6.889    
                         clock uncertainty           -0.221     6.668    
    SLICE_X45Y31         FDRE (Setup_fdre_C_D)       -0.067     6.601    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.456ns (19.506%)  route 1.882ns (80.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 6.497 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.563    -0.904    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X41Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.882     1.434    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X41Y10         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.448     6.497    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X41Y10         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.399     6.896    
                         clock uncertainty           -0.221     6.675    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)       -0.067     6.608    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.456ns (20.765%)  route 1.740ns (79.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 6.494 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.233     2.722    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.946    -4.224 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661    -2.563    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         1.563    -0.904    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X40Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.740     1.292    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X38Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.580    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.376 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581     4.957    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.048 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.445     6.494    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X38Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.399     6.893    
                         clock uncertainty           -0.221     6.672    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)       -0.016     6.656    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  5.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.007%)  route 0.688ns (82.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.561    -0.586    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X40Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.688     0.243    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X38Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.832    -0.823    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X38Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.221    -0.047    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.060     0.013    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.476%)  route 0.715ns (83.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.561    -0.586    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X41Y13         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.715     0.270    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X41Y10         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.833    -0.822    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X41Y10         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.221    -0.046    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.070     0.024    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.888%)  route 0.807ns (83.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.558    -0.589    ipbus/trans/cfg/clk
    SLICE_X42Y31         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.807     0.382    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X45Y31         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.827    -0.828    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X45Y31         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.221    -0.052    
    SLICE_X45Y31         FDRE (Hold_fdre_C_D)         0.070     0.018    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.186ns (17.989%)  route 0.848ns (82.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.558    -0.589    ipbus/trans/iface/clk
    SLICE_X49Y28         FDRE                                         r  ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.181    -0.267    ipbus/trans/iface/first
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.045    -0.222 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          0.667     0.445    ipbus/udp_if/clock_crossing_if/we
    SLICE_X28Y14         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.830    -0.825    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X28Y14         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.221    -0.049    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.075     0.026    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.128ns (12.209%)  route 0.920ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.697    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.356    -1.659 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486    -1.173    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Inst_system_clocks/bufgipb/O
                         net (fo=550, routed)         0.564    -0.583    Inst_system_clocks/clko_ipb
    SLICE_X15Y34         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.455 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=223, routed)         0.920     0.465    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X14Y22         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.925    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.825    -0.830    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X14Y22         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.221    -0.054    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.006    -0.048    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out1_R_W_PLL
  To Clock:  clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       15.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.203ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/d_reg_we_reg/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.638ns (33.043%)  route 3.318ns (66.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 22.195 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404     5.118    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.242 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.914     6.156    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X44Y51         FDCE                                         f  ALPIDE_reader/d_reg_we_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.439    22.195    ALPIDE_reader/DCLK
    SLICE_X44Y51         FDCE                                         r  ALPIDE_reader/d_reg_we_reg/C
                         clock pessimism              0.000    22.195    
                         clock uncertainty           -0.431    21.764    
    SLICE_X44Y51         FDCE (Recov_fdce_C_CLR)     -0.405    21.359    ALPIDE_reader/d_reg_we_reg
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 15.203    

Slack (MET) :             15.207ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/slave_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.638ns (33.072%)  route 3.314ns (66.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 22.195 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404     5.118    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.242 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.910     6.151    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X45Y51         FDCE                                         f  ALPIDE_reader/slave_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.439    22.195    ALPIDE_reader/DCLK
    SLICE_X45Y51         FDCE                                         r  ALPIDE_reader/slave_err_reg/C
                         clock pessimism              0.000    22.195    
                         clock uncertainty           -0.431    21.764    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.405    21.359    ALPIDE_reader/slave_err_reg
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                 15.207    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_onehot_rr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.638ns (33.108%)  route 3.308ns (66.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.806ns = ( 22.194 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404     5.118    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.242 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.904     6.146    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X43Y52         FDCE                                         f  ALPIDE_reader/FSM_onehot_rr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.438    22.194    ALPIDE_reader/DCLK
    SLICE_X43Y52         FDCE                                         r  ALPIDE_reader/FSM_onehot_rr_state_reg[1]/C
                         clock pessimism              0.000    22.194    
                         clock uncertainty           -0.431    21.763    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.405    21.358    ALPIDE_reader/FSM_onehot_rr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.358    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.254ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            d_reg_we1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.638ns (33.293%)  route 3.281ns (66.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.517     5.230    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.354 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.765     6.119    pwm_signal_i_2_n_0
    SLICE_X48Y49         FDCE                                         f  d_reg_we1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    DCLK_o_OBUF
    SLICE_X48Y49         FDCE                                         r  d_reg_we1_reg/C
                         clock pessimism              0.000    22.209    
                         clock uncertainty           -0.431    21.778    
    SLICE_X48Y49         FDCE (Recov_fdce_C_CLR)     -0.405    21.373    d_reg_we1_reg
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 15.254    

Slack (MET) :             15.258ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pwm_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.638ns (33.322%)  route 3.277ns (66.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.517     5.230    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.354 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.760     6.114    pwm_signal_i_2_n_0
    SLICE_X49Y49         FDCE                                         f  pwm_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    DCLK_o_OBUF
    SLICE_X49Y49         FDCE                                         r  pwm_cnt_reg[0]/C
                         clock pessimism              0.000    22.209    
                         clock uncertainty           -0.431    21.778    
    SLICE_X49Y49         FDCE (Recov_fdce_C_CLR)     -0.405    21.373    pwm_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                 15.258    

Slack (MET) :             15.267ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cc_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.638ns (33.386%)  route 3.267ns (66.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.792ns = ( 22.208 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.517     5.230    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.354 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.751     6.105    pwm_signal_i_2_n_0
    SLICE_X49Y44         FDCE                                         f  cc_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.451    22.208    DCLK_o_OBUF
    SLICE_X49Y44         FDCE                                         r  cc_state_reg[0]/C
                         clock pessimism              0.000    22.208    
                         clock uncertainty           -0.431    21.777    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.405    21.372    cc_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.372    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 15.267    

Slack (MET) :             15.267ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cc_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.638ns (33.386%)  route 3.267ns (66.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.792ns = ( 22.208 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.517     5.230    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.354 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.751     6.105    pwm_signal_i_2_n_0
    SLICE_X49Y44         FDCE                                         f  cc_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.451    22.208    DCLK_o_OBUF
    SLICE_X49Y44         FDCE                                         r  cc_state_reg[1]/C
                         clock pessimism              0.000    22.208    
                         clock uncertainty           -0.431    21.777    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.405    21.372    cc_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.372    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 15.267    

Slack (MET) :             15.299ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.638ns (33.622%)  route 3.233ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404     5.118    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.242 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.829     6.070    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X44Y47         FDCE                                         f  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    ALPIDE_reader/DCLK
    SLICE_X44Y47         FDCE                                         r  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[1]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    21.370    ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.370    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 15.299    

Slack (MET) :             15.299ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.638ns (33.622%)  route 3.233ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404     5.118    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.242 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.829     6.070    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X44Y47         FDCE                                         f  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    ALPIDE_reader/DCLK
    SLICE_X44Y47         FDCE                                         r  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[2]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    21.370    ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.370    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 15.299    

Slack (MET) :             15.299ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.638ns (33.622%)  route 3.233ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404     5.118    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.242 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.829     6.070    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X44Y47         FDCE                                         f  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    ALPIDE_reader/DCLK
    SLICE_X44Y47         FDCE                                         r  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[3]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    21.370    ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.370    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 15.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.559ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            d_FIFO_we1_reg/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.326ns (20.206%)  route 1.288ns (79.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092     1.473    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.518 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.196     1.714    pwm_signal_i_2_n_0
    SLICE_X50Y48         FDCE                                         f  d_FIFO_we1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y48         FDCE                                         r  d_FIFO_we1_reg/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    d_FIFO_we1_reg
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.567ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            d_FIFO_we2_reg/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.326ns (20.114%)  route 1.295ns (79.886%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092     1.473    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.518 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.203     1.721    pwm_signal_i_2_n_0
    SLICE_X50Y47         FDCE                                         f  d_FIFO_we2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y47         FDCE                                         r  d_FIFO_we2_reg/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    d_FIFO_we2_reg
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pwm_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092     1.473    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.518 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248     1.766    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[1]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pwm_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092     1.473    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.518 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248     1.766    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[2]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pwm_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092     1.473    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.518 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248     1.766    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[3]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pwm_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092     1.473    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.518 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248     1.766    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[4]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pwm_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092     1.473    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.518 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248     1.766    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[5]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.612ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_i_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.326ns (19.647%)  route 1.334ns (80.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.104     1.485    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.530 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.229     1.760    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X38Y52         FDCE                                         f  ALPIDE_reader/FSM_sequential_i_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.830    -1.217    ALPIDE_reader/DCLK
    SLICE_X38Y52         FDCE                                         r  ALPIDE_reader/FSM_sequential_i_state_reg[1]/C
                         clock pessimism              0.000    -1.217    
                         clock uncertainty            0.431    -0.786    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.853    ALPIDE_reader/FSM_sequential_i_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.612ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_i_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.326ns (19.647%)  route 1.334ns (80.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.104     1.485    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.530 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.229     1.760    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X38Y52         FDCE                                         f  ALPIDE_reader/FSM_sequential_i_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.830    -1.217    ALPIDE_reader/DCLK
    SLICE_X38Y52         FDCE                                         r  ALPIDE_reader/FSM_sequential_i_state_reg[2]/C
                         clock pessimism              0.000    -1.217    
                         clock uncertainty            0.431    -0.786    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.853    ALPIDE_reader/FSM_sequential_i_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.636ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    C2                                                0.000     0.100 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092     1.473    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.518 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248     1.766    pwm_signal_i_2_n_0
    SLICE_X51Y49         FDCE                                         f  FIFO_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X51Y49         FDCE                                         r  FIFO_wr_en_reg/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X51Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.871    FIFO_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.871    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  2.636    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out2_R_W_PLL
  To Clock:  clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack        4.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/d_reg_we_reg/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.956ns  (logic 1.638ns (33.043%)  route 3.318ns (66.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 22.195 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404    16.229    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.353 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.914    17.267    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X44Y51         FDCE                                         f  ALPIDE_reader/d_reg_we_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.439    22.195    ALPIDE_reader/DCLK
    SLICE_X44Y51         FDCE                                         r  ALPIDE_reader/d_reg_we_reg/C
                         clock pessimism              0.000    22.195    
                         clock uncertainty           -0.431    21.764    
    SLICE_X44Y51         FDCE (Recov_fdce_C_CLR)     -0.405    21.359    ALPIDE_reader/d_reg_we_reg
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                         -17.267    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/slave_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.951ns  (logic 1.638ns (33.072%)  route 3.314ns (66.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 22.195 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404    16.229    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.353 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.910    17.262    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X45Y51         FDCE                                         f  ALPIDE_reader/slave_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.439    22.195    ALPIDE_reader/DCLK
    SLICE_X45Y51         FDCE                                         r  ALPIDE_reader/slave_err_reg/C
                         clock pessimism              0.000    22.195    
                         clock uncertainty           -0.431    21.764    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.405    21.359    ALPIDE_reader/slave_err_reg
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_onehot_rr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.946ns  (logic 1.638ns (33.108%)  route 3.308ns (66.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.806ns = ( 22.194 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404    16.229    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.353 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.904    17.257    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X43Y52         FDCE                                         f  ALPIDE_reader/FSM_onehot_rr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.438    22.194    ALPIDE_reader/DCLK
    SLICE_X43Y52         FDCE                                         r  ALPIDE_reader/FSM_onehot_rr_state_reg[1]/C
                         clock pessimism              0.000    22.194    
                         clock uncertainty           -0.431    21.763    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.405    21.358    ALPIDE_reader/FSM_onehot_rr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.358    
                         arrival time                         -17.257    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            d_reg_we1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.919ns  (logic 1.638ns (33.293%)  route 3.281ns (66.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.517    16.341    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.765    17.230    pwm_signal_i_2_n_0
    SLICE_X48Y49         FDCE                                         f  d_reg_we1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    DCLK_o_OBUF
    SLICE_X48Y49         FDCE                                         r  d_reg_we1_reg/C
                         clock pessimism              0.000    22.209    
                         clock uncertainty           -0.431    21.778    
    SLICE_X48Y49         FDCE (Recov_fdce_C_CLR)     -0.405    21.373    d_reg_we1_reg
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                         -17.230    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            pwm_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.914ns  (logic 1.638ns (33.322%)  route 3.277ns (66.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.517    16.341    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.760    17.225    pwm_signal_i_2_n_0
    SLICE_X49Y49         FDCE                                         f  pwm_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    DCLK_o_OBUF
    SLICE_X49Y49         FDCE                                         r  pwm_cnt_reg[0]/C
                         clock pessimism              0.000    22.209    
                         clock uncertainty           -0.431    21.778    
    SLICE_X49Y49         FDCE (Recov_fdce_C_CLR)     -0.405    21.373    pwm_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.373    
                         arrival time                         -17.225    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            cc_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.905ns  (logic 1.638ns (33.386%)  route 3.267ns (66.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.792ns = ( 22.208 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.517    16.341    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.751    17.216    pwm_signal_i_2_n_0
    SLICE_X49Y44         FDCE                                         f  cc_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.451    22.208    DCLK_o_OBUF
    SLICE_X49Y44         FDCE                                         r  cc_state_reg[0]/C
                         clock pessimism              0.000    22.208    
                         clock uncertainty           -0.431    21.777    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.405    21.372    cc_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.372    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            cc_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.905ns  (logic 1.638ns (33.386%)  route 3.267ns (66.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.792ns = ( 22.208 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.517    16.341    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.465 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.751    17.216    pwm_signal_i_2_n_0
    SLICE_X49Y44         FDCE                                         f  cc_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.451    22.208    DCLK_o_OBUF
    SLICE_X49Y44         FDCE                                         r  cc_state_reg[1]/C
                         clock pessimism              0.000    22.208    
                         clock uncertainty           -0.431    21.777    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.405    21.372    cc_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.372    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.870ns  (logic 1.638ns (33.622%)  route 3.233ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404    16.229    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.353 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.829    17.181    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X44Y47         FDCE                                         f  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    ALPIDE_reader/DCLK
    SLICE_X44Y47         FDCE                                         r  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[1]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    21.370    ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.370    
                         arrival time                         -17.181    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.870ns  (logic 1.638ns (33.622%)  route 3.233ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404    16.229    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.353 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.829    17.181    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X44Y47         FDCE                                         f  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    ALPIDE_reader/DCLK
    SLICE_X44Y47         FDCE                                         r  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[2]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    21.370    ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.370    
                         arrival time                         -17.181    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (clk_out1_R_W_PLL rise@25.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        4.870ns  (logic 1.638ns (33.622%)  route 3.233ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 22.206 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          2.404    16.229    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.353 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.829    17.181    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X44Y47         FDCE                                         f  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.449    22.206    ALPIDE_reader/DCLK
    SLICE_X44Y47         FDCE                                         r  ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[3]/C
                         clock pessimism              0.000    22.206    
                         clock uncertainty           -0.431    21.775    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    21.370    ALPIDE_reader/FSM_sequential_ALPIDEC_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.370    
                         arrival time                         -17.181    
  -------------------------------------------------------------------
                         slack                                  4.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.670ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            d_FIFO_we1_reg/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.614ns  (logic 0.326ns (20.206%)  route 1.288ns (79.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092    12.584    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.629 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.196    12.825    pwm_signal_i_2_n_0
    SLICE_X50Y48         FDCE                                         f  d_FIFO_we1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y48         FDCE                                         r  d_FIFO_we1_reg/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    d_FIFO_we1_reg
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          12.825    
  -------------------------------------------------------------------
                         slack                                 13.670    

Slack (MET) :             13.678ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            d_FIFO_we2_reg/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.621ns  (logic 0.326ns (20.114%)  route 1.295ns (79.886%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092    12.584    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.629 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.203    12.832    pwm_signal_i_2_n_0
    SLICE_X50Y47         FDCE                                         f  d_FIFO_we2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y47         FDCE                                         r  d_FIFO_we2_reg/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    d_FIFO_we2_reg
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          12.832    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.722ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            pwm_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092    12.584    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.629 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248    12.877    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[1]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          12.877    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            pwm_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092    12.584    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.629 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248    12.877    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[2]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          12.877    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            pwm_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092    12.584    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.629 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248    12.877    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[3]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          12.877    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            pwm_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092    12.584    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.629 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248    12.877    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[4]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          12.877    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.722ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            pwm_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092    12.584    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.629 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248    12.877    pwm_signal_i_2_n_0
    SLICE_X50Y49         FDCE                                         f  pwm_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X50Y49         FDCE                                         r  pwm_cnt_reg[5]/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X50Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.846    pwm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          12.877    
  -------------------------------------------------------------------
                         slack                                 13.722    

Slack (MET) :             13.723ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_i_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.660ns  (logic 0.326ns (19.647%)  route 1.334ns (80.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.104    12.596    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.641 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.229    12.871    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X38Y52         FDCE                                         f  ALPIDE_reader/FSM_sequential_i_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.830    -1.217    ALPIDE_reader/DCLK
    SLICE_X38Y52         FDCE                                         r  ALPIDE_reader/FSM_sequential_i_state_reg[1]/C
                         clock pessimism              0.000    -1.217    
                         clock uncertainty            0.431    -0.786    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.853    ALPIDE_reader/FSM_sequential_i_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          12.871    
  -------------------------------------------------------------------
                         slack                                 13.723    

Slack (MET) :             13.723ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/FSM_sequential_i_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.660ns  (logic 0.326ns (19.647%)  route 1.334ns (80.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.104    12.596    ALPIDE_reader/rstn
    SLICE_X42Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.641 f  ALPIDE_reader/d_reg_we_i_2/O
                         net (fo=46, routed)          0.229    12.871    ALPIDE_reader/d_reg_we_i_2_n_0
    SLICE_X38Y52         FDCE                                         f  ALPIDE_reader/FSM_sequential_i_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.830    -1.217    ALPIDE_reader/DCLK
    SLICE_X38Y52         FDCE                                         r  ALPIDE_reader/FSM_sequential_i_state_reg[2]/C
                         clock pessimism              0.000    -1.217    
                         clock uncertainty            0.431    -0.786    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.853    ALPIDE_reader/FSM_sequential_i_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          12.871    
  -------------------------------------------------------------------
                         slack                                 13.723    

Slack (MET) :             13.747ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            FIFO_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.111ns  (clk_out1_R_W_PLL rise@0.000ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.666ns  (logic 0.326ns (19.575%)  route 1.340ns (80.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.092    12.584    rstn_i_IBUF
    SLICE_X51Y48         LUT1 (Prop_lut1_I0_O)        0.045    12.629 f  pwm_signal_i_2/O
                         net (fo=22, routed)          0.248    12.877    pwm_signal_i_2_n_0
    SLICE_X51Y49         FDCE                                         f  FIFO_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.838    -1.210    DCLK_o_OBUF
    SLICE_X51Y49         FDCE                                         r  FIFO_wr_en_reg/C
                         clock pessimism              0.000    -1.210    
                         clock uncertainty            0.431    -0.779    
    SLICE_X51Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.871    FIFO_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.871    
                         arrival time                          12.877    
  -------------------------------------------------------------------
                         slack                                 13.747    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_R_W_PLL
  To Clock:  clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       23.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.296ns  (required time - arrival time)
  Source:                 FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_R_W_PLL rise@25.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.307%)  route 0.532ns (52.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.791ns = ( 22.209 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.252ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.380     1.380    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.919    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.823 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.571    -2.252    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X52Y43         FDPE                                         r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDPE (Prop_fdpe_C_Q)         0.478    -1.774 f  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.532    -1.241    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X53Y44         FDPE                                         f  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
    E3                   IBUF                         0.000    25.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    26.302    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    19.084 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    20.666    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    20.757 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         1.452    22.209    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X53Y44         FDPE                                         r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.514    22.723    
                         clock uncertainty           -0.133    22.590    
    SLICE_X53Y44         FDPE (Recov_fdpe_C_PRE)     -0.536    22.054    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         22.054    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                 23.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.202%)  route 0.179ns (54.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.489     0.489    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.384    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.358 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.566    -0.793    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X52Y43         FDPE                                         r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDPE (Prop_fdpe_C_Q)         0.148    -0.645 f  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.179    -0.465    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X53Y44         FDPE                                         f  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.536    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -2.077    ALPIDE_reader/MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.048 r  ALPIDE_reader/MMCM/inst/clkout1_buf/O
                         net (fo=290, routed)         0.837    -1.211    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X53Y44         FDPE                                         r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.434    -0.777    
    SLICE_X53Y44         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.926    FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.926    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out1_R_W_PLL
  To Clock:  clk_out2_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.638ns (41.152%)  route 2.342ns (58.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 8.307 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.761     4.475    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.599 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.581     5.179    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440     8.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.000     8.307    
                         clock uncertainty           -0.431     7.876    
    SLICE_X48Y57         FDCE (Recov_fdce_C_CLR)     -0.405     7.471    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.638ns (41.152%)  route 2.342ns (58.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 8.307 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.761     4.475    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.599 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.581     5.179    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440     8.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                         clock pessimism              0.000     8.307    
                         clock uncertainty           -0.431     7.876    
    SLICE_X48Y57         FDCE (Recov_fdce_C_CLR)     -0.405     7.471    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.638ns (41.152%)  route 2.342ns (58.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 8.307 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.761     4.475    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.599 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.581     5.179    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440     8.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C
                         clock pessimism              0.000     8.307    
                         clock uncertainty           -0.431     7.876    
    SLICE_X48Y57         FDCE (Recov_fdce_C_CLR)     -0.405     7.471    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.638ns (41.152%)  route 2.342ns (58.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 8.307 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.200     1.200    
    C2                                                0.000     1.200 r  rstn_i (IN)
                         net (fo=0)                   0.000     1.200    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514     2.714 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.761     4.475    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.599 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.581     5.179    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDPE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    12.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581     6.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440     8.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.000     8.307    
                         clock uncertainty           -0.431     7.876    
    SLICE_X48Y57         FDPE (Recov_fdpe_C_PRE)     -0.359     7.517    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  2.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.182ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.318ns  (logic 0.326ns (24.742%)  route 0.992ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.808    26.189    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.045    26.234 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.184    26.418    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.000     9.896    
                         clock uncertainty            0.431    10.327    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.092    10.235    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.235    
                         arrival time                          26.418    
  -------------------------------------------------------------------
                         slack                                 16.182    

Slack (MET) :             16.182ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.318ns  (logic 0.326ns (24.742%)  route 0.992ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.808    26.189    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.045    26.234 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.184    26.418    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                         clock pessimism              0.000     9.896    
                         clock uncertainty            0.431    10.327    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.092    10.235    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.235    
                         arrival time                          26.418    
  -------------------------------------------------------------------
                         slack                                 16.182    

Slack (MET) :             16.182ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.318ns  (logic 0.326ns (24.742%)  route 0.992ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.808    26.189    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.045    26.234 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.184    26.418    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C
                         clock pessimism              0.000     9.896    
                         clock uncertainty            0.431    10.327    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.092    10.235    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.235    
                         arrival time                          26.418    
  -------------------------------------------------------------------
                         slack                                 16.182    

Slack (MET) :             16.185ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out1_R_W_PLL  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out1_R_W_PLL rise@25.000ns)
  Data Path Delay:        1.318ns  (logic 0.326ns (24.742%)  route 0.992ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_R_W_PLL rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         input delay                  0.100    25.100    
    C2                                                0.000    25.100 r  rstn_i (IN)
                         net (fo=0)                   0.000    25.100    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    25.381 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.808    26.189    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.045    26.234 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.184    26.418    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDPE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.000     9.896    
                         clock uncertainty            0.431    10.327    
    SLICE_X48Y57         FDPE (Remov_fdpe_C_PRE)     -0.095    10.232    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.232    
                         arrival time                          26.418    
  -------------------------------------------------------------------
                         slack                                 16.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out2_R_W_PLL
  To Clock:  clk_out2_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       16.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.181ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        3.979ns  (logic 1.638ns (41.152%)  route 2.342ns (58.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 33.307 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.761    15.586    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.581    16.290    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440    33.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.000    33.307    
                         clock uncertainty           -0.431    32.876    
    SLICE_X48Y57         FDCE (Recov_fdce_C_CLR)     -0.405    32.471    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         32.471    
                         arrival time                         -16.290    
  -------------------------------------------------------------------
                         slack                                 16.181    

Slack (MET) :             16.181ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        3.979ns  (logic 1.638ns (41.152%)  route 2.342ns (58.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 33.307 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.761    15.586    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.581    16.290    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440    33.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                         clock pessimism              0.000    33.307    
                         clock uncertainty           -0.431    32.876    
    SLICE_X48Y57         FDCE (Recov_fdce_C_CLR)     -0.405    32.471    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         32.471    
                         arrival time                         -16.290    
  -------------------------------------------------------------------
                         slack                                 16.181    

Slack (MET) :             16.181ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        3.979ns  (logic 1.638ns (41.152%)  route 2.342ns (58.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 33.307 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.761    15.586    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.581    16.290    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440    33.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C
                         clock pessimism              0.000    33.307    
                         clock uncertainty           -0.431    32.876    
    SLICE_X48Y57         FDCE (Recov_fdce_C_CLR)     -0.405    32.471    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         32.471    
                         arrival time                         -16.290    
  -------------------------------------------------------------------
                         slack                                 16.181    

Slack (MET) :             16.227ns  (required time - arrival time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_R_W_PLL rise@36.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        3.979ns  (logic 1.638ns (41.152%)  route 2.342ns (58.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 33.307 - 36.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  1.200    12.311    
    C2                                                0.000    12.311 r  rstn_i (IN)
                         net (fo=0)                   0.000    12.311    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.514    13.825 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          1.761    15.586    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.581    16.290    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDPE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     36.111    36.111 r  
    E3                   IBUF                         0.000    36.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.302    37.413    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    30.196 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    31.777    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    31.868 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.440    33.307    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.000    33.307    
                         clock uncertainty           -0.431    32.876    
    SLICE_X48Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    32.517    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         32.517    
                         arrival time                         -16.290    
  -------------------------------------------------------------------
                         slack                                 16.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.293ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.318ns  (logic 0.326ns (24.742%)  route 0.992ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.808    12.300    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.045    12.345 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.184    12.529    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.000     9.896    
                         clock uncertainty            0.431    10.327    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.092    10.235    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.235    
                         arrival time                          12.529    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.318ns  (logic 0.326ns (24.742%)  route 0.992ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.808    12.300    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.045    12.345 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.184    12.529    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                         clock pessimism              0.000     9.896    
                         clock uncertainty            0.431    10.327    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.092    10.235    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.235    
                         arrival time                          12.529    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.318ns  (logic 0.326ns (24.742%)  route 0.992ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.808    12.300    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.045    12.345 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.184    12.529    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDCE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C
                         clock pessimism              0.000     9.896    
                         clock uncertainty            0.431    10.327    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.092    10.235    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.235    
                         arrival time                          12.529    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.296ns  (arrival time - required time)
  Source:                 rstn_i
                            (input port clocked by VIRTUAL_clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_R_W_PLL  {rise@11.111ns fall@23.611ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@11.111ns - VIRTUAL_clk_out2_R_W_PLL rise@11.111ns)
  Data Path Delay:        1.318ns  (logic 0.326ns (24.742%)  route 0.992ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.100ns
  Clock Path Skew:        -1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 9.896 - 11.111 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 11.111 - 11.111 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.431ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
                         ideal clock network latency
                                                      0.000    11.111    
                         input delay                  0.100    11.211    
    C2                                                0.000    11.211 r  rstn_i (IN)
                         net (fo=0)                   0.000    11.211    rstn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.281    11.492 r  rstn_i_IBUF_inst/O
                         net (fo=32, routed)          0.808    12.300    ALPIDE_reader/Read_FSM/rstn
    SLICE_X48Y57         LUT1 (Prop_lut1_I0_O)        0.045    12.345 f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3/O
                         net (fo=4, routed)           0.184    12.529    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_3_n_0
    SLICE_X48Y57         FDPE                                         f  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     11.111    11.111 r  
    E3                   IBUF                         0.000    11.111 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          0.536    11.647    ALPIDE_reader/MMCM/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     8.505 r  ALPIDE_reader/MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     9.035    ALPIDE_reader/MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     9.064 r  ALPIDE_reader/MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.832     9.896    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y57         FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.000     9.896    
                         clock uncertainty            0.431    10.327    
    SLICE_X48Y57         FDPE (Remov_fdpe_C_PRE)     -0.095    10.232    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.232    
                         arrival time                          12.529    
  -------------------------------------------------------------------
                         slack                                  2.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       38.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.318ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.398%)  route 0.763ns (62.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 43.051 - 40.000 ) 
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.729     3.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     3.678 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.763     4.441    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y74          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.695    43.051    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y74          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.200    
                         clock uncertainty           -0.035    43.165    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.405    42.760    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                 38.318    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.168%)  route 0.297ns (67.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.941 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.297     1.238    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y74          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y74          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.468     0.817    
    SLICE_X0Y74          FDCE (Remov_fdce_C_CLR)     -0.092     0.725    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       36.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    

Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    

Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    

Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    

Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk_i
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       38.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.318ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.398%)  route 0.763ns (62.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 43.051 - 40.000 ) 
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.729     3.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     3.678 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.763     4.441    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y74          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.695    43.051    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y74          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.200    
                         clock uncertainty           -0.035    43.165    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.405    42.760    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                 38.318    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.774%)  route 0.636ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.636     4.335    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X0Y53          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 38.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.238     1.193    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X0Y53          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X0Y53          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
    SLICE_X0Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.168%)  route 0.297ns (67.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.941 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.297     1.238    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y74          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y74          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.468     0.817    
    SLICE_X0Y74          FDCE (Remov_fdce_C_CLR)     -0.092     0.725    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_tx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       36.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    

Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    

Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    

Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    

Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.456ns (14.361%)  route 2.719ns (85.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         2.719     6.415    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 36.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.978%)  route 1.143ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.143     2.095    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  1.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 1.752ns (52.874%)  route 1.562ns (47.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 13.634 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.747     7.409    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y36         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.216    13.634    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y36         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.393    14.027    
                         clock uncertainty           -0.035    13.991    
    SLICE_X28Y36         FDCE (Recov_fdce_C_CLR)     -0.405    13.586    Inst_system_clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.752ns (54.382%)  route 1.470ns (45.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 13.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.655     7.317    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y34         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.336    13.754    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.364    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X28Y34         FDCE (Recov_fdce_C_CLR)     -0.405    13.677    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.752ns (54.382%)  route 1.470ns (45.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 13.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.655     7.317    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y34         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.336    13.754    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.364    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X28Y34         FDCE (Recov_fdce_C_CLR)     -0.405    13.677    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.752ns (54.382%)  route 1.470ns (45.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 13.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.655     7.317    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y34         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.336    13.754    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.364    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X28Y34         FDCE (Recov_fdce_C_CLR)     -0.405    13.677    Inst_system_clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.752ns (54.382%)  route 1.470ns (45.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 13.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.655     7.317    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y34         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.336    13.754    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.364    14.118    
                         clock uncertainty           -0.035    14.082    
    SLICE_X28Y34         FDCE (Recov_fdce_C_CLR)     -0.405    13.677    Inst_system_clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.752ns (56.501%)  route 1.349ns (43.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 13.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.534     7.196    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y35         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.220    13.639    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.393    14.031    
                         clock uncertainty           -0.035    13.996    
    SLICE_X28Y35         FDCE (Recov_fdce_C_CLR)     -0.405    13.591    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.752ns (56.501%)  route 1.349ns (43.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 13.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.534     7.196    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y35         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.220    13.639    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.393    14.031    
                         clock uncertainty           -0.035    13.996    
    SLICE_X28Y35         FDCE (Recov_fdce_C_CLR)     -0.405    13.591    Inst_system_clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.752ns (56.501%)  route 1.349ns (43.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 13.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.534     7.196    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y35         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.220    13.639    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.393    14.031    
                         clock uncertainty           -0.035    13.996    
    SLICE_X28Y35         FDCE (Recov_fdce_C_CLR)     -0.405    13.591    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.752ns (56.501%)  route 1.349ns (43.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 13.639 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.534     7.196    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y35         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.220    13.639    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y35         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.393    14.031    
                         clock uncertainty           -0.035    13.996    
    SLICE_X28Y35         FDCE (Recov_fdce_C_CLR)     -0.405    13.591    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 1.752ns (56.802%)  route 1.332ns (43.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 13.766 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.606     4.095    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.723 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.815     6.538    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.662 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.518     7.180    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y32         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          2.348    13.766    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.364    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.690    Inst_system_clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  6.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.535ns (55.182%)  route 0.435ns (44.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.145     2.296    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y33         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.358     1.803    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.328     1.475    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.535ns (55.182%)  route 0.435ns (44.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.145     2.296    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y33         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.358     1.803    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism             -0.328     1.475    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    Inst_system_clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.535ns (55.182%)  route 0.435ns (44.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.145     2.296    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y33         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.358     1.803    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.328     1.475    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    Inst_system_clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.535ns (55.182%)  route 0.435ns (44.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.145     2.296    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y33         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.358     1.803    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y33         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.328     1.475    
    SLICE_X28Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    Inst_system_clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.535ns (52.277%)  route 0.488ns (47.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.199     2.350    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y32         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.334     1.779    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism             -0.328     1.451    
    SLICE_X28Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    Inst_system_clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.535ns (52.277%)  route 0.488ns (47.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.199     2.350    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y32         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.334     1.779    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism             -0.328     1.451    
    SLICE_X28Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    Inst_system_clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.535ns (52.277%)  route 0.488ns (47.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.199     2.350    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y32         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.334     1.779    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism             -0.328     1.451    
    SLICE_X28Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    Inst_system_clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.535ns (52.277%)  route 0.488ns (47.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.199     2.350    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y32         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.334     1.779    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y32         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.328     1.451    
    SLICE_X28Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    Inst_system_clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.535ns (49.690%)  route 0.542ns (50.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.252     2.403    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y34         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.337     1.782    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.328     1.454    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.535ns (49.690%)  route 0.542ns (50.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.069     1.326    Inst_system_clocks/clkdiv/clk
    SLICE_X30Y34         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.816 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.290     2.106    Inst_system_clocks/clkdiv/rst_b
    SLICE_X29Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.151 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.252     2.403    Inst_system_clocks/clkdiv/clear
    SLICE_X28Y34         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=23, routed)          1.337     1.782    Inst_system_clocks/clkdiv/clk
    SLICE_X28Y34         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.328     1.454    
    SLICE_X28Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  1.041    





