<!--
 * @Author: LingZichao
 * @Date: 2022-04-21 08:37:17
 * @LastEditors: LingZichao
 * @LastEditTime: 2022-04-21 08:37:18
 * @FilePath: /SuzuranOC/2022.4/CQU_MIPS/log.md
 * @Description: 
 * 
 * Copyright (c) 2022 by LingZichao@bupt, All Rights Reserved. 
-->
一些注意点如下:
* 在8bit pipeline全加器中可以看出pipline与concurrenc的一些联系
* always与组合逻辑时序逻辑的运用.
* 在FPGA真实仿真中,reg的消耗的资源会略大