\hypertarget{sparc_2isa__traits_8hh}{
\section{arch/sparc/isa\_\-traits.hh}
\label{sparc_2isa__traits_8hh}\index{arch/sparc/isa\_\-traits.hh@{arch/sparc/isa\_\-traits.hh}}
}
{\ttfamily \#include \char`\"{}arch/sparc/sparc\_\-traits.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/sparc/types.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/types.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/static\_\-inst\_\-fwd.hh\char`\"{}}\par
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceBigEndianGuest}{BigEndianGuest}
\item 
namespace \hyperlink{namespaceSparcISA}{SparcISA}
\end{DoxyCompactItemize}
\subsection*{マクロ定義}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{sparc_2isa__traits_8hh_aae21ac6833454e7ead9810c372658afc}{ISA\_\-HAS\_\-DELAY\_\-SLOT}~1
\end{DoxyCompactItemize}
\subsection*{列挙型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{namespaceSparcISA_acdad6d81b9a94402ce3979d531ae4f40}{InterruptTypes} \{ \par
\hyperlink{namespaceSparcISA_acdad6d81b9a94402ce3979d531ae4f40a990facc9547cd65bb78a7b1dd3141a47}{IT\_\-TRAP\_\-LEVEL\_\-ZERO}, 
\hyperlink{namespaceSparcISA_acdad6d81b9a94402ce3979d531ae4f40a4f80311c3981b4bb9a2fe0754cde660c}{IT\_\-HINTP}, 
\hyperlink{namespaceSparcISA_acdad6d81b9a94402ce3979d531ae4f40a0807b145d67d73e999f80760688319f6}{IT\_\-INT\_\-VEC}, 
\hyperlink{namespaceSparcISA_acdad6d81b9a94402ce3979d531ae4f40ab235dac7d6f199a238be0404d711b157}{IT\_\-CPU\_\-MONDO}, 
\par
\hyperlink{namespaceSparcISA_acdad6d81b9a94402ce3979d531ae4f40ae9f79440d594cb7eeac7d823720a62c8}{IT\_\-DEV\_\-MONDO}, 
\hyperlink{namespaceSparcISA_acdad6d81b9a94402ce3979d531ae4f40a39403fc273d5b050460c6a0f03a8e1e7}{IT\_\-RES\_\-ERROR}, 
\hyperlink{namespaceSparcISA_acdad6d81b9a94402ce3979d531ae4f40a8894b9db1ea658e61aabcfc0a8d50616}{IT\_\-SOFT\_\-INT}, 
\hyperlink{namespaceSparcISA_acdad6d81b9a94402ce3979d531ae4f40a2c6432ad9b7436e1bf24e9e795c49d50}{NumInterruptTypes}
 \}
\end{DoxyCompactItemize}
\subsection*{関数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{namespaceSparcISA_aaf291bfb6ea39d0d8b0c369307f2eb92}{decodeInst} (ExtMachInst)
\end{DoxyCompactItemize}
\subsection*{変数}
\begin{DoxyCompactItemize}
\item 
const int \hyperlink{namespaceSparcISA_a8f4ba87c53caab23396d3b86b672b0fb}{MachineBytes} = 8
\item 
const MachInst \hyperlink{namespaceSparcISA_a636df3d1cbf44a747182aa98c4f89429}{NoopMachInst} = 0x01000000
\item 
const int \hyperlink{namespaceSparcISA_a554fef169d109a5ccb7ce0dd6a43e521}{LogVMPageSize} = 13
\item 
const int \hyperlink{namespaceSparcISA_a891eaf95159d764e6efae501c2860a3a}{VMPageSize} = (1 $<$$<$ LogVMPageSize)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{namespaceSparcISA_a63fc50b3e99f87e3eb05f5a8bd473ea4}{SegKPMEnd} = ULL(0xfffffffc00000000)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{namespaceSparcISA_a1b6320d4c0e7fb8b5cf9f28cef6681e0}{SegKPMBase} = ULL(0xfffffac000000000)
\item 
const int \hyperlink{namespaceSparcISA_a500ead3838797254da115aeeff14aaa5}{PageShift} = 13
\item 
const int \hyperlink{namespaceSparcISA_a7a804a2139c455999786dede70a4467b}{PageBytes} = 1ULL $<$$<$ PageShift
\item 
const int \hyperlink{namespaceSparcISA_a518c446960e93d236b89246eabc20298}{BranchPredAddrShiftAmt} = 2
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{namespaceSparcISA_ab232c3f77d12da8f20157152adc977bd}{StartVAddrHole} = ULL(0x0000800000000000)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{namespaceSparcISA_a4d93696a5ef64a474d95daebd255181b}{EndVAddrHole} = ULL(0xFFFF7FFFFFFFFFFF)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{namespaceSparcISA_a23f8389b82b2ea7be78d3f123b91ec4c}{VAddrAMask} = ULL(0xFFFFFFFF)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{namespaceSparcISA_abb8b7685b079953e35015543262458e2}{PAddrImplMask} = ULL(0x000000FFFFFFFFFF)
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{namespaceSparcISA_aa9425c8366e078ba79a7d9730ad25492}{BytesInPageMask} = ULL(0x1FFF)
\item 
const bool \hyperlink{namespaceSparcISA_a1c3adbc67ce574fe545e332d3bc677be}{HasUnalignedMemAcc} = false
\item 
const bool \hyperlink{namespaceSparcISA_a9faf3aac879cfa867d4ae15d4119c45e}{CurThreadInfoImplemented} = false
\item 
const int \hyperlink{namespaceSparcISA_a7e5bf2f33f34327efc1eeccbb0c1141f}{CurThreadInfoReg} = -\/1
\end{DoxyCompactItemize}


\subsection{マクロ定義}
\hypertarget{sparc_2isa__traits_8hh_aae21ac6833454e7ead9810c372658afc}{
\index{sparc/isa\_\-traits.hh@{sparc/isa\_\-traits.hh}!ISA\_\-HAS\_\-DELAY\_\-SLOT@{ISA\_\-HAS\_\-DELAY\_\-SLOT}}
\index{ISA\_\-HAS\_\-DELAY\_\-SLOT@{ISA\_\-HAS\_\-DELAY\_\-SLOT}!sparc/isa_traits.hh@{sparc/isa\_\-traits.hh}}
\subsubsection[{ISA\_\-HAS\_\-DELAY\_\-SLOT}]{\setlength{\rightskip}{0pt plus 5cm}\#define ISA\_\-HAS\_\-DELAY\_\-SLOT~1}}
\label{sparc_2isa__traits_8hh_aae21ac6833454e7ead9810c372658afc}
