# CMOS NAND Gate â€” Cadence Virtuoso Design & Layout

Transistor-level CMOS NAND gate designed and verified in **Cadence Virtuoso**. Includes schematic, generated symbol, layout, testbench, DRC/LVS verification, and functional validation through transient simulation.

---

## ğŸ“Œ Short description
Two-input CMOS NAND gate design implemented at transistor level. Verified using schematic simulation and layout parasitic checks with DRC and LVS clean results.

---

## ğŸ“ Key results
- **Schematic NAND gate simulation:** Logic function validated (output LOW only when both inputs are HIGH).  
- **Generated symbol** for hierarchical reuse.  
- **Layout (Layout XL):** Designed, routed, and verified.  
- **DRC:** Clean (no violations).  
- **LVS:** Clean, matches schematic.  

---

## ğŸ›  Tools & environment
- **Cadence Virtuoso** (schematic, symbol, layout design)  
- **Layout XL** (for DRC / LVS checks)  
- **ADE / Spectre** (for functional simulation and transient waveforms)  

---

## ğŸ“ Whatâ€™s included
- **Schematic** â†’ transistor-level NAND gate (2-input)  
- **Symbol** â†’ reusable gate representation  
- **Testbench** â†’ transient analysis with input stimulus  
- **Layout (Layout XL)** â†’ clean design, DRC/LVS verified  
- **Simulation waveforms** â†’ functional truth table validation  

---

## ğŸ“‚ Repository structure (recommended)
