// Seed: 1384319182
module module_0 (
    output tri  id_0,
    output tri1 id_1
);
  logic \id_3 ;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5
);
  supply0 id_7 = 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign #((-1) && id_1 - 1) id_0 = (1 < id_7);
  tri1 id_8 = -1;
  parameter id_9 = 1;
endmodule
