#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 24 20:03:24 2021
# Process ID: 3564
# Current directory: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_auto_pc_0_synth_1
# Command line: vivado.exe -log design_1_auto_pc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_0.tcl
# Log file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.vds
# Journal file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_auto_pc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 375.891 ; gain = 165.965
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' (1#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' (2#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' (3#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' (4#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' (5#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' (6#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' (6#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' (7#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' (8#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' (9#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' (9#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' (9#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' (10#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (12#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (12#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (12#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (12#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (14#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (14#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (14#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (14#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (14#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (14#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (14#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s' (15#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (16#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (17#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 492.195 ; gain = 282.270
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 492.195 ; gain = 282.270
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 742.188 ; gain = 0.160
Finished Constraint Validation : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 742.188 ; gain = 532.262
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 742.188 ; gain = 532.262
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 742.188 ; gain = 532.262
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 742.188 ; gain = 532.262
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 742.188 ; gain = 532.262
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:05 . Memory (MB): peak = 742.188 ; gain = 532.262
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:08 . Memory (MB): peak = 747.758 ; gain = 537.832
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:02:09 . Memory (MB): peak = 752.797 ; gain = 542.871
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 752.797 ; gain = 542.871
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 752.797 ; gain = 542.871
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 752.797 ; gain = 542.871
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:10 . Memory (MB): peak = 752.797 ; gain = 542.871
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 752.797 ; gain = 542.871
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 752.797 ; gain = 542.871

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |    38|
|3     |LUT2    |    18|
|4     |LUT3    |   235|
|5     |LUT4    |    41|
|6     |LUT5    |    70|
|7     |LUT6    |   106|
|8     |SRL16E  |    18|
|9     |SRLC32E |    47|
|10    |FDRE    |   548|
|11    |FDSE    |    51|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:10 . Memory (MB): peak = 752.797 ; gain = 542.871
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 760.160 ; gain = 468.629
