Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 5fb055bc10bd41b9bc72daff73a0a12e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Add_Sub_Sim_behav xil_defaultlib.Add_Sub_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub_sim
Built simulation snapshot Add_Sub_Sim_behav
