
*** Running vivado
    with args -log hdmi_trans_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_trans_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hdmi_trans_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/ip_repo/vga'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/ip_repo/hdmi_trans'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top hdmi_trans_top -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 488.824 ; gain = 96.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_trans_top' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans_top.v:45]
	Parameter CNT_MAX bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/realtime/clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (1#1) [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/realtime/clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_shift' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/vga_shift.v:46]
	Parameter H_TOTAL bound to: 2199 - type: integer 
	Parameter H_SYNC bound to: 43 - type: integer 
	Parameter H_START bound to: 189 - type: integer 
	Parameter H_END bound to: 2109 - type: integer 
	Parameter V_TOTAL bound to: 1124 - type: integer 
	Parameter V_SYNC bound to: 4 - type: integer 
	Parameter V_START bound to: 40 - type: integer 
	Parameter V_END bound to: 1120 - type: integer 
	Parameter SQUARE_X bound to: 256 - type: integer 
	Parameter SQUARE_Y bound to: 256 - type: integer 
	Parameter SCREEN_X bound to: 1920 - type: integer 
	Parameter SCREEN_Y bound to: 1080 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_shift' (2#1) [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/vga_shift.v:46]
INFO: [Synth 8-6157] synthesizing module 'rd_image' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/rd_image.v:45]
	Parameter STOP_ADDR bound to: 65535 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_image' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/realtime/rom_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_image' (3#1) [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/realtime/rom_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rd_image' (4#1) [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/rd_image.v:45]
INFO: [Synth 8-6157] synthesizing module 'hdmi_trans' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans.v:44]
INFO: [Synth 8-6157] synthesizing module 'encode' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode' (5#1) [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:46]
INFO: [Synth 8-6157] synthesizing module 'parallel_to_serial' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/parallel_to_serial.v:44]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (6#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (7#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (7#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
INFO: [Synth 8-6155] done synthesizing module 'parallel_to_serial' (8#1) [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/parallel_to_serial.v:44]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_trans' (9#1) [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans.v:44]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_trans_top' (10#1) [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/hdmi_trans_top.v:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 545.480 ; gain = 153.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 545.480 ; gain = 153.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 545.480 ; gain = 153.445
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/rom_image/rom_image/rom_image_in_context.xdc] for cell 'inst_rd_image/inst_rom'
Finished Parsing XDC File [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/rom_image/rom_image/rom_image_in_context.xdc] for cell 'inst_rd_image/inst_rom'
Parsing XDC File [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/clock/clock/clock_in_context.xdc] for cell 'inst_clock'
Finished Parsing XDC File [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/clock/clock/clock_in_context.xdc] for cell 'inst_clock'
Parsing XDC File [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/constrs_1/new/top_pin.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/constrs_1/new/top_pin.xdc:2]
Finished Parsing XDC File [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/constrs_1/new/top_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/constrs_1/new/top_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_trans_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_trans_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.078 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.078 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 890.078 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_rd_image/inst_rom' at clock pin 'clka' is different from the actual clock period '6.737', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 890.078 ; gain = 498.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 890.078 ; gain = 498.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/clock/clock/clock_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/.Xil/Vivado-10168-DESKTOP-8PAFVVI/clock/clock/clock_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for inst_rd_image/inst_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 890.078 ; gain = 498.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/vga_shift.v:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/vga_shift.v:183]
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vpg_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vpg_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:162]
INFO: [Synth 8-5546] ROM "hdmi_oen_r" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 890.078 ; gain = 498.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 25    
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hdmi_trans_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_shift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module rd_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_r/c1_q_reg' into 'inst_hdmi_trans/inst_encode_chn_r/c0_q_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:141]
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_r/c1_reg_reg' into 'inst_hdmi_trans/inst_encode_chn_r/c0_reg_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:142]
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_g/de_q_reg' into 'inst_hdmi_trans/inst_encode_chn_r/de_q_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:136]
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_g/de_reg_reg' into 'inst_hdmi_trans/inst_encode_chn_r/de_reg_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:137]
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_g/c0_q_reg' into 'inst_hdmi_trans/inst_encode_chn_r/c0_q_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:139]
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_g/c0_reg_reg' into 'inst_hdmi_trans/inst_encode_chn_r/c0_reg_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:140]
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_g/c1_q_reg' into 'inst_hdmi_trans/inst_encode_chn_r/c0_q_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:141]
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_g/c1_reg_reg' into 'inst_hdmi_trans/inst_encode_chn_r/c0_reg_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:142]
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_b/de_q_reg' into 'inst_hdmi_trans/inst_encode_chn_r/de_q_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:136]
INFO: [Synth 8-4471] merging register 'inst_hdmi_trans/inst_encode_chn_b/de_reg_reg' into 'inst_hdmi_trans/inst_encode_chn_r/de_reg_reg' [E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.srcs/sources_1/new/encode.v:137]
INFO: [Synth 8-5546] ROM "inst_vga_shift/cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_vga_shift/vpg_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdmi_oen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_hdmi_trans/inst_encode_chn_r/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[0]' (FD) to 'inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[0]' (FD) to 'inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[0]' (FD) to 'inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_hdmi_trans/inst_encode_chn_r/c0_reg_reg' (FD) to 'inst_hdmi_trans/inst_encode_chn_r/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_hdmi_trans/inst_encode_chn_r/c0_q_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 890.078 ; gain = 498.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clock/clk_out1' to pin 'inst_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clock/clk_out2' to pin 'inst_clock/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 890.078 ; gain = 498.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 910.266 ; gain = 518.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 922.297 ; gain = 530.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 922.297 ; gain = 530.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 922.297 ; gain = 530.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 922.297 ; gain = 530.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 922.297 ; gain = 530.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 922.297 ; gain = 530.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 922.297 ; gain = 530.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clock         |         1|
|2     |rom_image     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clock       |     1|
|2     |rom_image   |     1|
|3     |CARRY4      |    46|
|4     |LUT1        |    28|
|5     |LUT2        |    62|
|6     |LUT3        |    42|
|7     |LUT4        |   116|
|8     |LUT5        |    92|
|9     |LUT6        |   139|
|10    |OSERDESE2   |     4|
|11    |OSERDESE2_1 |     4|
|12    |FDCE        |    42|
|13    |FDRE        |   194|
|14    |IBUF        |     1|
|15    |OBUF        |     1|
|16    |OBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------+------+
|      |Instance                          |Module               |Cells |
+------+----------------------------------+---------------------+------+
|1     |top                               |                     |   802|
|2     |  inst_hdmi_trans                 |hdmi_trans           |   367|
|3     |    inst_encode_chn_b             |encode               |   119|
|4     |    inst_encode_chn_g             |encode_0             |   117|
|5     |    inst_encode_chn_r             |encode_1             |   119|
|6     |    inst_parallel_to_serial_chn_b |parallel_to_serial   |     3|
|7     |    inst_parallel_to_serial_chn_g |parallel_to_serial_2 |     3|
|8     |    inst_parallel_to_serial_chn_r |parallel_to_serial_3 |     3|
|9     |    inst_parallel_to_serial_clk   |parallel_to_serial_4 |     3|
|10    |  inst_rd_image                   |rd_image             |    64|
|11    |  inst_vga_shift                  |vga_shift            |   341|
+------+----------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 922.297 ; gain = 530.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 922.297 ; gain = 185.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 922.297 ; gain = 530.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 922.297 ; gain = 541.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/demo/Mizair/7010/FPGA/Lab10_FPGA_hdmi_img/hdmi_trans.runs/synth_2/hdmi_trans_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_trans_top_utilization_synth.rpt -pb hdmi_trans_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 12 10:49:16 2020...
