set SynModuleInfo {
  {SRCNAME STEPMUL MODELNAME STEPMUL RTLNAME STEPMUL IS_TOP 1
    SUBMODULES {
      {MODELNAME STEPMUL_mul_16ns_16ns_32_1_1 RTLNAME STEPMUL_mul_16ns_16ns_32_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME STEPMUL_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1 RTLNAME STEPMUL_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1 BINDTYPE op TYPE all IMPL dsp48 LATENCY 3 ALLOW_PRAGMA 1}
    }
  }
}
