
---------- Begin Simulation Statistics ----------
final_tick                               481776938400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 352089                       # Simulator instruction rate (inst/s)
host_mem_usage                               16979340                       # Number of bytes of host memory used
host_op_rate                                   364567                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5250.56                       # Real time elapsed on the host
host_tick_rate                               91757174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1848664553                       # Number of instructions simulated
sim_ops                                    1914181305                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.481777                       # Number of seconds simulated
sim_ticks                                481776938400                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 666633033                       # number of cc regfile reads
system.cpu.cc_regfile_writes                667845674                       # number of cc regfile writes
system.cpu.committedInsts                  1848664553                       # Number of Instructions Simulated
system.cpu.committedOps                    1914181305                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.651520                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.651520                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          250367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4821093                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                268302663                       # Number of branches executed
system.cpu.iew.exec_nop                       2736578                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.737039                       # Inst execution rate
system.cpu.iew.exec_refs                    986485647                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  207450103                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                95143615                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             835559754                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1498                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            239829471                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          2293624381                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             779035544                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9276378                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            2092163635                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  40839                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 40553                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                4568481                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                146349                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents         144359                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1907810                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2913283                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                2256647191                       # num instructions consuming a value
system.cpu.iew.wb_count                    2072492229                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.700182                       # average fanout of values written-back
system.cpu.iew.wb_producers                1580063227                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.720707                       # insts written-back per cycle
system.cpu.iew.wb_sent                     2075366967                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2349166648                       # number of integer regfile reads
system.cpu.int_regfile_writes              1637093931                       # number of integer regfile writes
system.cpu.ipc                               1.534872                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.534872                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               348      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1083703069     51.57%     51.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             22254022      1.06%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2340      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                9374      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                8277      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               24241      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22405      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 122      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              32750      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  249      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1603      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  431      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 8409      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 401      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            784835600     37.35%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           210536366     10.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2101440013                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   940774444                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.447681                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               199490134     21.20%     21.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 164480      0.02%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       3      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     3      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    25      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   21      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    114      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     21.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              686407779     72.96%     94.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              54711853      5.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             3042018578                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         6373348145                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   2072326907                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        2667521909                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 2290886298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                2101440013                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1505                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       376706497                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          25865555                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1053                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    335616399                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1204191980                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.745104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.292909                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           308676701     25.63%     25.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           190754538     15.84%     41.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           282425043     23.45%     64.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           346957842     28.81%     93.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            71927469      5.97%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3450337      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  48      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   2      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1204191980                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.744741                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 195531                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             363860                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       165322                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            216549                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads         369194562                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         63386981                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            835559754                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           239829471                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              4589597346                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  68769                       # number of misc regfile writes
system.cpu.numCycles                       1204442347                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   128597                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  124436                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2564740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5133267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       426543                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           30                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33155235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66310859                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38765                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               326903595                       # Number of BP lookups
system.cpu.branchPred.condPredicted         263206737                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4435953                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            204092614                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               204068073                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987976                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                23489218                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                691                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4837379                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4813704                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            23675                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       364287661                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             452                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4434664                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1107996513                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.729845                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.798793                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       474296023     42.81%     42.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       170162092     15.36%     58.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        33710969      3.04%     61.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        40231324      3.63%     64.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       389596105     35.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1107996513                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           1851145670                       # Number of instructions committed
system.cpu.commit.opsCommitted             1916662422                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   899265334                       # Number of memory references committed
system.cpu.commit.loads                     712912647                       # Number of loads committed
system.cpu.commit.amos                             82                       # Number of atomic instructions committed
system.cpu.commit.membars                          87                       # Number of memory barriers committed
system.cpu.commit.branches                  249057579                       # Number of branches committed
system.cpu.commit.vector                       155673                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                  1699959279                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              16985701                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    996300085     51.98%     51.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult     20993321      1.10%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2229      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         9122      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp         8063      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt        22346      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult        22397      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           95      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc        30283      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          220      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         1548      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          376      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         6531      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          286      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    712912647     37.20%     90.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    186352687      9.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   1916662422                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     389596105                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    573620628                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        573620628                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    573620628                       # number of overall hits
system.cpu.dcache.overall_hits::total       573620628                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     62036832                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       62036832                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     62036832                       # number of overall misses
system.cpu.dcache.overall_misses::total      62036832                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 724928447636                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 724928447636                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 724928447636                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 724928447636                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    635657460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    635657460                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    635657460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    635657460                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.097595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.097595                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.097595                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.097595                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11685.452404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11685.452404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11685.452404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11685.452404                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       349349                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      6469909                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             60301                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          375385                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.793420                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.235396                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     33079961                       # number of writebacks
system.cpu.dcache.writebacks::total          33079961                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     28956733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     28956733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     28956733                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     28956733                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     33080099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     33080099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     33080099                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     33080099                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 340647442880                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 340647442880                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 340647442880                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 340647442880                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.052041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.052041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052041                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10297.654879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10297.654879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10297.654879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10297.654879                       # average overall mshr miss latency
system.cpu.dcache.replacements               33079961                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    390206744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       390206744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     59098102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      59098102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 684783344800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 684783344800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    449304846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    449304846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.131532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.131532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11587.230751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11587.230751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     27409553                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     27409553                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     31688549                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     31688549                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 317223702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 317223702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 10010.673004                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10010.673004                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    183413884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      183413884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2938730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2938730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  40145102836                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40145102836                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    186352614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    186352614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 13660.697933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13660.697933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1547180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1547180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1391550                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1391550                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23423740880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23423740880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16832.841709                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16832.841709                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            4                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        84400                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        84400                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        84400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        83600                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        83600                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        83600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        83600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           81                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              81                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        89600                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        89600                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           82                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           82                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.012195                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.012195                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        89600                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        89600                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        88800                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        88800                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.012195                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.012195                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        88800                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        88800                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.987815                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           606700889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          33080089                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.340364                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173200                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.987815                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         668737640                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        668737640                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 97577757                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             779166513                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 192578369                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             130300860                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                4568481                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            190346211                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1481                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             2347141199                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              20224308                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             6                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            4880195                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     2401481009                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   326903595                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          232370995                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1194733208                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 9139834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 3981                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1673                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         3006                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 293013071                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 43166                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1204191980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.083008                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.888418                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                688931229     57.21%     57.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 50371298      4.18%     61.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 57228986      4.75%     66.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 63178503      5.25%     71.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 94601272      7.86%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 27008638      2.24%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 53799115      4.47%     85.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 34849832      2.89%     88.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                134223107     11.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1204191980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.271415                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.993853                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    292935230                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        292935230                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    292935230                       # number of overall hits
system.cpu.icache.overall_hits::total       292935230                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        77795                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          77795                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        77795                       # number of overall misses
system.cpu.icache.overall_misses::total         77795                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    976325573                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    976325573                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    976325573                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    976325573                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    293013025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    293013025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    293013025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    293013025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000266                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000266                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000266                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000266                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 12549.978443                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12549.978443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 12549.978443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12549.978443                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        58834                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          610                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               669                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.943199                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    67.777778                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        75268                       # number of writebacks
system.cpu.icache.writebacks::total             75268                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2265                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2265                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2265                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2265                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        75530                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        75530                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        75530                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        75530                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    845979578                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    845979578                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    845979578                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    845979578                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000258                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000258                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000258                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000258                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 11200.576963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11200.576963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 11200.576963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11200.576963                       # average overall mshr miss latency
system.cpu.icache.replacements                  75268                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    292935230                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       292935230                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        77795                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         77795                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    976325573                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    976325573                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    293013025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    293013025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000266                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000266                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 12549.978443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12549.978443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2265                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2265                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        75530                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        75530                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    845979578                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    845979578                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 11200.576963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11200.576963                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           213.309408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           293010759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             75529                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3879.447087                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83200                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   213.309408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.833240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.833240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         293088554                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        293088554                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             6                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                   316454946                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads               122647107                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 8863                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation              144359                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               53476784                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads             11154909                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 351318                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 481776938400                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                4568481                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                178750070                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               488059894                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         417624                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 238540830                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             293855081                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             2305101883                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              10776131                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                130879                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               65656378                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1871960                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents       219441224                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          2549460058                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  3349430128                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               2599817718                       # Number of integer rename lookups
system.cpu.rename.vecLookups                   148459                       # Number of vector rename lookups
system.cpu.rename.committedMaps            2146373180                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                403086878                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   10683                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 391                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 785380309                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2999335255                       # The number of ROB reads
system.cpu.rob.writes                      4658306870                       # The number of ROB writes
system.cpu.thread_0.numInsts               1848664553                       # Number of Instructions committed
system.cpu.thread_0.numOps                 1914181305                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                72748                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             31655255                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31728003                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               72748                       # number of overall hits
system.l2.overall_hits::.cpu.data            31655255                       # number of overall hits
system.l2.overall_hits::total                31728003                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1424834                       # number of demand (read+write) misses
system.l2.demand_misses::total                1427603                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2769                       # number of overall misses
system.l2.overall_misses::.cpu.data           1424834                       # number of overall misses
system.l2.overall_misses::total               1427603                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    216219200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 110803448800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     111019668000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    216219200                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 110803448800                       # number of overall miss cycles
system.l2.overall_miss_latency::total    111019668000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            75517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         33080089                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33155606                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           75517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        33080089                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33155606                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.036667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.043072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043058                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.036667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.043072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043058                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78085.662694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77765.865217                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77766.485501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78085.662694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77765.865217                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77766.485501                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1144082                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              371072                       # number of writebacks
system.l2.writebacks::total                    371072                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data            3135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3135                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           3135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3135                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1421699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1424468                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1421699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1183145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2607613                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    202670000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 103668288800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 103870958800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    202670000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 103668288800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  77157626404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 181028585204                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.036667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.042977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.036667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.042977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078648                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73192.488263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72918.591629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72919.124052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73192.488263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72918.591629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65214.007078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69423.102740                       # average overall mshr miss latency
system.l2.replacements                        2564192                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11103826                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11103826                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11103826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11103826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22050865                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22050865                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22050865                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22050865                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1183145                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1183145                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  77157626404                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  77157626404                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65214.007078                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65214.007078                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        56000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        56000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  4666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       169600                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       169600                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 14133.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14133.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data           1269954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1269954                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          156940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              156940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13273436000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13273436000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1426894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1426894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.109987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.109987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84576.500573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84576.500573                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          508                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              508                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       156432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         156432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12481118400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12481118400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.109631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.109631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79786.222768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79786.222768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          72748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    216219200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    216219200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        75517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          75517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.036667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78085.662694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78085.662694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    202670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    202670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.036667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.036667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73192.488263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73192.488263                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      30385301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30385301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1267894                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1267894                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  97530012800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97530012800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     31653195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31653195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.040056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76922.844339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76922.844339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data         2627                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2627                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1265267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1265267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  91187170400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  91187170400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.039973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72069.508175                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72069.508175                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 5108157                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             5108785                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  248                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                444987                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3825.282377                       # Cycle average of tags in use
system.l2.tags.total_refs                    66027305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  34298751                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.925064                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1228800                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3756.640439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    68.641938                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.917149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.016758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.933907                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3957                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          716                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.966064                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 100609061                       # Number of tag accesses
system.l2.tags.data_accesses                100609061                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    740849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2733838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2288378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027754759532                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        41350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        41350                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7795173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             701011                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2569064                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371072                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5138128                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   742144                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 110374                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1295                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5138128                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               742144                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1886200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1899814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  322746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  311398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  125041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   94274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   93050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   73681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   72993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  43518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  45102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        41350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     121.589504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    447.657756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        40395     97.69%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          465      1.12%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          209      0.51%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           87      0.21%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119          186      0.45%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41350                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.916179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.801259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.151415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14964     36.19%     36.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              832      2.01%     38.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17493     42.30%     80.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1043      2.52%     83.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3144      7.60%     90.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              413      1.00%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1627      3.93%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              191      0.46%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1126      2.72%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               92      0.22%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              274      0.66%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               43      0.10%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               60      0.15%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               10      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               16      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41350                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 7063936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               328840192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47497216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    682.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  481776860400                       # Total gap between requests
system.mem_ctrls.avgGap                     163862.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       354432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    174965632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    146456192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     47413376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 735676.558485930203                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 363167304.315286815166                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 303991703.061559379101                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 98413544.154815018177                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         5538                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2843408                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      2289182                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       742144                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    193920378                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  99237523874                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  76886021294                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 11160179860637                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35016.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34900.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33586.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15037755.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       354432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    181978112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    146507648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     328840192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       354432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       354432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     47497216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     47497216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2769                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1421704                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      1144591                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2569064                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       371072                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        371072                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       735677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    377722754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    304098508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        682556938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       735677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       735677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     98587567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        98587567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     98587567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       735677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    377722754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    304098508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       781144505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5027754                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              740834                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       301833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       284894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       294107                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       345683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       355376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       321573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       331829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       349141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       310528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       329387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       275081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       269618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       298202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       322165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       309123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        53697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        33319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        22372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        46037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        47249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        46133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        41433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        46143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        43810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        43851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        56576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        54099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        46078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        50238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        57863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        51936                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             91640032678                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           18864133008                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       176317465546                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18226.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35068.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4199074                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             619916                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       949594                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   388.785338                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   268.242892                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   345.100845                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         9047      0.95%      0.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       452762     47.68%     48.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       140696     14.82%     63.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        60678      6.39%     69.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        41497      4.37%     74.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        33742      3.55%     77.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        24201      2.55%     80.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        20255      2.13%     82.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       166716     17.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       949594                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             321776256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           47413376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              667.894684                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               98.413544                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.49                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5136523689.024678                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2535330210.335962                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   17105162030.207092                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1711419825.695962                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39881934577.015656                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 144985298954.498718                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 91989504914.877502                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  303345174201.537415                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   629.638221                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 205249929433                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16086200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 260440808967                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    4868076193.344529                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2402816879.232071                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   16171168595.903913                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  2057730206.111925                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 39881934577.015656                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 152848184012.842804                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 85377533388.547134                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  303607443852.873047                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   630.182600                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 190469276637                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16086200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 275221461763                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2412635                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371072                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2193116                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156429                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156429                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2412635                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7702331                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7702331                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    376337408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               376337408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2569079                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2569079    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2569079                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          9769266425                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23877861422                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          31728724                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11474898                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22051403                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2193120                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1486211                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1426894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1426894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         75529                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31653195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       226314                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     99240169                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              99466483                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     19300480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   8468487168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             8487787648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         4050421                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47499520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37206033                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012507                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111141                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36740722     98.75%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 465281      1.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     30      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37206033                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 481776938400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        79572710403                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         151070768                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       66160187189                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
