-- VHDL for IBM SMS ALD page 42.10.09.1
-- Title: CONSOLE ASSEMBLY
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/26/2020 12:31:22 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_42_10_09_1_CONSOLE_ASSEMBLY is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_CONSOLE_READ_OP:	 in STD_LOGIC;
		MS_DISPLAY_ROUTINE:	 in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE:	 in STD_LOGIC;
		MS_ALTER_ROUTINE:	 in STD_LOGIC;
		PS_CONS_MX_32_OR_33_POS:	 in STD_LOGIC;
		PS_DISPLAY_ROUTINE_2:	 in STD_LOGIC;
		MS_CONS_MX_23_POS:	 in STD_LOGIC;
		PS_CONSOLE_WRITE_OP:	 in STD_LOGIC;
		PS_CONS_MX_32_POS:	 in STD_LOGIC;
		MS_CONS_MX_X3_POS:	 in STD_LOGIC;
		MS_CONS_MX_X2_POS:	 in STD_LOGIC;
		MS_CONS_MX_X1_POS:	 in STD_LOGIC;
		MV_2ND_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		MS_GATE_CONSOLE_PRTR_TO_E1_IN:	 out STD_LOGIC;
		PS_CONS_B_DATA_CH_GATE:	 out STD_LOGIC;
		PS_CONS_E2_REG_GATE:	 out STD_LOGIC;
		MS_CONS_ADDR_REG_EXIT_GATE:	 out STD_LOGIC;
		PS_CONS_ADDR_REG_EXIT_GATE:	 out STD_LOGIC;
		PS_GATE_CONSOLE_PRTR_TO_E1_IN:	 out STD_LOGIC);
end ALD_42_10_09_1_CONSOLE_ASSEMBLY;

architecture behavioral of ALD_42_10_09_1_CONSOLE_ASSEMBLY is 

	signal OUT_5A_4: STD_LOGIC;
	signal OUT_4A_E: STD_LOGIC;
	signal OUT_5B_6: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_1C_Q: STD_LOGIC;
	signal OUT_5E_NoPin: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_3G_A: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;

begin

	OUT_5A_4 <= NOT(MS_CONSOLE_READ_OP AND MS_DISPLAY_ROUTINE );
	OUT_4A_E <= NOT OUT_DOT_5A;
	OUT_5B_6 <= NOT(MS_ADDRESS_SET_ROUTINE AND MS_ALTER_ROUTINE );
	OUT_5C_C <= NOT(PS_CONS_MX_32_OR_33_POS AND PS_DISPLAY_ROUTINE_2 );
	OUT_2C_D <= NOT(OUT_5C_C AND MS_CONS_MX_23_POS );
	OUT_1C_Q <= OUT_2C_D;
	OUT_5E_NoPin <= NOT(PS_CONSOLE_WRITE_OP AND PS_CONS_MX_32_POS );
	OUT_3E_D <= NOT OUT_5E_NoPin;
	OUT_5G_C <= NOT(MS_CONS_MX_X3_POS AND MS_CONS_MX_X2_POS AND MS_CONS_MX_X1_POS );

	SMS_AEK_3G: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_5G,	-- Pin F
		OUT1 => OUT_3G_A,
		IN2 => OPEN );


	SMS_AEK_2G: entity SMS_AEK
	    port map (
		IN1 => OUT_3G_A,	-- Pin D
		OUT1 => OUT_2G_C,
		IN2 => OPEN );

	OUT_5H_C <= NOT(MV_2ND_CHECK_TEST_SWITCH );
	OUT_2I_C <= NOT OUT_4A_E;
	OUT_DOT_5A <= OUT_5A_4 OR OUT_5B_6;
	OUT_DOT_5G <= OUT_5G_C OR OUT_5H_C;

	MS_GATE_CONSOLE_PRTR_TO_E1_IN <= OUT_4A_E;
	PS_CONS_B_DATA_CH_GATE <= OUT_1C_Q;
	PS_CONS_E2_REG_GATE <= OUT_3E_D;
	MS_CONS_ADDR_REG_EXIT_GATE <= OUT_3G_A;
	PS_CONS_ADDR_REG_EXIT_GATE <= OUT_2G_C;
	PS_GATE_CONSOLE_PRTR_TO_E1_IN <= OUT_2I_C;


end;
