{
  "family": "STM32W1",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "STM32W108": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "TIM": {
          "instances": [
            {
              "name": "TIM1",
              "base": "0x4000A800",
              "irq": 0
            },
            {
              "name": "TIM2",
              "base": "0x4000A804",
              "irq": 1
            },
            {
              "name": "SLPTMR",
              "base": "0x4000600C",
              "irq": 4
            },
            {
              "name": "MAC_TIM",
              "base": "0x40002038",
              "irq": 8
            }
          ],
          "registers": {
            "TIM1_ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "TIM Interrupt Status Register"
            },
            "TIM1_MISSR": {
              "offset": "0x18",
              "size": 32,
              "description": "TIM interrupt missed register"
            },
            "TIM1_CR1": {
              "offset": "0x3800",
              "size": 32,
              "description": "control register 1"
            },
            "TIM1_IER": {
              "offset": "0x40",
              "size": 32,
              "description": "TIM Interrupt Enable Register"
            },
            "TIM1_CR2": {
              "offset": "0x3804",
              "size": 32,
              "description": "control register 2"
            },
            "TIM1_SMCR": {
              "offset": "0x3808",
              "size": 32,
              "description": "slave Mode Control register"
            },
            "TIM1_EGR": {
              "offset": "0x3814",
              "size": 32,
              "description": "TIM event generation register"
            },
            "TIM1_CCMR1_Input": {
              "offset": "0x3818",
              "size": 32,
              "description": "capture/compare mode register 1 (Input\n          mode)"
            },
            "TIM1_CCMR1_Output": {
              "offset": "0x3818",
              "size": 32,
              "description": "capture/compare mode register 1 (output\n          mode)"
            },
            "TIM1_CCMR2_Input": {
              "offset": "0x381C",
              "size": 32,
              "description": "capture/compare mode register 2 (input\n          mode)"
            },
            "TIM1_CCMR2_Output": {
              "offset": "0x381C",
              "size": 32,
              "description": "capture/compare mode register 2 (output\n          mode)"
            },
            "TIM1_CCER": {
              "offset": "0x3820",
              "size": 32,
              "description": "TIM capture/compare enable\n          register"
            },
            "TIM1_CNT": {
              "offset": "0x3824",
              "size": 32,
              "description": "TIM counter register"
            },
            "TIM1_PSC": {
              "offset": "0x3828",
              "size": 32,
              "description": "TIM prescaler register"
            },
            "TIM1_ARR": {
              "offset": "0x382C",
              "size": 32,
              "description": "TIM auto-reload register"
            },
            "TIM1_CCR1": {
              "offset": "0x3834",
              "size": 32,
              "description": "IM capture/compare register 1"
            },
            "TIM1_CCR2": {
              "offset": "0x3838",
              "size": 32,
              "description": "TIM capture/compare register 2"
            },
            "TIM1_CCR3": {
              "offset": "0x383C",
              "size": 32,
              "description": "TIM capture/compare register 3"
            },
            "TIM1_CCR4": {
              "offset": "0x3840",
              "size": 32,
              "description": "TIM capture/compare register 4"
            },
            "TIM1_OR": {
              "offset": "0x3850",
              "size": 32,
              "description": "TIM option register"
            }
          },
          "bits": {
            "TIM1_ISR": {
              "RSVD": {
                "bit": 8,
                "description": "RSVD",
                "width": 5
              },
              "TIF": {
                "bit": 6,
                "description": "TIF"
              },
              "CC4IF": {
                "bit": 4,
                "description": "CC4IF"
              },
              "CC3IF": {
                "bit": 3,
                "description": "CC3IF"
              },
              "CC2IF": {
                "bit": 2,
                "description": "CC2IF"
              },
              "CC1IF": {
                "bit": 1,
                "description": "CC1IF"
              },
              "UIF": {
                "bit": 0,
                "description": "UIF"
              }
            },
            "TIM1_MISSR": {
              "CC4IM": {
                "bit": 12,
                "description": "CC4IM"
              },
              "CC3IM": {
                "bit": 11,
                "description": "CC3IM"
              },
              "CC2IM": {
                "bit": 10,
                "description": "CC2IM"
              },
              "CC1IM": {
                "bit": 9,
                "description": "CC1IM"
              },
              "RSVD": {
                "bit": 0,
                "description": "RSVD",
                "width": 7
              }
            },
            "TIM1_CR1": {
              "ARBE": {
                "bit": 7,
                "description": "ARBE"
              },
              "CMS": {
                "bit": 5,
                "description": "CMS",
                "width": 2
              },
              "DIR": {
                "bit": 4,
                "description": "DIR"
              },
              "OPM": {
                "bit": 3,
                "description": "OPM"
              },
              "URS": {
                "bit": 2,
                "description": "URS"
              },
              "UDIS": {
                "bit": 1,
                "description": "UDIS"
              },
              "CEN": {
                "bit": 0,
                "description": "CEN"
              }
            },
            "TIM1_IER": {
              "TIE": {
                "bit": 6,
                "description": "TIE"
              },
              "CC4IE": {
                "bit": 4,
                "description": "CC4IE"
              },
              "CC3IE": {
                "bit": 3,
                "description": "CC3IE"
              },
              "CC2IE": {
                "bit": 2,
                "description": "CC2IE"
              },
              "CC1IE": {
                "bit": 1,
                "description": "CC1IE"
              },
              "UIE": {
                "bit": 0,
                "description": "UIE"
              }
            },
            "TIM1_CR2": {
              "TI1S": {
                "bit": 7,
                "description": "TI1S"
              },
              "MMS": {
                "bit": 4,
                "description": "MMS",
                "width": 3
              }
            },
            "TIM1_SMCR": {
              "ETP": {
                "bit": 15,
                "description": "ETP"
              },
              "ECE": {
                "bit": 14,
                "description": "ECE"
              },
              "ETPS": {
                "bit": 12,
                "description": "ETPS",
                "width": 2
              },
              "ETF": {
                "bit": 8,
                "description": "ETF",
                "width": 4
              },
              "MSM": {
                "bit": 7,
                "description": "MSM"
              },
              "TS": {
                "bit": 4,
                "description": "TS",
                "width": 3
              },
              "SMS": {
                "bit": 0,
                "description": "SMS",
                "width": 3
              }
            },
            "TIM1_EGR": {
              "TG": {
                "bit": 6,
                "description": "TG"
              },
              "CC4G": {
                "bit": 4,
                "description": "CC4G"
              },
              "CC3G": {
                "bit": 3,
                "description": "CC3G"
              },
              "CC2G": {
                "bit": 2,
                "description": "CC2G"
              },
              "CC1G": {
                "bit": 1,
                "description": "CC1G"
              },
              "UG": {
                "bit": 0,
                "description": "UG"
              }
            },
            "TIM1_CCMR1_Input": {
              "CC1S": {
                "bit": 0,
                "description": "CC1S",
                "width": 2
              },
              "IC1PSC": {
                "bit": 2,
                "description": "IC1PSC",
                "width": 2
              },
              "IC1F": {
                "bit": 4,
                "description": "IC1F",
                "width": 4
              },
              "CC2S": {
                "bit": 8,
                "description": "CC2S",
                "width": 2
              },
              "IC2PSC": {
                "bit": 10,
                "description": "IC2PSC",
                "width": 2
              },
              "IC2F": {
                "bit": 12,
                "description": "IC2F",
                "width": 4
              }
            },
            "TIM1_CCMR1_Output": {
              "OC2M": {
                "bit": 12,
                "description": "OC2M",
                "width": 3
              },
              "OC2PE": {
                "bit": 11,
                "description": "OC2PE"
              },
              "OC2FE": {
                "bit": 10,
                "description": "OC2FE"
              },
              "CC2S": {
                "bit": 8,
                "description": "CC2S",
                "width": 2
              },
              "OC1M": {
                "bit": 4,
                "description": "OC1M",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "OC1PE"
              },
              "OC1FE": {
                "bit": 2,
                "description": "OC1FE"
              },
              "CC1S": {
                "bit": 0,
                "description": "CC1S",
                "width": 2
              }
            },
            "TIM1_CCMR2_Input": {
              "CC3S": {
                "bit": 0,
                "description": "CC3S",
                "width": 2
              },
              "IC3PSC": {
                "bit": 2,
                "description": "IC3PSC",
                "width": 2
              },
              "IC3F": {
                "bit": 4,
                "description": "IC3F",
                "width": 4
              },
              "CC4S": {
                "bit": 8,
                "description": "CC4S",
                "width": 2
              },
              "IC4PSC": {
                "bit": 10,
                "description": "IC4PSC",
                "width": 2
              },
              "IC4F": {
                "bit": 12,
                "description": "IC4F",
                "width": 4
              }
            },
            "TIM1_CCMR2_Output": {
              "OC4M": {
                "bit": 12,
                "description": "OC4M",
                "width": 3
              },
              "OC4PE": {
                "bit": 11,
                "description": "OC4PE"
              },
              "OC4FE": {
                "bit": 10,
                "description": "OC4FE"
              },
              "CC4S": {
                "bit": 8,
                "description": "CC4S",
                "width": 2
              },
              "OC3M": {
                "bit": 4,
                "description": "OC3M",
                "width": 3
              },
              "OC3PE": {
                "bit": 3,
                "description": "OC3PE"
              },
              "OC3FE": {
                "bit": 2,
                "description": "OC3FE"
              },
              "CC3S": {
                "bit": 0,
                "description": "CC3S",
                "width": 2
              }
            },
            "TIM1_CCER": {
              "CC4P": {
                "bit": 13,
                "description": "CC4P"
              },
              "CC4E": {
                "bit": 12,
                "description": "CC4E"
              },
              "CC3P": {
                "bit": 9,
                "description": "CC3P"
              },
              "CC3E": {
                "bit": 8,
                "description": "CC3E"
              },
              "CC2P": {
                "bit": 5,
                "description": "CC2P"
              },
              "CC2E": {
                "bit": 4,
                "description": "CC2E"
              },
              "CC1P": {
                "bit": 1,
                "description": "CC1P"
              },
              "CC1E": {
                "bit": 0,
                "description": "CC1E"
              }
            },
            "TIM1_CNT": {
              "CNT": {
                "bit": 0,
                "description": "CNT",
                "width": 16
              }
            },
            "TIM1_PSC": {
              "PSC": {
                "bit": 0,
                "description": "PSC",
                "width": 16
              }
            },
            "TIM1_ARR": {
              "ARR": {
                "bit": 0,
                "description": "ARR",
                "width": 16
              }
            },
            "TIM1_CCR1": {
              "CCR": {
                "bit": 0,
                "description": "CCR",
                "width": 16
              }
            },
            "TIM1_CCR2": {
              "CCR": {
                "bit": 0,
                "description": "CCR",
                "width": 16
              }
            },
            "TIM1_CCR3": {
              "CCR": {
                "bit": 0,
                "description": "CCR",
                "width": 16
              }
            },
            "TIM1_CCR4": {
              "CCR": {
                "bit": 0,
                "description": "CCR",
                "width": 16
              }
            },
            "TIM1_OR": {
              "ORRSVD": {
                "bit": 3,
                "description": "ORRSVD"
              },
              "CLKMSKEN": {
                "bit": 2,
                "description": "CLKMSKEN"
              },
              "EXTRIGSEL": {
                "bit": 0,
                "description": "EXTRIGSEL",
                "width": 2
              }
            }
          }
        },
        "SC1": {
          "instances": [
            {
              "name": "SC1",
              "base": "0x4000A808",
              "irq": 5
            }
          ],
          "registers": {
            "SC1_ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial controller interrupt status\n          register"
            },
            "SC1_IER": {
              "offset": "0x40",
              "size": 32,
              "description": "Serial controller interrupt enable\n          register"
            },
            "SC1_ICR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Serial controller interrupt control\n          register"
            },
            "SC1_DR": {
              "offset": "0x2034",
              "size": 32,
              "description": "Serial control Data register"
            },
            "SC1_CR": {
              "offset": "0x204C",
              "size": 32,
              "description": "Serial controller control\n          register"
            },
            "SC1_CRR1": {
              "offset": "0x2058",
              "size": 32,
              "description": "Serial controller clock rate\n          register"
            },
            "SC1_CRR2": {
              "offset": "0x205C",
              "size": 32,
              "description": "Serial controller clock rate register\n          2"
            }
          },
          "bits": {
            "SC1_ISR": {
              "PE": {
                "bit": 14,
                "description": "PE"
              },
              "FE": {
                "bit": 13,
                "description": "FE"
              },
              "TXULODB": {
                "bit": 12,
                "description": "TXULODB"
              },
              "TXULODA": {
                "bit": 11,
                "description": "TXULODA"
              },
              "RXULODB": {
                "bit": 10,
                "description": "RXULODB"
              },
              "RXULODA": {
                "bit": 9,
                "description": "RXULODA"
              },
              "NACK": {
                "bit": 8,
                "description": "NACK"
              },
              "CMDFIN": {
                "bit": 7,
                "description": "CMDFIN"
              },
              "BTF": {
                "bit": 6,
                "description": "BTF"
              },
              "BRF": {
                "bit": 5,
                "description": "BRF"
              },
              "UDR": {
                "bit": 4,
                "description": "UDR"
              },
              "OVR": {
                "bit": 3,
                "description": "OVR"
              },
              "IDLE": {
                "bit": 2,
                "description": "IDLE"
              },
              "TXE": {
                "bit": 1,
                "description": "TXE"
              },
              "RXNE": {
                "bit": 0,
                "description": "RXNE"
              }
            },
            "SC1_IER": {
              "PEIE": {
                "bit": 14,
                "description": "PEIE"
              },
              "FEIE": {
                "bit": 13,
                "description": "FEIE"
              },
              "TXULODBIE": {
                "bit": 12,
                "description": "TXULODBIE"
              },
              "TXULODAIE": {
                "bit": 11,
                "description": "TXULODAIE"
              },
              "RXULODBIE": {
                "bit": 10,
                "description": "RXULODBIE"
              },
              "RXULODAIE": {
                "bit": 9,
                "description": "RXULODAIE"
              },
              "NACKIE": {
                "bit": 8,
                "description": "NACKIE"
              },
              "CMDFINIE": {
                "bit": 7,
                "description": "CMDFINIE"
              },
              "BTFIE": {
                "bit": 6,
                "description": "BTFIE"
              },
              "BRFIE": {
                "bit": 5,
                "description": "BRFIE"
              },
              "UDRIE": {
                "bit": 4,
                "description": "UDRIE"
              },
              "OVRIE": {
                "bit": 3,
                "description": "OVRIE"
              },
              "IDLEIE": {
                "bit": 2,
                "description": "IDLEIE"
              },
              "TXEIE": {
                "bit": 1,
                "description": "TXEIE"
              },
              "RXNEIE": {
                "bit": 0,
                "description": "RXNEIE"
              }
            },
            "SC1_ICR": {
              "IDLELEVEL": {
                "bit": 2,
                "description": "IDLELEVEL"
              },
              "TXELEVEL": {
                "bit": 1,
                "description": "TXELEVEL"
              },
              "RXNELEVEL": {
                "bit": 0,
                "description": "RXNELEVEL"
              }
            },
            "SC1_DR": {
              "DR": {
                "bit": 0,
                "description": "DR",
                "width": 8
              }
            },
            "SC1_CR": {
              "MODE": {
                "bit": 0,
                "description": "MODE",
                "width": 2
              }
            },
            "SC1_CRR1": {
              "LIN": {
                "bit": 0,
                "description": "LIN",
                "width": 4
              }
            },
            "SC1_CRR2": {
              "EXP": {
                "bit": 0,
                "description": "EXP",
                "width": 4
              }
            }
          }
        },
        "SC2": {
          "instances": [
            {
              "name": "SC2",
              "base": "0x4000A80C",
              "irq": 6
            }
          ],
          "registers": {
            "SC2_ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial controller interrupt status\n          register"
            },
            "SC2_IER": {
              "offset": "0x40",
              "size": 32,
              "description": "Serial controller interrupt enable\n          register"
            },
            "SC2_ICR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Serial controller interrupt control\n          register"
            },
            "SC2_DR": {
              "offset": "0x1830",
              "size": 32,
              "description": "Serial controller data\n          register"
            },
            "SC2_CR": {
              "offset": "0x1848",
              "size": 32,
              "description": "Serial controller control\n          register"
            },
            "SC2_CRR1": {
              "offset": "0x1854",
              "size": 32,
              "description": "Serial controller clock rate register\n          1"
            },
            "SC2_CRR2": {
              "offset": "0x1858",
              "size": 32,
              "description": "Serial controller clock rate register\n          2"
            }
          },
          "bits": {
            "SC2_ISR": {
              "PE": {
                "bit": 14,
                "description": "PE"
              },
              "FE": {
                "bit": 13,
                "description": "FE"
              },
              "TXULODB": {
                "bit": 12,
                "description": "TXULODB"
              },
              "TXULODA": {
                "bit": 11,
                "description": "TXULODA"
              },
              "RXULODB": {
                "bit": 10,
                "description": "RXULODB"
              },
              "RXULODA": {
                "bit": 9,
                "description": "RXULODA"
              },
              "NACK": {
                "bit": 8,
                "description": "NACK"
              },
              "CMDFIN": {
                "bit": 7,
                "description": "CMDFIN"
              },
              "BTF": {
                "bit": 6,
                "description": "BTF"
              },
              "BRF": {
                "bit": 5,
                "description": "BRF"
              },
              "UDR": {
                "bit": 4,
                "description": "UDR"
              },
              "OVR": {
                "bit": 3,
                "description": "OVR"
              },
              "IDLE": {
                "bit": 2,
                "description": "IDLE"
              },
              "TXE": {
                "bit": 1,
                "description": "TXE"
              },
              "RXNE": {
                "bit": 0,
                "description": "RXNE"
              }
            },
            "SC2_IER": {
              "PEIE": {
                "bit": 14,
                "description": "PEIE"
              },
              "FEIE": {
                "bit": 13,
                "description": "FEIE"
              },
              "TXULODBIE": {
                "bit": 12,
                "description": "TXULODBIE"
              },
              "TXULODAIE": {
                "bit": 11,
                "description": "TXULODAIE"
              },
              "RXULODBIE": {
                "bit": 10,
                "description": "RXULODBIE"
              },
              "RXULODAIE": {
                "bit": 9,
                "description": "RXULODAIE"
              },
              "NACKIE": {
                "bit": 8,
                "description": "NACKIE"
              },
              "CMDFINIE": {
                "bit": 7,
                "description": "CMDFINIE"
              },
              "BTFIE": {
                "bit": 6,
                "description": "BTFIE"
              },
              "BRFIE": {
                "bit": 5,
                "description": "BRFIE"
              },
              "UDRIE": {
                "bit": 4,
                "description": "UDRIE"
              },
              "OVRIE": {
                "bit": 3,
                "description": "OVRIE"
              },
              "IDLEIE": {
                "bit": 2,
                "description": "IDLEIE"
              },
              "TXEIE": {
                "bit": 1,
                "description": "TXEIE"
              },
              "RXNEIE": {
                "bit": 0,
                "description": "RXNEIE"
              }
            },
            "SC2_ICR": {
              "IDLELEVEL": {
                "bit": 2,
                "description": "IDLELEVEL"
              },
              "TXELEVEL": {
                "bit": 1,
                "description": "TXELEVEL"
              },
              "RXNELEVEL": {
                "bit": 0,
                "description": "RXNELEVEL"
              }
            },
            "SC2_DR": {
              "DR": {
                "bit": 0,
                "description": "DR",
                "width": 8
              }
            },
            "SC2_CR": {
              "MODE": {
                "bit": 0,
                "description": "MODE",
                "width": 2
              }
            },
            "SC2_CRR1": {
              "LIN": {
                "bit": 0,
                "description": "LIN",
                "width": 4
              }
            },
            "SC2_CRR2": {
              "EXP": {
                "bit": 0,
                "description": "EXP",
                "width": 4
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x4000A810",
              "irq": 11
            }
          ],
          "registers": {
            "ADC_ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC interrupt status register"
            },
            "ADC_IER": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC interrupt enable register"
            },
            "ADC_CR": {
              "offset": "0x27F4",
              "size": 32,
              "description": "ADC control register"
            },
            "ADC_OFFSETR": {
              "offset": "0x27F8",
              "size": 32,
              "description": "ADC offset register"
            },
            "ADC_GAINR": {
              "offset": "0x27FC",
              "size": 32,
              "description": "ADC gain register"
            },
            "ADC_DMACR": {
              "offset": "0x2800",
              "size": 32,
              "description": "ADC DMA control register"
            },
            "ADC_DMASR": {
              "offset": "0x2804",
              "size": 32,
              "description": "ADC DMA status register"
            },
            "ADC_DMAMSAR": {
              "offset": "0x2808",
              "size": 32,
              "description": "ADC DMA memory start address\n          register"
            },
            "ADC_DMANDTR": {
              "offset": "0x280C",
              "size": 32,
              "description": "ADC DMA number of data to transfer\n          register"
            },
            "ADC_DMAMNAR": {
              "offset": "0x2810",
              "size": 32,
              "description": "ADC DMA memory next address\n          register"
            },
            "ADC_DMACNDTR": {
              "offset": "0x2814",
              "size": 32,
              "description": "ADC DMA count number of data transferred\n          register"
            }
          },
          "bits": {
            "ADC_ISR": {
              "DMAOVF": {
                "bit": 4,
                "description": "DMAOVF"
              },
              "SAT": {
                "bit": 3,
                "description": "SAT"
              },
              "DMABF": {
                "bit": 2,
                "description": "DMABF"
              },
              "DMABHF": {
                "bit": 1,
                "description": "DMABHF"
              }
            },
            "ADC_IER": {
              "DMAOVFIE": {
                "bit": 4,
                "description": "DMAOVFIE"
              },
              "SATIE": {
                "bit": 3,
                "description": "SATIE"
              },
              "DMABFIE": {
                "bit": 2,
                "description": "DMABFIE"
              },
              "DMABHFIE": {
                "bit": 1,
                "description": "DMABHFIE"
              }
            },
            "ADC_CR": {
              "SMP": {
                "bit": 13,
                "description": "SMP",
                "width": 3
              },
              "HVSELP": {
                "bit": 12,
                "description": "HVSELP"
              },
              "HVSELN": {
                "bit": 11,
                "description": "HVSELN"
              },
              "CHSELP": {
                "bit": 7,
                "description": "CHSELP",
                "width": 4
              },
              "CHSELN": {
                "bit": 3,
                "description": "CHSELN",
                "width": 4
              },
              "CLK": {
                "bit": 2,
                "description": "CLK"
              },
              "ADON": {
                "bit": 0,
                "description": "ADON"
              }
            },
            "ADC_OFFSETR": {
              "OFFSET": {
                "bit": 0,
                "description": "OFFSET",
                "width": 16
              }
            },
            "ADC_GAINR": {
              "GAIN": {
                "bit": 0,
                "description": "GAIN",
                "width": 16
              }
            },
            "ADC_DMACR": {
              "RST": {
                "bit": 4,
                "description": "Write 1 to reset the ADC\n              DMA"
              },
              "AUTOWRAP": {
                "bit": 1,
                "description": "Selects DMA mode"
              },
              "LOAD": {
                "bit": 0,
                "description": "Loads the DMA buffer"
              }
            },
            "ADC_DMASR": {
              "AOVF": {
                "bit": 1,
                "description": "AOVF"
              },
              "ACT": {
                "bit": 0,
                "description": "ACT"
              }
            },
            "ADC_DMAMSAR": {
              "MSA": {
                "bit": 0,
                "description": "MSA",
                "width": 13
              }
            },
            "ADC_DMANDTR": {
              "NDT": {
                "bit": 0,
                "description": "NDT",
                "width": 13
              }
            },
            "ADC_DMAMNAR": {
              "MNA": {
                "bit": 1,
                "description": "MNA",
                "width": 13
              }
            },
            "ADC_DMACNDTR": {
              "CNDT": {
                "bit": 0,
                "description": "CNDT",
                "width": 13
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x4000A814",
              "irq": 12
            }
          ],
          "registers": {
            "EXTI_PR": {
              "offset": "0x00",
              "size": 32,
              "description": "EXTI pending register"
            },
            "EXTIA_TSR": {
              "offset": "0x4C",
              "size": 32,
              "description": "EXTIA trigger source register"
            },
            "EXTIB_TSR": {
              "offset": "0x50",
              "size": 32,
              "description": "EXTIB trigger source register"
            },
            "EXTIC_TSR": {
              "offset": "0x54",
              "size": 32,
              "description": "EXTIC trigger source register"
            },
            "EXTIC_CR": {
              "offset": "0x1400",
              "size": 32,
              "description": "EXTIC configuration register"
            },
            "EXTID_TSR": {
              "offset": "0x58",
              "size": 32,
              "description": "EXTID trigger source register"
            },
            "EXTID_CR": {
              "offset": "0x1404",
              "size": 32,
              "description": "EXTID configuration register"
            }
          },
          "bits": {
            "EXTIA_TSR": {
              "FILTEN": {
                "bit": 8,
                "description": "FILTEN"
              },
              "INTMOD": {
                "bit": 5,
                "description": "INTMOD",
                "width": 3
              }
            },
            "EXTIB_TSR": {
              "FILTEN": {
                "bit": 8,
                "description": "FILTEN"
              },
              "INTMOD": {
                "bit": 5,
                "description": "INTMOD",
                "width": 3
              }
            },
            "EXTIC_TSR": {
              "FILTEN": {
                "bit": 8,
                "description": "FILTEN"
              },
              "INTMOD": {
                "bit": 5,
                "description": "INTMOD",
                "width": 3
              }
            },
            "EXTIC_CR": {
              "GPIO_SEL": {
                "bit": 0,
                "description": "GPIO_SEL",
                "width": 5
              }
            },
            "EXTID_TSR": {
              "FILTEN": {
                "bit": 8,
                "description": "FILTEN"
              },
              "INTMOD": {
                "bit": 5,
                "description": "INTMOD",
                "width": 3
              }
            },
            "EXTID_CR": {
              "GPIO_SEL": {
                "bit": 0,
                "description": "GPIO_SEL",
                "width": 5
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x4000B000"
            },
            {
              "name": "GPIOB",
              "base": "0x4000B400"
            },
            {
              "name": "GPIOC",
              "base": "0x4000B800"
            },
            {
              "name": "GPIO_DBG",
              "base": "0x40004028"
            }
          ],
          "registers": {
            "GPIOA_CRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port A configuration register\n          (Low)"
            },
            "GPIOA_CRH": {
              "offset": "0x04",
              "size": 32,
              "description": "Port A configuration register\n          (High)"
            },
            "GPIOA_IDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port A input data register"
            },
            "GPIOA_ODR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port A output data register"
            },
            "GPIOA_BSR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port A bit set register"
            },
            "GPIOA_BRR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port A output clear register"
            }
          },
          "bits": {
            "GPIOA_CRL": {
              "CNFMODE3": {
                "bit": 12,
                "description": "CNFMODE3",
                "width": 4
              },
              "CNFMODE2": {
                "bit": 8,
                "description": "CNFMODE2",
                "width": 4
              },
              "CNFMODE1": {
                "bit": 4,
                "description": "CNFMODE1",
                "width": 4
              },
              "CNFMODE0": {
                "bit": 0,
                "description": "CNFMODE0",
                "width": 4
              }
            },
            "GPIOA_CRH": {
              "CNFMODE7": {
                "bit": 12,
                "description": "CNFMODE7",
                "width": 4
              },
              "CNFMODE6": {
                "bit": 8,
                "description": "CNFMODE6",
                "width": 4
              },
              "CNFMODE5": {
                "bit": 4,
                "description": "CNFMODE5",
                "width": 4
              },
              "CNFMODE4": {
                "bit": 0,
                "description": "CNFMODE4",
                "width": 4
              }
            },
            "GPIOA_IDR": {
              "IDR7": {
                "bit": 7,
                "description": "IDR7"
              },
              "IDR6": {
                "bit": 6,
                "description": "IDR6"
              },
              "IDR5": {
                "bit": 5,
                "description": "IDR5"
              },
              "IDR4": {
                "bit": 4,
                "description": "IDR4"
              },
              "IDR3": {
                "bit": 3,
                "description": "IDR3"
              },
              "IDR2": {
                "bit": 2,
                "description": "IDR2"
              },
              "IDR1": {
                "bit": 1,
                "description": "IDR1"
              },
              "IDR0": {
                "bit": 0,
                "description": "IDR0"
              }
            },
            "GPIOA_ODR": {
              "ODR7": {
                "bit": 7,
                "description": "ODR7"
              },
              "ODR6": {
                "bit": 6,
                "description": "ODR6"
              },
              "ODR5": {
                "bit": 5,
                "description": "ODR5"
              },
              "ODR4": {
                "bit": 4,
                "description": "ODR4"
              },
              "ODR3": {
                "bit": 3,
                "description": "ODR3"
              },
              "ODR2": {
                "bit": 2,
                "description": "ODR2"
              },
              "ODR1": {
                "bit": 1,
                "description": "ODR1"
              },
              "ODR0": {
                "bit": 0,
                "description": "ODR0"
              }
            },
            "GPIOA_BSR": {
              "BS7": {
                "bit": 7,
                "description": "BS7"
              },
              "BS6": {
                "bit": 6,
                "description": "BS6"
              },
              "BS5": {
                "bit": 5,
                "description": "BS5"
              },
              "BS4": {
                "bit": 4,
                "description": "BS4"
              },
              "BS3": {
                "bit": 3,
                "description": "BS3"
              },
              "BS2": {
                "bit": 2,
                "description": "BS2"
              },
              "BS1": {
                "bit": 1,
                "description": "BS1"
              },
              "BS0": {
                "bit": 0,
                "description": "BS0"
              }
            },
            "GPIOA_BRR": {
              "BR7": {
                "bit": 7,
                "description": "BR7"
              },
              "BR6": {
                "bit": 6,
                "description": "BR6"
              },
              "BR5": {
                "bit": 5,
                "description": "BR5"
              },
              "BR4": {
                "bit": 4,
                "description": "BR4"
              },
              "BR3": {
                "bit": 3,
                "description": "BR3"
              },
              "BR2": {
                "bit": 2,
                "description": "BR2"
              },
              "BR1": {
                "bit": 1,
                "description": "BR1"
              },
              "BR0": {
                "bit": 0,
                "description": "BR0"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDG",
              "base": "0x40006000"
            }
          ],
          "registers": {
            "WDG_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "WDG configuration register"
            },
            "WDG_KR": {
              "offset": "0x04",
              "size": 32,
              "description": "WDG key register"
            },
            "WDG_KICKSR": {
              "offset": "0x08",
              "size": 32,
              "description": "WDG kick-start register"
            }
          },
          "bits": {
            "WDG_CR": {
              "WDGDIS": {
                "bit": 1,
                "description": "WDGDIS"
              },
              "WDGEN": {
                "bit": 0,
                "description": "WDGEN"
              }
            },
            "WDG_KR": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 16
              }
            },
            "WDG_KICKSR": {
              "KS": {
                "bit": 0,
                "description": "KS",
                "width": 16
              }
            }
          }
        },
        "CLK": {
          "instances": [
            {
              "name": "CLK",
              "base": "0x40000008"
            }
          ],
          "registers": {
            "CLK_SLEEPCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Sleep timer control register"
            },
            "CLK_LSI10KCR": {
              "offset": "0x04",
              "size": 32,
              "description": "LSI Clock (10KHz) control\n          register"
            },
            "CLK_LSI1KCR": {
              "offset": "0x08",
              "size": 32,
              "description": "LSI Clock (1KHz) control\n          register"
            },
            "CLK_HSECR1": {
              "offset": "0x3FFC",
              "size": 32,
              "description": "HSE Clock (24MHz) control register\n          1"
            },
            "CLK_HSICR": {
              "offset": "0x4000",
              "size": 32,
              "description": "HSI Clock (12MHz) trim\n          register"
            },
            "CLK_PERIODCR": {
              "offset": "0x4008",
              "size": 32,
              "description": "Clock period control register"
            },
            "CLK_PERIODSR": {
              "offset": "0x400C",
              "size": 32,
              "description": "Clock period status register"
            },
            "CLK_DITHERCR": {
              "offset": "0x4010",
              "size": 32,
              "description": "Clock dither control register"
            },
            "CLK_HSECR2": {
              "offset": "0x4014",
              "size": 32,
              "description": "HSE Clock (24MHz) control register\n          2"
            },
            "CLK_CPUCR": {
              "offset": "0x4018",
              "size": 32,
              "description": "Clock source select register"
            }
          },
          "bits": {
            "CLK_SLEEPCR": {
              "LSEEN": {
                "bit": 0,
                "description": "Enables 32kHz external\n              XTAL"
              },
              "LSI10KEN": {
                "bit": 1,
                "description": "Enables 10kHz internal RC during\n              deep"
              }
            },
            "CLK_LSI10KCR": {
              "TUNE": {
                "bit": 0,
                "description": "Tune value for clkrc",
                "width": 4
              }
            },
            "CLK_LSI1KCR": {
              "CLKFRAC": {
                "bit": 0,
                "description": "Divider value fractional\n              portion",
                "width": 11
              },
              "CALINT": {
                "bit": 11,
                "description": "Divider value integer\n              portion",
                "width": 15
              }
            },
            "CLK_HSECR1": {
              "BIASTRIM": {
                "bit": 0,
                "description": "Bias trim setting for 24MHz\n              oscillator",
                "width": 4
              }
            },
            "CLK_HSICR": {
              "TUNE": {
                "bit": 0,
                "description": "Frequency trim setting for HF RC\n              oscillator",
                "width": 5
              }
            },
            "CLK_PERIODCR": {
              "MODE": {
                "bit": 0,
                "description": "Sets clock to be measured by\n              CLK_PERIOD",
                "width": 2
              }
            },
            "CLK_PERIODSR": {
              "PERIOD": {
                "bit": 0,
                "description": "Clock period measurement",
                "width": 16
              }
            },
            "CLK_DITHERCR": {
              "DIS": {
                "bit": 0,
                "description": "Dither disable"
              }
            },
            "CLK_HSECR2": {
              "SW1": {
                "bit": 0,
                "description": "OSCHF/XTAL is selected"
              },
              "EN": {
                "bit": 1,
                "description": "MHz crystal oscillator is main\n              clock"
              }
            },
            "CLK_CPUCR": {
              "SW2": {
                "bit": 0,
                "description": "12MHz/24MHz is selected"
              }
            }
          }
        },
        "RST": {
          "instances": [
            {
              "name": "RST",
              "base": "0x4000002C"
            }
          ],
          "registers": {
            "RST_SR": {
              "offset": "0x00",
              "size": 32,
              "description": "Reset Status Register"
            }
          },
          "bits": {
            "RST_SR": {
              "LKUP": {
                "bit": 7,
                "description": "LKUP"
              },
              "OBFAIL": {
                "bit": 6,
                "description": "OBFAIL"
              },
              "WKUP": {
                "bit": 5,
                "description": "WKUP"
              },
              "SWRST": {
                "bit": 4,
                "description": "SWRST"
              },
              "WDG": {
                "bit": 3,
                "description": "WDG"
              },
              "PIN": {
                "bit": 2,
                "description": "PIN"
              },
              "PWRLV": {
                "bit": 1,
                "description": "PWRLV"
              },
              "PWRHV": {
                "bit": 0,
                "description": "PWRHV"
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x4000402C"
            }
          ],
          "registers": {
            "FLASH_ACR": {
              "offset": "0x3FD4",
              "size": 32,
              "description": "FLASH access control register"
            },
            "FLASH_KEYR": {
              "offset": "0x3FD8",
              "size": 32,
              "description": "FLASH key register"
            },
            "FLASH_OPTKEYR": {
              "offset": "0x3FDC",
              "size": 32,
              "description": "FLASH OPT key register"
            },
            "FLASH_SR": {
              "offset": "0x3FE0",
              "size": 32,
              "description": "FLASH status register"
            },
            "FLASH_CR": {
              "offset": "0x3FE4",
              "size": 32,
              "description": "FLASH control register"
            },
            "FLASH_AR": {
              "offset": "0x3FE8",
              "size": 32,
              "description": "FLASH address register"
            },
            "FLASH_OBR": {
              "offset": "0x3FF0",
              "size": 32,
              "description": "FLASH option bytes register"
            },
            "FLASH_WRPR": {
              "offset": "0x3FF4",
              "size": 32,
              "description": "FLASH write protection\n          register"
            },
            "FLASH_CLKER": {
              "offset": "0x00",
              "size": 32,
              "description": "FLASH controller clock enable\n          register"
            },
            "FLASH_CLKSR": {
              "offset": "0x04",
              "size": 32,
              "description": "FLASH controller clock status\n          register"
            }
          },
          "bits": {
            "FLASH_ACR": {
              "PRFTBS": {
                "bit": 5,
                "description": "Prefetch Status"
              },
              "PRFTBE": {
                "bit": 4,
                "description": "PRFTBE"
              },
              "HLFCYA": {
                "bit": 3,
                "description": "HLFCYA"
              },
              "LATENCY": {
                "bit": 0,
                "description": "LATENCY",
                "width": 3
              }
            },
            "FLASH_KEYR": {
              "FKEYR": {
                "bit": 0,
                "description": "FKEYR",
                "width": 32
              }
            },
            "FLASH_OPTKEYR": {
              "OPTKEYR": {
                "bit": 0,
                "description": "OPTKEYR",
                "width": 32
              }
            },
            "FLASH_SR": {
              "EOP": {
                "bit": 5,
                "description": "EOP"
              },
              "WRPRTERR": {
                "bit": 4,
                "description": "WRPRTERR"
              },
              "PGERR": {
                "bit": 2,
                "description": "PGERR"
              },
              "BSY": {
                "bit": 0,
                "description": "BSY"
              }
            },
            "FLASH_CR": {
              "EOPIE": {
                "bit": 12,
                "description": "EOPIE"
              },
              "ERRIE": {
                "bit": 10,
                "description": "ERRIE"
              },
              "OPTWRE": {
                "bit": 9,
                "description": "OPTWRE"
              },
              "LOCK": {
                "bit": 7,
                "description": "LOCK"
              },
              "STRT": {
                "bit": 6,
                "description": "STRT"
              },
              "OPTER": {
                "bit": 5,
                "description": "OPTER"
              },
              "OPTPG": {
                "bit": 4,
                "description": "OPTPG"
              },
              "MER": {
                "bit": 2,
                "description": "MER"
              },
              "PER": {
                "bit": 1,
                "description": "PER"
              },
              "PG": {
                "bit": 0,
                "description": "PG"
              }
            },
            "FLASH_AR": {
              "FAR": {
                "bit": 0,
                "description": "FAR",
                "width": 32
              }
            },
            "FLASH_OBR": {
              "RDPRT": {
                "bit": 1,
                "description": "RDPRT"
              },
              "OPTERR": {
                "bit": 0,
                "description": "OPTERR"
              }
            },
            "FLASH_WRPR": {
              "WRP": {
                "bit": 0,
                "description": "WRP",
                "width": 32
              }
            },
            "FLASH_CLKER": {
              "EN": {
                "bit": 0,
                "description": "EN"
              }
            },
            "FLASH_CLKSR": {
              "BSY": {
                "bit": 1,
                "description": "BSY"
              },
              "ACK": {
                "bit": 0,
                "description": "ACK"
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40000004"
            }
          ],
          "registers": {
            "PWR_DSLEEPCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "PWR_DSLEEPCR1"
            },
            "PWR_DSLEEPCR2": {
              "offset": "0x10",
              "size": 32,
              "description": "PWR_DSLEEPCR2"
            },
            "PWR_VREGCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Voltage regulator Control\n          register"
            },
            "PWR_WAKECR1": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWR_WAKECR1"
            },
            "PWR_WAKECR2": {
              "offset": "0x20",
              "size": 32,
              "description": "PWR_WAKECR2"
            },
            "PWR_WAKESR": {
              "offset": "0x24",
              "size": 32,
              "description": "PWR_WAKESR"
            },
            "PWR_CPWRUPREQSR": {
              "offset": "0x30",
              "size": 32,
              "description": "PWR_CPWRUPREQSR"
            },
            "PWR_CSYSPWRUPREQSR": {
              "offset": "0x34",
              "size": 32,
              "description": "PWR_CSYSPWRUPREQSR"
            },
            "PWR_CSYSPWRUPACKSR": {
              "offset": "0x38",
              "size": 32,
              "description": "PWR_CSYSPWRUPACKSR"
            },
            "PWR_CSYSPWRUPACKCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "PWR_CSYSPWRUPACKCR"
            },
            "PWR_WAKEPAR": {
              "offset": "0xBC04",
              "size": 32,
              "description": "Wake GPIO Port A register"
            },
            "PWR_WAKEPBR": {
              "offset": "0xBC08",
              "size": 32,
              "description": "Wake GPIO Port B register"
            },
            "PWR_WAKEPCR": {
              "offset": "0xBC0C",
              "size": 32,
              "description": "Wake GPIO Port C register"
            },
            "PWR_WAKEFILTR": {
              "offset": "0xBC18",
              "size": 32,
              "description": "Wake filter register"
            }
          },
          "bits": {
            "PWR_DSLEEPCR1": {
              "PWR_CSYSPWRUPACKCR": {
                "bit": 1,
                "description": "PWR_CSYSPWRUPACKCR"
              }
            },
            "PWR_DSLEEPCR2": {
              "MODE": {
                "bit": 0,
                "description": "MODE"
              }
            },
            "PWR_VREGCR": {
              "PWR_VREGCR_1V2TRIM": {
                "bit": 0,
                "description": "1V2 regulator trim value",
                "width": 3
              },
              "PWR_VREGCR_1V2EN": {
                "bit": 4,
                "description": "1V2 direct controle of regulator\n              on/off"
              },
              "PWR_VREGCR_1V8TRIM": {
                "bit": 7,
                "description": "1V8 regulator trim value",
                "width": 3
              },
              "PWR_VREGCR_1V8EN": {
                "bit": 11,
                "description": "1V8 direct controle of regulator\n              on/off"
              },
              "PWR_VREGCR_VREFEN": {
                "bit": 15,
                "description": "VREF on/off"
              }
            },
            "PWR_WAKECR1": {
              "WAKEEN": {
                "bit": 0,
                "description": "WAKEEN"
              },
              "SC1": {
                "bit": 1,
                "description": "SC1"
              },
              "SC2": {
                "bit": 2,
                "description": "SC2"
              },
              "IRQD": {
                "bit": 3,
                "description": "IRQD"
              },
              "COMPA": {
                "bit": 4,
                "description": "COMPA"
              },
              "COMPB": {
                "bit": 5,
                "description": "COMPB"
              },
              "WRAP": {
                "bit": 6,
                "description": "WRAP"
              },
              "CORE": {
                "bit": 7,
                "description": "CORE"
              },
              "CPWRRUPREQ": {
                "bit": 8,
                "description": "CPWRRUPREQ"
              },
              "CSYSPWRUPREQ": {
                "bit": 9,
                "description": "CSYSPWRUPREQ"
              }
            },
            "PWR_WAKECR2": {
              "COREWAKE": {
                "bit": 5,
                "description": "COREWAKE"
              }
            },
            "PWR_WAKESR": {
              "GPIOPIN": {
                "bit": 0,
                "description": "GPIOPIN"
              },
              "SC1": {
                "bit": 1,
                "description": "SC1"
              },
              "SC2": {
                "bit": 2,
                "description": "SC2"
              },
              "IRQD": {
                "bit": 3,
                "description": "IRQD"
              },
              "COMPA": {
                "bit": 4,
                "description": "COMPA"
              },
              "COMPB": {
                "bit": 5,
                "description": "COMPB"
              },
              "WRAP": {
                "bit": 6,
                "description": "WRAP"
              },
              "CORE": {
                "bit": 7,
                "description": "CORE"
              },
              "CPWRRUPREQ": {
                "bit": 8,
                "description": "CPWRRUPREQ"
              },
              "CSYSPWRUPREQ": {
                "bit": 9,
                "description": "CSYSPWRUPREQ"
              }
            },
            "PWR_CPWRUPREQSR": {
              "REQ": {
                "bit": 0,
                "description": "REQ"
              }
            },
            "PWR_CSYSPWRUPREQSR": {
              "REQ": {
                "bit": 0,
                "description": "REQ"
              }
            },
            "PWR_CSYSPWRUPACKSR": {
              "ACK": {
                "bit": 0,
                "description": "ACK"
              }
            },
            "PWR_CSYSPWRUPACKCR": {
              "INHIBIT": {
                "bit": 0,
                "description": "INHIBIT"
              }
            },
            "PWR_WAKEPAR": {
              "PA0": {
                "bit": 0,
                "description": "PA0"
              },
              "PA1": {
                "bit": 1,
                "description": "PA1"
              },
              "PA2": {
                "bit": 2,
                "description": "PA2"
              },
              "PA3": {
                "bit": 3,
                "description": "PA3"
              },
              "PA4": {
                "bit": 4,
                "description": "PA4"
              },
              "PA5": {
                "bit": 5,
                "description": "PA5"
              },
              "PA6": {
                "bit": 6,
                "description": "PA6"
              },
              "PA7": {
                "bit": 7,
                "description": "PA7"
              }
            },
            "PWR_WAKEPBR": {
              "PB0": {
                "bit": 0,
                "description": "PB0"
              },
              "PB1": {
                "bit": 1,
                "description": "PB1"
              },
              "PB2": {
                "bit": 2,
                "description": "PB2"
              },
              "PB3": {
                "bit": 3,
                "description": "PB3"
              },
              "PB4": {
                "bit": 4,
                "description": "PB4"
              },
              "PB5": {
                "bit": 5,
                "description": "PB5"
              },
              "PB6": {
                "bit": 6,
                "description": "PB6"
              },
              "PB7": {
                "bit": 7,
                "description": "PB7"
              }
            },
            "PWR_WAKEPCR": {
              "PC0": {
                "bit": 0,
                "description": "PC0"
              },
              "PC1": {
                "bit": 1,
                "description": "PC1"
              },
              "PC2": {
                "bit": 2,
                "description": "PC2"
              },
              "PC3": {
                "bit": 3,
                "description": "PC3"
              },
              "PC4": {
                "bit": 4,
                "description": "PC4"
              },
              "PC5": {
                "bit": 5,
                "description": "PC5"
              },
              "PC6": {
                "bit": 6,
                "description": "PC6"
              },
              "PC7": {
                "bit": 7,
                "description": "PC7"
              }
            },
            "PWR_WAKEFILTR": {
              "GPIO": {
                "bit": 0,
                "description": "Enable filter on GPIO wakeup sources\n              enabled by the PWR_WAKEPxR registers"
              },
              "SC1": {
                "bit": 1,
                "description": "Enable filter on GPIO wakeup source SC1\n              (PB2)"
              },
              "SC2": {
                "bit": 2,
                "description": "Enable filter on GPIO wakeup source SC2\n              (PA2)"
              },
              "IRQD": {
                "bit": 3,
                "description": "Enable filter on GPIO wakeup source EXTI\n              D"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ICTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Controller Type\n          Register"
            },
            "STIR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Software Triggered Interrupt\n          Register"
            },
            "ISER0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ISPR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x280",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IABR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Interrupt Priority Register"
            }
          },
          "bits": {
            "ICTR": {
              "INTLINESNUM": {
                "bit": 0,
                "description": "Total number of interrupt lines in\n              groups",
                "width": 4
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "interrupt to be triggered",
                "width": 9
              }
            },
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        },
        "MEM": {
          "instances": [
            {
              "name": "MEM",
              "base": "0x40005000"
            }
          ],
          "registers": {
            "RAMPROTR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Memory protection register1"
            },
            "RAMPROTR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Memory protection register2"
            },
            "RAMPROTR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Memory protection register3"
            },
            "RAMPROTR4": {
              "offset": "0x0C",
              "size": 32,
              "description": "Memory protection register4"
            },
            "RAMPROTR5": {
              "offset": "0x10",
              "size": 32,
              "description": "Memory protection register5"
            },
            "RAMPROTR6": {
              "offset": "0x14",
              "size": 32,
              "description": "Memory protection register6"
            },
            "RAMPROTR7": {
              "offset": "0x18",
              "size": 32,
              "description": "Memory protection register7"
            },
            "RAMPROTR8": {
              "offset": "0x1C",
              "size": 32,
              "description": "Memory protection register8"
            },
            "DMAPROTR1": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA protection register1"
            },
            "DMAPROTR2": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA protection register2"
            },
            "RAMCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Memory configuration register"
            }
          },
          "bits": {
            "RAMPROTR1": {
              "RAMPROT1": {
                "bit": 0,
                "description": "RAMPROT1",
                "width": 32
              }
            },
            "RAMPROTR2": {
              "RAMPROT2": {
                "bit": 0,
                "description": "RAMPROT2",
                "width": 32
              }
            },
            "RAMPROTR3": {
              "RAMPROT3": {
                "bit": 0,
                "description": "RAMPROT1",
                "width": 32
              }
            },
            "RAMPROTR4": {
              "RAMPROT4": {
                "bit": 0,
                "description": "RAMPROT4",
                "width": 32
              }
            },
            "RAMPROTR5": {
              "RAMPROT5": {
                "bit": 0,
                "description": "RAMPROT5",
                "width": 32
              }
            },
            "RAMPROTR6": {
              "RAMPROT6": {
                "bit": 0,
                "description": "RAMPROT6",
                "width": 32
              }
            },
            "RAMPROTR7": {
              "RAMPROT7": {
                "bit": 0,
                "description": "RAMPROT7",
                "width": 32
              }
            },
            "RAMPROTR8": {
              "RAMPROT8": {
                "bit": 0,
                "description": "RAMPROT8",
                "width": 32
              }
            },
            "DMAPROTR1": {
              "ADDRESS": {
                "bit": 0,
                "description": "DMA protection fault, faulting\n              address",
                "width": 14
              },
              "OFFSET": {
                "bit": 14,
                "description": "offset in RAM",
                "width": 18
              }
            },
            "DMAPROTR2": {
              "CHANNEL": {
                "bit": 0,
                "description": "DMA protection fault, faulting\n              channel",
                "width": 3
              }
            },
            "RAMCR": {
              "WEN": {
                "bit": 2,
                "description": "Makes all RAM write access"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "SC1_DMA",
              "base": "0x4000C800"
            },
            {
              "name": "SC2_DMA",
              "base": "0x4000C000"
            }
          ],
          "registers": {
            "SC1_DMARXBEGADDAR": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial controller receive DMA begin address\n          channel A register"
            },
            "SC1_DMARXENDADDAR": {
              "offset": "0x04",
              "size": 32,
              "description": "Serial controller receive DMA end address\n          channel A register"
            },
            "SC1_DMARXBEGADDBR": {
              "offset": "0x08",
              "size": 32,
              "description": "Serial controller receive DMA begin address\n          channel B register"
            },
            "SC1_DMARXENDADDBR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Serial controller receive DMA end address\n          channel B register"
            },
            "SC1_DMATXBEGADDAR": {
              "offset": "0x10",
              "size": 32,
              "description": "Serial controller transmit DMA begin address\n          channel A register"
            },
            "SC1_DMATXENDADDAR": {
              "offset": "0x14",
              "size": 32,
              "description": "Serial controller transmit DMA end address\n          channel A register"
            },
            "SC1_DMATXBEGADDBR": {
              "offset": "0x18",
              "size": 32,
              "description": "Serial controller transmit DMA begin address\n          channel B register"
            },
            "SC1_DMATXENDADDBR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Serial controller transmit DMA end address\n          channel B"
            },
            "SC1_DMARXCNTAR": {
              "offset": "0x20",
              "size": 32,
              "description": "Serial controller receive DMA counter\n          channel A register"
            },
            "SC1_DMARXCNTBR": {
              "offset": "0x24",
              "size": 32,
              "description": "Serial controller receive DMA count channel\n          B register"
            },
            "SC1_DMATXCNTR": {
              "offset": "0x28",
              "size": 32,
              "description": "Serial controller transmit DMA counter\n          register"
            },
            "SC1_DMASR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Serial controller DMA status\n          register"
            },
            "SC1_DMACR": {
              "offset": "0x30",
              "size": 32,
              "description": "Serial controller DMA control\n          register"
            },
            "SC1_DMARXERRAR": {
              "offset": "0x34",
              "size": 32,
              "description": "Serial controller receive DMA channel A\n          first error register"
            },
            "SC1_DMARXERRBR": {
              "offset": "0x38",
              "size": 32,
              "description": "Serial controller receive DMA channel B\n          first error register"
            },
            "SC1_DMARXCNTSAVEDR": {
              "offset": "0x70",
              "size": 32,
              "description": "Serial controller receive DMA saved counter\n          channel B register"
            }
          },
          "bits": {
            "SC1_DMARXBEGADDAR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMARXENDADDAR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMARXBEGADDBR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMARXENDADDBR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMATXBEGADDAR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMATXENDADDAR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMATXBEGADDBR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMATXENDADDBR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMARXCNTAR": {
              "CNT": {
                "bit": 0,
                "description": "CNT",
                "width": 13
              }
            },
            "SC1_DMARXCNTBR": {
              "CNT": {
                "bit": 0,
                "description": "CNT",
                "width": 13
              }
            },
            "SC1_DMATXCNTR": {
              "CNT": {
                "bit": 0,
                "description": "CNT",
                "width": 13
              }
            },
            "SC1_DMASR": {
              "NSSS": {
                "bit": 10,
                "description": "NSSS",
                "width": 3
              },
              "FEB": {
                "bit": 9,
                "description": "FEB"
              },
              "FEA": {
                "bit": 8,
                "description": "FEA"
              },
              "PEB": {
                "bit": 7,
                "description": "PEB"
              },
              "PEA": {
                "bit": 6,
                "description": "PEA"
              },
              "OVRB": {
                "bit": 5,
                "description": "OVRB"
              },
              "OVRA": {
                "bit": 4,
                "description": "OVRA"
              },
              "TXBACK": {
                "bit": 3,
                "description": "TXBACK"
              },
              "TXAACK": {
                "bit": 2,
                "description": "TXAACK"
              },
              "RXBACK": {
                "bit": 1,
                "description": "RXBACK"
              },
              "RXAACK": {
                "bit": 0,
                "description": "RXAACK"
              }
            },
            "SC1_DMACR": {
              "TXRST": {
                "bit": 5,
                "description": "TXRST"
              },
              "RXRST": {
                "bit": 4,
                "description": "RXRST"
              },
              "TXLODB": {
                "bit": 3,
                "description": "TXLODB"
              },
              "TXLODA": {
                "bit": 2,
                "description": "TXLODA"
              },
              "RXLODB": {
                "bit": 1,
                "description": "RXLODB"
              },
              "RXLODA": {
                "bit": 0,
                "description": "RXLODA"
              }
            },
            "SC1_DMARXERRAR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMARXERRBR": {
              "ADD": {
                "bit": 0,
                "description": "ADD",
                "width": 13
              }
            },
            "SC1_DMARXCNTSAVEDR": {
              "CNT": {
                "bit": 0,
                "description": "CNT",
                "width": 13
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "SC1_UART",
              "base": "0x4000C848"
            }
          ],
          "registers": {
            "SC1_UARTSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial controller UART status\n          register"
            },
            "SC1_UARTCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Serial controller UART control\n          register"
            },
            "SC1_UARTBRR1": {
              "offset": "0x20",
              "size": 32,
              "description": "Serial controller UART baud rate register\n          1"
            },
            "SC1_UARTBRR2": {
              "offset": "0x24",
              "size": 32,
              "description": "Serial controller UART baud rate register\n          2"
            }
          },
          "bits": {
            "SC1_UARTSR": {
              "IDLE": {
                "bit": 6,
                "description": "IDLE"
              },
              "PE": {
                "bit": 5,
                "description": "PE"
              },
              "FE": {
                "bit": 4,
                "description": "FE"
              },
              "OVR": {
                "bit": 3,
                "description": "OVR"
              },
              "TXE": {
                "bit": 2,
                "description": "TXE"
              },
              "RXNE": {
                "bit": 1,
                "description": "RXNE"
              },
              "CTS": {
                "bit": 0,
                "description": "CTS"
              }
            },
            "SC1_UARTCR": {
              "AHFCE": {
                "bit": 6,
                "description": "AHFCE"
              },
              "HFCE": {
                "bit": 5,
                "description": "HFCE"
              },
              "PS": {
                "bit": 4,
                "description": "PS"
              },
              "PCE": {
                "bit": 3,
                "description": "PCE"
              },
              "STOP": {
                "bit": 2,
                "description": "STOP"
              },
              "M": {
                "bit": 1,
                "description": "M"
              },
              "nRTS": {
                "bit": 0,
                "description": "nRTS"
              }
            },
            "SC1_UARTBRR1": {
              "N": {
                "bit": 0,
                "description": "N",
                "width": 16
              }
            },
            "SC1_UARTBRR2": {
              "F": {
                "bit": 0,
                "description": "F"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "SC1_I2C",
              "base": "0x4000C844"
            },
            {
              "name": "SC2_I2C",
              "base": "0x4000C044"
            }
          ],
          "registers": {
            "SC1_I2CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial controller I2C status\n          register"
            },
            "SC1_I2CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Serial controller I2C control register\n          1"
            },
            "SC1_I2CCR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Serial controller I2C control register\n          2"
            }
          },
          "bits": {
            "SC1_I2CSR": {
              "CMDFIN": {
                "bit": 3,
                "description": "CMDFIN"
              },
              "BRF": {
                "bit": 2,
                "description": "BRF"
              },
              "BTF": {
                "bit": 1,
                "description": "BTF"
              },
              "NACK": {
                "bit": 0,
                "description": "NACK"
              }
            },
            "SC1_I2CCR1": {
              "STOP": {
                "bit": 3,
                "description": "STOP"
              },
              "START": {
                "bit": 2,
                "description": "START"
              },
              "BTE": {
                "bit": 1,
                "description": "BTE"
              },
              "BRE": {
                "bit": 0,
                "description": "BRE"
              }
            },
            "SC1_I2CCR2": {
              "ACK": {
                "bit": 0,
                "description": "ACK"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SC1_SPI",
              "base": "0x4000C840"
            },
            {
              "name": "SC2_SPI",
              "base": "0x4000C040"
            }
          ],
          "registers": {
            "SC1_SPISR": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial controller SPI status\n          register"
            },
            "SC1_SPICR": {
              "offset": "0x18",
              "size": 32,
              "description": "Serial controller SPI control\n          register"
            }
          },
          "bits": {
            "SC1_SPISR": {
              "IDLE": {
                "bit": 3,
                "description": "IDLE"
              },
              "TXE": {
                "bit": 2,
                "description": "TXE"
              },
              "RXNE": {
                "bit": 1,
                "description": "RXNE"
              },
              "OVF": {
                "bit": 0,
                "description": "OVF"
              }
            },
            "SC1_SPICR": {
              "RXMODE": {
                "bit": 5,
                "description": "RXMODE"
              },
              "MSTR": {
                "bit": 4,
                "description": "MSTR"
              },
              "RPTEN": {
                "bit": 3,
                "description": "RPTEN"
              },
              "LSBFIRST": {
                "bit": 2,
                "description": "LSBFIRST"
              },
              "CPHA": {
                "bit": 1,
                "description": "CPHA"
              },
              "CPOL": {
                "bit": 0,
                "description": "CPOL"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 32,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "TIM1_IRQ_IRQHandler"
          },
          {
            "number": 17,
            "name": "TIM2_IRQ_IRQHandler"
          },
          {
            "number": 20,
            "name": "SLPTIM_IRQ_IRQHandler"
          },
          {
            "number": 21,
            "name": "SC1_IRQ_IRQHandler"
          },
          {
            "number": 22,
            "name": "SC2_IRQ_IRQHandler"
          },
          {
            "number": 24,
            "name": "MAC_TIM_IRQ_IRQHandler"
          },
          {
            "number": 27,
            "name": "ADC_IRQ_IRQHandler"
          },
          {
            "number": 28,
            "name": "EXTIA_IRQ_IRQHandler"
          },
          {
            "number": 29,
            "name": "EXTIB_IRQ_IRQHandler"
          },
          {
            "number": 30,
            "name": "EXTIC_IRQ_IRQHandler"
          },
          {
            "number": 31,
            "name": "EXTID_IRQ_IRQHandler"
          }
        ]
      }
    }
  }
}