# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd ../../../accel_infst_common
pwd
# /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common
cd hardware/verilog/
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:15:20 on Aug 23,2020
# vlog -reportprogress 300 -lint "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:15:22 on Aug 23,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:15:22 on Aug 23,2020
# vlog -reportprogress 300 -lint "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:15:22 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:15:22 on Aug 23,2020
# vlog -reportprogress 300 -lint "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:15:22 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:15:22 on Aug 23,2020
# vlog -reportprogress 300 -lint "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# ** Error: (vlog-13069) ./SRL_bit.v(40): near "clk": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error (suppressible): ./SRL_bit.v(41): (vlog-2388) 'logic' already declared in this scope (SRL_bit) at ./SRL_bit.v(40).
# ** Error: (vlog-13069) ./SRL_bit.v(41): near "rst": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error (suppressible): ./SRL_bit.v(42): (vlog-2388) 'logic' already declared in this scope (SRL_bit) at ./SRL_bit.v(40).
# ** Error: (vlog-13069) ./SRL_bit.v(42): near "ce": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error (suppressible): ./SRL_bit.v(43): (vlog-2388) 'logic' already declared in this scope (SRL_bit) at ./SRL_bit.v(40).
# ** Error: (vlog-13069) ./SRL_bit.v(43): near "data_in": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error (suppressible): ./SRL_bit.v(44): (vlog-2388) 'logic' already declared in this scope (SRL_bit) at ./SRL_bit.v(40).
# ** Error: (vlog-13069) ./SRL_bit.v(44): near "data_out": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Warning: ./SRL_bit.v(55): (vlog-2623) Undefined variable: data_out.
# ** Error (suppressible): ./SRL_bit.v(55): (vlog-13299) Undefined variable: 'data_in'.
# ** Warning: ./SRL_bit.v(57): (vlog-2623) Undefined variable: data_out.
# ** Error (suppressible): ./SRL_bit.v(58): (vlog-13299) Undefined variable: 'clk'.
# ** Error (suppressible): ./SRL_bit.v(59): (vlog-13299) Undefined variable: 'rst'.
# ** Error (suppressible): ./SRL_bit.v(63): (vlog-13299) Undefined variable: 'ce'.
# ** Error (suppressible): ./SRL_bit.v(64): (vlog-13299) Undefined variable: 'data_in'.
# ** Error: ./SRL_bit.v(30): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ./SRL_bit.v(30): (vlog-13294) Identifier must be declared with a port mode: clk.
# ** Error: ./SRL_bit.v(31): (vlog-2730) Undefined variable: 'rst'.
# ** Error: ./SRL_bit.v(31): (vlog-13294) Identifier must be declared with a port mode: rst.
# ** Error: ./SRL_bit.v(32): (vlog-2730) Undefined variable: 'ce'.
# ** Error: ./SRL_bit.v(32): (vlog-13294) Identifier must be declared with a port mode: ce.
# ** Error: ./SRL_bit.v(33): (vlog-2730) Undefined variable: 'data_in'.
# ** Error: ./SRL_bit.v(33): (vlog-13294) Identifier must be declared with a port mode: data_in.
# ** Error: ./SRL_bit.v(34): (vlog-2730) Undefined variable: 'data_out'.
# ** Error: ./SRL_bit.v(34): (vlog-13294) Identifier must be declared with a port mode: data_out.
# End time: 12:15:22 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 24, Warnings: 2
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 7
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint +define+SIMULATION -work accel_infst_common ./SRL_bit.v"


cd hardware/verilog/
# couldn't change working directory to "hardware/verilog/": no such file or directory
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:17:20 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:17:21 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:17:21 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:17:21 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:17:21 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:17:21 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:17:21 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:17:21 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:17:21 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:17:22 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:17:22 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:17:22 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:17:22 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(76): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(92): (vlog-2730) Undefined variable: 'C_RAM_DEPTH'.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(113): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(116): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(123): near "end": syntax error, unexpected end.
# End time: 12:17:22 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 12, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:20:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:20:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:20:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:20:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:20:52 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:52 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:20:52 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:20:52 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(76): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(92): (vlog-2730) Undefined variable: 'C_RAM_DEPTH'.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(113): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(116): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(123): near "end": syntax error, unexpected end.
# End time: 12:20:52 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 12, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:35 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:21:35 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:35 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:21:35 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:35 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:21:36 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:21:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:21:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:21:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:21:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(76): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(92): (vlog-2730) Undefined variable: 'C_RAM_DEPTH'.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(113): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(116): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(123): near "end": syntax error, unexpected end.
# End time: 12:21:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 12, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
pwd
# /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog



do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:23:08 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:23:09 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:23:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:23:09 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:23:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:23:09 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:23:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:23:09 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:23:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:23:09 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:23:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:23:09 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:23:10 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(77): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(93): (vlog-2730) Undefined variable: 'C_RAM_DEPTH'.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(114): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(119): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(124): near "end": syntax error, unexpected end.
# End time: 12:23:10 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 12, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"







do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:22 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:24:22 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:22 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:24:22 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:22 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:24:22 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:22 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:24:22 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:22 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:24:23 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:23 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:24:23 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:23 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(77): near "input": syntax error, unexpected input.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(114): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(119): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(126): (vlog-13299) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(127): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(127): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(133): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(134): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(135): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(137): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(137): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(142): (vlog-13299) Undefined variable: 'fifo_fwft'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(143): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(143): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(155): near "end": syntax error, unexpected end.
# End time: 12:24:23 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 33, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"

















do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:54 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:24:54 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:54 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:24:54 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:54 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:24:54 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:54 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:24:54 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:54 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:24:55 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:55 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:24:55 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:24:55 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(77): near "input": syntax error, unexpected input.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(114): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(119): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(126): (vlog-13299) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(127): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(127): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(133): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(134): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(135): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(137): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(137): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(142): (vlog-13299) Undefined variable: 'fifo_fwft'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(143): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(143): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(155): near "end": syntax error, unexpected end.
# End time: 12:24:55 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 33, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:44 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:27:44 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:44 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:27:44 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:44 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:27:44 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:44 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:27:44 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:45 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:27:45 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:45 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:27:45 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:27:45 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(77): near "input": syntax error, unexpected input.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(114): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(119): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(126): (vlog-13299) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(127): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(127): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(133): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(134): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(135): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(137): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(137): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(142): (vlog-13299) Undefined variable: 'fifo_fwft'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(143): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(143): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(155): near "end": syntax error, unexpected end.
# End time: 12:27:45 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 33, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:28:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:28:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:28:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:28:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:28:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:28:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:28:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:28:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:28:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:28:52 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:28:52 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:28:52 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:28:52 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(77): near "input": syntax error, unexpected input.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(103): (vlog-2730) Undefined variable: 'C_CLG2_RD_WR_RATIO'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(114): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(119): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(126): (vlog-13299) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(127): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(127): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(129): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(133): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(134): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(135): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(137): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(137): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(142): (vlog-13299) Undefined variable: 'fifo_fwft'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(143): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(143): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(145): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(155): near "end": syntax error, unexpected end.
# End time: 12:28:52 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 34, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:45 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:29:46 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:46 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:29:46 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:46 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:29:46 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:46 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:29:46 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:46 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:29:46 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:46 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:29:47 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:29:47 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:29:47 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 20, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"





do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:30:09 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:30:09 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:30:09 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:30:09 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:09 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:30:10 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:10 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:30:10 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:10 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(77): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:30:10 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 21, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"






do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:31 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:30:31 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:31 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:30:31 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:31 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:30:31 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:31 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:30:32 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:32 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:30:32 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:32 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:30:32 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:30:32 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(77): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:30:32 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 21, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:34 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:31:34 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:34 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:31:34 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:34 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:31:34 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:34 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:31:35 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:35 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:31:35 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:35 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:31:35 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:31:35 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(86): In, out, or inout does not appear in port list: count.
# End time: 12:31:35 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"

do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:32:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:32:37 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:37 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:32:37 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:37 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:32:37 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:37 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:32:37 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:37 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:32:37 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:37 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# End time: 12:32:38 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:38 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_ram.v 
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# End time: 12:32:38 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:38 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_true_dual_port_no_change_ram.v 
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# End time: 12:32:38 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:32:38 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./arbitration_nway_single_cycle.v 
# -- Compiling module arbitration_nway_single_cycle
# 
# Top level modules:
# 	arbitration_nway_single_cycle
# End time: 12:32:38 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:01 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:33:01 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:01 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:33:01 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:01 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:33:01 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:01 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:33:01 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:01 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:33:01 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:01 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:33:02 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:02 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(78): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'count'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: count.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:33:02 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 23, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:27 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:33:27 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:27 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:33:27 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:27 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:33:27 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:27 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:33:27 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:27 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:33:28 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:28 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:33:28 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:28 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(78): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'count'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: count.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:33:28 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 23, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:50 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:33:50 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:50 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:33:50 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:33:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:33:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:33:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:33:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:33:51 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(78): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'count'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: count.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:33:51 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 23, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:34:33 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:34:33 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:34:33 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:34:33 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:34:33 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:34:33 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:34:33 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:34:34 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:34:34 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:34:34 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:34:34 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:34:34 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:34:34 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(78): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'count'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: count.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:34:34 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 23, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:35:05 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:35:05 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:35:05 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:35:06 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:35:06 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:35:06 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:35:06 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:35:06 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:35:06 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:35:06 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:35:06 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:35:06 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:35:06 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(78): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'count'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: count.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:35:07 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 23, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"




do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:02 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:36:02 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:02 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:36:02 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:02 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:36:03 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:03 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:36:03 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:03 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:36:03 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:03 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:36:03 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:03 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(78): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'count'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: count.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:36:03 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 23, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:56 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:36:56 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:56 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:36:57 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:57 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:36:57 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:57 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:36:57 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:57 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:36:57 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:57 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:36:57 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:36:57 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(79): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'count'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: count.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:36:57 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 23, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:37:29 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:37:29 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:37:29 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:37:29 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:37:29 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:37:30 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:37:30 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:37:30 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:37:30 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:37:30 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:37:30 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:37:30 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:37:30 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(78): near "input": syntax error, unexpected input.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-2730) Undefined variable: 'wr_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(38): (vlog-13294) Identifier must be declared with a port mode: wr_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-2730) Undefined variable: 'wrAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(39): (vlog-13294) Identifier must be declared with a port mode: wrAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-2730) Undefined variable: 'wren'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(40): (vlog-13294) Identifier must be declared with a port mode: wren.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-2730) Undefined variable: 'din'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(41): (vlog-13294) Identifier must be declared with a port mode: din.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-2730) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(42): (vlog-13294) Identifier must be declared with a port mode: rd_clk.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-2730) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(43): (vlog-13294) Identifier must be declared with a port mode: rdAddr.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-2730) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(44): (vlog-13294) Identifier must be declared with a port mode: rden.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-2730) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(45): (vlog-13294) Identifier must be declared with a port mode: rd_mode.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-2730) Undefined variable: 'fifo_fwft'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(46): (vlog-13294) Identifier must be declared with a port mode: fifo_fwft.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-2730) Undefined variable: 'count'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(47): (vlog-13294) Identifier must be declared with a port mode: count.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-2730) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(48): (vlog-13294) Identifier must be declared with a port mode: dout.
# End time: 12:37:30 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 23, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:38:11 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:38:11 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:38:11 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:38:11 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:38:11 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:38:11 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:38:11 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:38:12 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:38:12 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:38:12 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:38:12 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:38:12 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:38:12 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(78): near "input": syntax error, unexpected input.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(107): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(108): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(108): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(115): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(119): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(120): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(127): (vlog-13299) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(130): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(130): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(130): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(130): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(134): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(135): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(136): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(138): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(138): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(143): (vlog-13299) Undefined variable: 'fifo_fwft'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(144): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(144): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(146): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(146): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(146): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(150): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(151): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(151): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(151): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(157): near "end": syntax error, unexpected end.
# End time: 12:38:12 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 33, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:13 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:39:14 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:14 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:39:14 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:14 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:39:14 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:14 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:39:14 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:14 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:39:14 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:14 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:39:14 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:14 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(76): near "input": syntax error, unexpected input.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(113): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(116): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(125): (vlog-13299) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(126): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(126): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(132): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(133): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(134): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(136): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(136): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(141): (vlog-13299) Undefined variable: 'fifo_fwft'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(142): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(142): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(144): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(144): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(144): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(148): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(155): near "end": syntax error, unexpected end.
# End time: 12:39:15 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 33, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:35 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:39:35 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:35 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:39:36 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:39:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:39:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:39:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:39:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:39:36 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(76): near "input": syntax error, unexpected input.
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(102): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-13299) Undefined variable: 'wr_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(105): (vlog-13299) Undefined variable: 'wren'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'wrAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(106): (vlog-13299) Undefined variable: 'din'.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(113): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(116): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(117): (vlog-13299) Undefined variable: 'rden'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(118): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(125): (vlog-13299) Undefined variable: 'rd_mode'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(126): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(126): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-2730) Undefined variable: 'address'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(128): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(132): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(133): (vlog-13299) Undefined variable: 'rden'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(134): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(136): (vlog-2730) Undefined variable: 'rdAddr_plus_one'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(136): (vlog-13299) Undefined variable: 'rdAddr'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(141): (vlog-13299) Undefined variable: 'fifo_fwft'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(142): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(142): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(144): (vlog-13299) Undefined variable: 'dout'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(144): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(144): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error (suppressible): ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(148): (vlog-13299) Undefined variable: 'rd_clk'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-2730) Undefined variable: 'dout_reg0'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-2730) Undefined variable: 'address'.
# ** Error: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(149): (vlog-2730) Undefined variable: 'BRAM'.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(155): near "end": syntax error, unexpected end.
# End time: 12:39:36 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 33, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:18 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:40:18 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:18 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:40:18 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:18 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:40:18 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:18 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:40:19 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:19 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:40:19 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:19 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:40:19 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:19 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-2623) Undefined variable: wrArr_prt_sel.
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# End time: 12:40:19 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:19 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_ram.v 
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# End time: 12:40:19 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:19 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_true_dual_port_no_change_ram.v 
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# End time: 12:40:20 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:40:20 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./arbitration_nway_single_cycle.v 
# -- Compiling module arbitration_nway_single_cycle
# 
# Top level modules:
# 	arbitration_nway_single_cycle
# End time: 12:40:20 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:01 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:58:02 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:02 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:58:02 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:02 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:58:02 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:02 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:58:02 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:02 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:58:02 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:02 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:58:03 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:03 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-2623) Undefined variable: wrArr_prt_sel.
# ** Error: (vlog-13060) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(115): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error: (vlog-13069) ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(156): near "end": syntax error, unexpected end.
# End time: 12:58:03 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 10
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v"
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "accel_infst_common".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:43 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 12:58:43 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:43 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 12:58:43 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:43 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 12:58:43 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:43 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 12:58:43 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:43 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 12:58:43 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:43 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# End time: 12:58:44 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:44 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v 
# -- Compiling module xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# ** Warning: ./xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram.v(104): (vlog-2623) Undefined variable: wrArr_prt_sel.
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_asym_width_count_2_clock_ram
# End time: 12:58:44 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:44 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_simple_dual_port_no_change_ram.v 
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# End time: 12:58:44 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:44 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./xilinx_true_dual_port_no_change_ram.v 
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# End time: 12:58:44 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:58:44 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work accel_infst_common ./arbitration_nway_single_cycle.v 
# -- Compiling module arbitration_nway_single_cycle
# 
# Top level modules:
# 	arbitration_nway_single_cycle
# End time: 12:58:44 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
pwd
# /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog
cd ../../../cnn_layer_accel/simulation/
pwd
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/simulation
cd testbench3
do sim_compile.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:01:03 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:01:03 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:01:03 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(89): (vlog-2730) Undefined variable: 'VECTOR_ADD_SIMD'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(101): (vlog-2163) Macro `CFG_DATA_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(119): (vlog-2163) Macro `KERNEL_1X1_SIMD is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(120): (vlog-2163) Macro `KERNEL_1X1_SIMD is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(121): (vlog-2163) Macro `TRANS_FIFO_DATAIN is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(184): (vlog-2730) Undefined variable: 'C_VECTOR_MULT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(190): (vlog-2163) Macro `TRANS_FIFO_DIN_WTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(191): (vlog-2163) Macro `TRANS_FIFO_DIN_WTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(203): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: ** while parsing macro expansion: 'TRANS_DATA_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(208)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(208): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(222): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(240): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(259): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-2623) Undefined variable: partMap_bram_wrAddr.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286): (vlog-2623) Undefined variable: partMap_bram_rdAddr.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287): (vlog-2623) Undefined variable: partMap_bram_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(289): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(290): (vlog-2623) Undefined variable: partMap_bram_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(301): (vlog-2623) Undefined variable: prevMap_dwc_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(302): (vlog-2623) Undefined variable: prevMap_dwc_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(303): (vlog-2623) Undefined variable: prevMap_dwc_fifo_din.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(304): (vlog-2623) Undefined variable: prevMap_dwc_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(305): (vlog-2623) Undefined variable: prevMap_dwc_fifo_empty.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(311): near "=": syntax error, unexpected '=', expecting '('.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(337): (vlog-2623) Undefined variable: outBuf_dwc_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(338): (vlog-2623) Undefined variable: outBuf_dwc_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(339): (vlog-2623) Undefined variable: outBuf_dwc_fifo_din.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(340): (vlog-2623) Undefined variable: outBuf_dwc_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(345): (vlog-2623) Undefined variable: outBuf_dwc_fifo_count.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(352): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(378): (vlog-2623) Undefined variable: trans_fifo_rden.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(390): near "(": syntax error, unexpected '(', expecting ')' or ','.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(413): (vlog-2623) Undefined variable: vec_mult_dout_vld.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(414): (vlog-2623) Undefined variable: vec_mult_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(416): (vlog-2623) Undefined variable: adder_tree_out_vld.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(417): (vlog-2623) Undefined variable: adder_tree_out.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(428): (vlog-2623) Undefined variable: vector_add_0.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(429): (vlog-2623) Undefined variable: vector_add_0_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(440): (vlog-2623) Undefined variable: vector_add_1.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(441): (vlog-2623) Undefined variable: vector_add_1_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(452): (vlog-2623) Undefined variable: resdMap_bram_wren_w1.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(453): (vlog-2623) Undefined variable: resdMap_bram_rden_w1_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(464): (vlog-2623) Undefined variable: outBuf_fifo_wren_w1.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(465): (vlog-2623) Undefined variable: outBuf_fifo_wren_w1_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(476): (vlog-2623) Undefined variable: outBuf_fifo_wren_w2.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(477): (vlog-2623) Undefined variable: outBuf_fifo_wren_w2_d.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(494): (vlog-2730) Undefined variable: 'ckk'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(495): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_DEPTH_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(533)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(533): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(534)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(534): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(535)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(535): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PIXEL_SEQ_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(536)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(536): near ")": syntax error, unexpected ')'.
# ** Error: ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(537)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(537): (vlog-2163) Macro `PARTMAPADDR_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(537)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(537): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(538)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(538): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(539)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(539): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(540)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(540): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(541)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(541): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PREVMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(542)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(542): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHFACTOR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(543)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(543): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(544)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(544): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(545)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(545): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(546)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(546): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(547)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(547): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(548)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(548): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(549)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(549): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(550)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(550): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(551)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(551): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(552)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(552): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_STORETOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(553)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(553): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(554): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(555): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(556): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(557): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(558): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(559): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(560): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(561): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(562): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(563): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(564): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(565): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(566): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(567): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(568): near "]": syntax error, unexpected ']'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(583): (vlog-2730) Undefined variable: 'vec_mult_din'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(587): (vlog-2730) Undefined variable: 'vec_mult_din'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(594): (vlog-2730) Undefined variable: 'vec_mult_din'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(594): (vlog-2730) Undefined variable: 'convMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(603): (vlog-2730) Undefined variable: 'convMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(603): (vlog-2730) Undefined variable: 'partMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(609): (vlog-2730) Undefined variable: 'convMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(609): (vlog-2730) Undefined variable: 'resdMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(619): (vlog-2730) Undefined variable: 'resdMap_bram_dout'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(622): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(626): (vlog-2730) Undefined variable: 'vector_add_2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(627): (vlog-2730) Undefined variable: 'i3'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(629): (vlog-2730) Undefined variable: 'prevMap_fifo_dout'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(632): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(638): (vlog-2730) Undefined variable: 'conv_1x1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(639): (vlog-2163) Macro `OUTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(639): near ";": syntax error, unexpected ';'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): (vlog-2730) Undefined variable: 'krnl1x1_bias_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655): (vlog-2730) Undefined variable: 'krnl1x1Bias_bram_dout'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): (vlog-2623) Undefined variable: convMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): (vlog-2730) Undefined variable: 'convMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: convMap_bram_prog_full.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): (vlog-2623) Undefined variable: convMap_bram_rden.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): (vlog-2730) Undefined variable: 'convMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): (vlog-2730) Undefined variable: 'convMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(685): (vlog-2623) Undefined variable: partMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(685): (vlog-2730) Undefined variable: 'partMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(686): (vlog-2623) Undefined variable: partMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(686): (vlog-2730) Undefined variable: 'pm_high_watermark_cfg'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(687): (vlog-2623) Undefined variable: partMap_bram_rden.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(687): (vlog-2730) Undefined variable: 'partMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(687): (vlog-2730) Undefined variable: 'partMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(706): (vlog-2623) Undefined variable: resdMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(706): (vlog-2730) Undefined variable: 'resdMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(707): (vlog-2623) Undefined variable: resdMap_bram_prog_full.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(708): (vlog-2623) Undefined variable: resdMap_bram_rden.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(708): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(708): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(731): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(732): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(733): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(737): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(737): (vlog-2730) Undefined variable: 'last_wrt'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): (vlog-2730) Undefined variable: 'last_CO_recvd'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(739): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(752): near "end": syntax error, unexpected end.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): 'ST_START_AWP' already exists; must not be redefined as a generate block
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(760): near "<=": syntax error, unexpected <=.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(760): (vlog-13205) Syntax error found in the scope following 'state'. Is there a missing '::'?
# End time: 13:01:03 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 99, Warnings: 39
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:01:14 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:01:15 on Aug 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:01:15 on Aug 23,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(89): (vlog-2730) Undefined variable: 'VECTOR_ADD_SIMD'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(101): (vlog-2163) Macro `CFG_DATA_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(119): (vlog-2163) Macro `KERNEL_1X1_SIMD is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(120): (vlog-2163) Macro `KERNEL_1X1_SIMD is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(121): (vlog-2163) Macro `TRANS_FIFO_DATAIN is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(184): (vlog-2730) Undefined variable: 'C_VECTOR_MULT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(190): (vlog-2163) Macro `TRANS_FIFO_DIN_WTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(191): (vlog-2163) Macro `TRANS_FIFO_DIN_WTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(203): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: ** while parsing macro expansion: 'TRANS_DATA_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(208)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(208): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(222): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(240): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(259): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-2623) Undefined variable: partMap_bram_wrAddr.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286): (vlog-2623) Undefined variable: partMap_bram_rdAddr.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287): (vlog-2623) Undefined variable: partMap_bram_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(289): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(290): (vlog-2623) Undefined variable: partMap_bram_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(301): (vlog-2623) Undefined variable: prevMap_dwc_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(302): (vlog-2623) Undefined variable: prevMap_dwc_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(303): (vlog-2623) Undefined variable: prevMap_dwc_fifo_din.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(304): (vlog-2623) Undefined variable: prevMap_dwc_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(305): (vlog-2623) Undefined variable: prevMap_dwc_fifo_empty.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(311): near "=": syntax error, unexpected '=', expecting '('.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(337): (vlog-2623) Undefined variable: outBuf_dwc_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(338): (vlog-2623) Undefined variable: outBuf_dwc_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(339): (vlog-2623) Undefined variable: outBuf_dwc_fifo_din.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(340): (vlog-2623) Undefined variable: outBuf_dwc_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(345): (vlog-2623) Undefined variable: outBuf_dwc_fifo_count.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(352): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(378): (vlog-2623) Undefined variable: trans_fifo_rden.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(390): near "(": syntax error, unexpected '(', expecting ')' or ','.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(413): (vlog-2623) Undefined variable: vec_mult_dout_vld.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(414): (vlog-2623) Undefined variable: vec_mult_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(416): (vlog-2623) Undefined variable: adder_tree_out_vld.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(417): (vlog-2623) Undefined variable: adder_tree_out.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(428): (vlog-2623) Undefined variable: vector_add_0.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(429): (vlog-2623) Undefined variable: vector_add_0_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(440): (vlog-2623) Undefined variable: vector_add_1.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(441): (vlog-2623) Undefined variable: vector_add_1_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(452): (vlog-2623) Undefined variable: resdMap_bram_wren_w1.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(453): (vlog-2623) Undefined variable: resdMap_bram_rden_w1_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(464): (vlog-2623) Undefined variable: outBuf_fifo_wren_w1.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(465): (vlog-2623) Undefined variable: outBuf_fifo_wren_w1_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(476): (vlog-2623) Undefined variable: outBuf_fifo_wren_w2.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(477): (vlog-2623) Undefined variable: outBuf_fifo_wren_w2_d.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(494): (vlog-2730) Undefined variable: 'ckk'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(495): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_DEPTH_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(533)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(533): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(534)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(534): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(535)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(535): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PIXEL_SEQ_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(536)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(536): near ")": syntax error, unexpected ')'.
# ** Error: ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(537)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(537): (vlog-2163) Macro `PARTMAPADDR_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(537)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(537): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(538)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(538): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(539)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(539): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(540)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(540): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(541)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(541): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PREVMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(542)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(542): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHFACTOR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(543)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(543): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(544)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(544): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(545)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(545): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(546)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(546): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(547)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(547): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(548)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(548): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(549)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(549): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(550)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(550): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(551)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(551): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(552)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(552): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_STORETOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(553)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(553): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(554): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(555): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(556): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(557): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(558): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(559): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(560): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(561): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(562): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(563): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(564): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(565): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(566): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(567): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(568): near "]": syntax error, unexpected ']'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(583): (vlog-2730) Undefined variable: 'vec_mult_din'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(587): (vlog-2730) Undefined variable: 'vec_mult_din'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(594): (vlog-2730) Undefined variable: 'vec_mult_din'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(594): (vlog-2730) Undefined variable: 'convMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(603): (vlog-2730) Undefined variable: 'convMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(603): (vlog-2730) Undefined variable: 'partMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(609): (vlog-2730) Undefined variable: 'convMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(609): (vlog-2730) Undefined variable: 'resdMap_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(619): (vlog-2730) Undefined variable: 'resdMap_bram_dout'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(622): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(626): (vlog-2730) Undefined variable: 'vector_add_2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(627): (vlog-2730) Undefined variable: 'i3'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(629): (vlog-2730) Undefined variable: 'prevMap_fifo_dout'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(632): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(638): (vlog-2730) Undefined variable: 'conv_1x1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(639): (vlog-2163) Macro `OUTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(639): near ";": syntax error, unexpected ';'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): (vlog-2730) Undefined variable: 'krnl1x1_bias_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655): (vlog-2730) Undefined variable: 'krnl1x1Bias_bram_dout'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): (vlog-2623) Undefined variable: convMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): (vlog-2730) Undefined variable: 'convMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: convMap_bram_prog_full.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): (vlog-2623) Undefined variable: convMap_bram_rden.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): (vlog-2730) Undefined variable: 'convMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): (vlog-2730) Undefined variable: 'convMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(685): (vlog-2623) Undefined variable: partMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(685): (vlog-2730) Undefined variable: 'partMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(686): (vlog-2623) Undefined variable: partMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(686): (vlog-2730) Undefined variable: 'pm_high_watermark_cfg'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(687): (vlog-2623) Undefined variable: partMap_bram_rden.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(687): (vlog-2730) Undefined variable: 'partMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(687): (vlog-2730) Undefined variable: 'partMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(706): (vlog-2623) Undefined variable: resdMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(706): (vlog-2730) Undefined variable: 'resdMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(707): (vlog-2623) Undefined variable: resdMap_bram_prog_full.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(708): (vlog-2623) Undefined variable: resdMap_bram_rden.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(708): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(708): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(731): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(732): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(733): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(737): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(737): (vlog-2730) Undefined variable: 'last_wrt'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): (vlog-2730) Undefined variable: 'last_CO_recvd'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(739): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(752): near "end": syntax error, unexpected end.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): 'ST_START_AWP' already exists; must not be redefined as a generate block
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(760): near "<=": syntax error, unexpected <=.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(760): (vlog-13205) Syntax error found in the scope following 'state'. Is there a missing '::'?
# End time: 13:01:15 on Aug 23,2020, Elapsed time: 0:00:00
# Errors: 99, Warnings: 39
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:24:22 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 18:24:22 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:24:22 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/fifo_fwft_prog_full_count.v 
# -- Compiling module fifo_fwft_prog_full_count
# 
# Top level modules:
# 	fifo_fwft_prog_full_count
# End time: 18:24:22 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:24:22 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/fifo_fwft.v 
# -- Compiling module fifo_fwft
# 
# Top level modules:
# 	fifo_fwft
# End time: 18:24:23 on Aug 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:24:23 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.v 
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# End time: 18:24:23 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:24:23 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.v 
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# End time: 18:24:23 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:24:23 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/clock_gen.v 
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# End time: 18:24:23 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:24:23 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(89): (vlog-2163) Macro `KRNL_1X1_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(89): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(89): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(92): (vlog-2163) Macro `CONVMAP_BRAM_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(93): (vlog-2163) Macro `CONVMAP_BRAM_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(94): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(94): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(95): (vlog-2163) Macro `CONVMAP_BRAM_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(96): (vlog-2163) Macro `KRNL_1X1_BRAM_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(97): (vlog-2163) Macro `KRNL_1X1_BRAM_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(98): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(98): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(99): (vlog-2163) Macro `KRNL_1X1_BIAS_BRAM_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(100): (vlog-2163) Macro `KRNL_1X1_BIAS_BRAM_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(101): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(101): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(102): (vlog-2163) Macro `RESD_MAP_BRAM_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(103): (vlog-2163) Macro `RESD_MAP_BRAM_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(104): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(104): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(105): (vlog-2163) Macro `RESD_MAP_BRAM_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(106): (vlog-2163) Macro `PARTMAP_BRAM_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(107): (vlog-2163) Macro `PARTMAP_BRAM_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(108): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(108): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(109): (vlog-2163) Macro `PARTMAP_BRAM_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(110): (vlog-2163) Macro `RESD_MAP_BRAM_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(110): (vlog-13282) 'C_RESDMAP_BRAM_CNT_WTH' already declared in this scope.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(111): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(111): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(112): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(112): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(113): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(113): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(114): (vlog-2163) Macro `KRNL_1X1_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(114): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(115): (vlog-2163) Macro `KRNL_1X1_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(115): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(115): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(116): (vlog-2163) Macro `OUTBUF_FIFO_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(117): (vlog-2163) Macro `KRNL_1X1_SIMD is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(117): near "*": syntax error, unexpected '*'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(117): (vlog-2163) Macro `KRNL_1X1_DEPTH_SIMD is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(128): (vlog-2163) Macro `CFG_DATA_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(151): (vlog-2163) Macro `KRNL_1X1_SIMD is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(152): (vlog-2163) Macro `KRNL_1X1_SIMD is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(154): (vlog-2163) Macro `TRANS_FIFO_DATAIN is undefined.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(221): (vlog-2623) Undefined variable: C_VECTOR_ADD_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(222): (vlog-2623) Undefined variable: C_VECTOR_ADD_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(223): (vlog-2623) Undefined variable: C_VECTOR_ADD_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(224): (vlog-2623) Undefined variable: C_VECTOR_MULT_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(238): (vlog-2623) Undefined variable: C_CONVMAP_BRAM_DOUT_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(243): (vlog-2623) Undefined variable: C_KRNL_1X1_BRAM_DOUT_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(254): (vlog-2623) Undefined variable: C_RESDMAP_BRAM_DOUT_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(262): (vlog-2623) Undefined variable: C_PARTMAP_BRAM_DOUT_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(265): (vlog-2623) Undefined variable: C_PREVMAP_FIFO_DOUT_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(269): (vlog-2623) Undefined variable: C_PREVMAP_FIFO_DOUT_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(270): (vlog-2623) Undefined variable: C_PREVMAP_FIFO_CNT_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(275): (vlog-2623) Undefined variable: C_OUTBUF_DWC_FIFO_COUNT.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(276): (vlog-2623) Undefined variable: C_OUTBUF_DWC_FIFO_DOUT.
# ** Error: ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285): near "*": syntax error, unexpected '*'.
# ** Error: ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286): near "*": syntax error, unexpected '*'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(288): (vlog-2623) Undefined variable: C_VEC_MULT_WIDTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(291): (vlog-2623) Undefined variable: C_VEC_MULT_WIDTH.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(293): (vlog-2163) Macro `KRNL_1X1_SIMD is undefined.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(294): (vlog-2623) Undefined variable: C_VECTOR_ADD_WIDTH.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(295): (vlog-2388) 'conv_1x1_vld' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(229).
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(296): (vlog-2388) 'conv_1x1_vld_r' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(230).
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(297): (vlog-2388) 'conv_1x1_vld_d' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(231).
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(304): (vlog-2163) Macro `CONVMAP_BRAM_WR_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(305): (vlog-2163) Macro `CONVMAP_BRAM_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(306): (vlog-2163) Macro `CONVMAP_BRAM_RD_WIDTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(308): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: ** while parsing macro expansion: 'TRANS_DATA_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(313)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(313): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(325): (vlog-2163) Macro `KRNL_1X1_BRAM_WR_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(326): (vlog-2163) Macro `KRNL_1X1_BRAM_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(346): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(365): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(407): (vlog-2623) Undefined variable: prevMap_dwc_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(409): (vlog-2623) Undefined variable: prevMap_dwc_fifo_din.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(417): near "=": syntax error, unexpected '=', expecting '('.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(458): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(486): (vlog-2623) Undefined variable: trans_fifo_dataout.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(496): near "(": syntax error, unexpected '(', expecting ')' or ','.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(600): (vlog-2730) Undefined variable: 'ckk'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(601): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_DEPTH_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(639)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(639): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(640)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(640): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(641)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(641): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PIXEL_SEQ_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(642)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(642): near ")": syntax error, unexpected ')'.
# ** Error: ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643): (vlog-2163) Macro `PARTMAPADDR_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PREVMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHFACTOR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(650)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(650): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(657)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(657): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(658)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(658): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_STORETOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(659)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(659): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(660): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(661): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(662): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(663): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(668): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(673): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(728): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(732): (vlog-2730) Undefined variable: 'vector_add_2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(733): (vlog-2730) Undefined variable: 'i3'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): (vlog-2730) Undefined variable: 'conv_1x1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): (vlog-2163) Macro `OUTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): near ";": syntax error, unexpected ';'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(760): (vlog-2730) Undefined variable: 'krnl1x1_bias_bram_rden'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(770): (vlog-2623) Undefined variable: convMap_bram_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(771): (vlog-2623) Undefined variable: convMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2730) Undefined variable: 'convMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2730) Undefined variable: 'convMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(791): (vlog-2623) Undefined variable: partMap_bram_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(792): (vlog-2623) Undefined variable: partMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(792): (vlog-2730) Undefined variable: 'pm_high_watermark_cfg'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(793): (vlog-2730) Undefined variable: 'partMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(793): (vlog-2730) Undefined variable: 'partMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(812): (vlog-2623) Undefined variable: resdMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(812): (vlog-2730) Undefined variable: 'resdMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(813): (vlog-2623) Undefined variable: resdMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(814): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(814): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(837): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(838): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(839): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(842): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(843): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(843): (vlog-2730) Undefined variable: 'last_wrt'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(844): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(844): (vlog-2730) Undefined variable: 'last_CO_recvd'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(845): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(858): near "end": syntax error, unexpected end.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(865): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(865): 'ST_START_AWP' already exists; must not be redefined as a generate block
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(865): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(866): near "<=": syntax error, unexpected <=.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(866): (vlog-13205) Syntax error found in the scope following 'state'. Is there a missing '::'?
# End time: 18:24:24 on Aug 24,2020, Elapsed time: 0:00:01
# Errors: 137, Warnings: 25
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 16
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:34:20 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 18:34:21 on Aug 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:34:21 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(106): (vlog-13282) 'C_KRNL_1X1_BRAM_DOUT_WTH' already declared in this scope.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(114): (vlog-2163) Macro `PARTMAP_BRAM_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(116): near ";": syntax error, unexpected ';', expecting ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(120): (vlog-2163) Macro `OUTBUF_FIFO_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(132): (vlog-2163) Macro `CFG_DATA_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(158): (vlog-2163) Macro `TRANS_FIFO_DATAIN is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(223): (vlog-2730) Undefined variable: 'C_VECTOR_ADD_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(226): (vlog-2730) Undefined variable: 'C_VECTOR_MULT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(252): (vlog-2730) Undefined variable: 'C_RESD_MAP_BRAM_WR_ADDR_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(254): (vlog-2730) Undefined variable: 'C_RESD_MAP_BRAM_RD_ADDR_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(264): (vlog-2730) Undefined variable: 'C_PARTMAP_BRAM_DOUT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(272): (vlog-2730) Undefined variable: 'C_PREVMAP_FIFO_CNT_WTH'.
# ** Error: ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287): near "*": syntax error, unexpected '*'.
# ** Error: ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(288)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(288): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(288)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(288): near "*": syntax error, unexpected '*'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(297): (vlog-2388) 'conv_1x1_vld' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(231).
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(298): (vlog-2388) 'conv_1x1_vld_r' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(232).
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(299): (vlog-2388) 'conv_1x1_vld_d' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(233).
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(306): (vlog-2163) Macro `CONVMAP_BRAM_WR_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(308): (vlog-2163) Macro `CONVMAP_BRAM_RD_WIDTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(310): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: ** while parsing macro expansion: 'TRANS_DATA_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(315)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(315): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(327): (vlog-2163) Macro `KRNL_1X1_BRAM_WR_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(328): (vlog-2163) Macro `KRNL_1X1_BRAM_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(348): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(367): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(409): (vlog-2623) Undefined variable: prevMap_dwc_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(411): (vlog-2623) Undefined variable: prevMap_dwc_fifo_din.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(419): near "=": syntax error, unexpected '=', expecting '('.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(460): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(488): (vlog-2623) Undefined variable: trans_fifo_dataout.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(498): near "(": syntax error, unexpected '(', expecting ')' or ','.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(602): (vlog-2730) Undefined variable: 'ckk'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(603): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_DEPTH_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(641)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(641): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(642)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(642): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PIXEL_SEQ_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644): near ")": syntax error, unexpected ')'.
# ** Error: ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645): (vlog-2163) Macro `PARTMAPADDR_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PREVMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(650)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(650): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHFACTOR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(657)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(657): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(658)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(658): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(659)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(659): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(660)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(660): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_STORETOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(661)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(661): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(662): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(663): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(668): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(673): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(675): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(676): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(730): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): (vlog-2730) Undefined variable: 'vector_add_2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(735): (vlog-2730) Undefined variable: 'i3'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(740): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): (vlog-2730) Undefined variable: 'conv_1x1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): (vlog-2163) Macro `OUTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): near ";": syntax error, unexpected ';'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): (vlog-2730) Undefined variable: 'krnl1x1_bias_bram_rden'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2623) Undefined variable: convMap_bram_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2623) Undefined variable: convMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(774): (vlog-2730) Undefined variable: 'convMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(774): (vlog-2730) Undefined variable: 'convMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(793): (vlog-2623) Undefined variable: partMap_bram_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(794): (vlog-2623) Undefined variable: partMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(794): (vlog-2730) Undefined variable: 'pm_high_watermark_cfg'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(795): (vlog-2730) Undefined variable: 'partMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(795): (vlog-2730) Undefined variable: 'partMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(814): (vlog-2623) Undefined variable: resdMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(814): (vlog-2730) Undefined variable: 'resdMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(815): (vlog-2623) Undefined variable: resdMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(816): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(816): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(839): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(840): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(841): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(844): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(845): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(845): (vlog-2730) Undefined variable: 'last_wrt'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(846): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(846): (vlog-2730) Undefined variable: 'last_CO_recvd'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(847): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(860): near "end": syntax error, unexpected end.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(867): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(867): 'ST_START_AWP' already exists; must not be redefined as a generate block
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(867): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(868): near "<=": syntax error, unexpected <=.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(868): (vlog-13205) Syntax error found in the scope following 'state'. Is there a missing '::'?
# End time: 18:34:21 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 100, Warnings: 9
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 8
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:34:25 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 18:34:25 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:34:25 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(106): (vlog-13282) 'C_KRNL_1X1_BRAM_DOUT_WTH' already declared in this scope.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(114): (vlog-2163) Macro `PARTMAP_BRAM_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(116): near ";": syntax error, unexpected ';', expecting ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(120): (vlog-2163) Macro `OUTBUF_FIFO_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(132): (vlog-2163) Macro `CFG_DATA_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(158): (vlog-2163) Macro `TRANS_FIFO_DATAIN is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(223): (vlog-2730) Undefined variable: 'C_VECTOR_ADD_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(226): (vlog-2730) Undefined variable: 'C_VECTOR_MULT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(252): (vlog-2730) Undefined variable: 'C_RESD_MAP_BRAM_WR_ADDR_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(254): (vlog-2730) Undefined variable: 'C_RESD_MAP_BRAM_RD_ADDR_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(264): (vlog-2730) Undefined variable: 'C_PARTMAP_BRAM_DOUT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(272): (vlog-2730) Undefined variable: 'C_PREVMAP_FIFO_CNT_WTH'.
# ** Error: ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287): near "*": syntax error, unexpected '*'.
# ** Error: ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(288)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(288): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(288)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(288): near "*": syntax error, unexpected '*'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(297): (vlog-2388) 'conv_1x1_vld' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(231).
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(298): (vlog-2388) 'conv_1x1_vld_r' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(232).
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(299): (vlog-2388) 'conv_1x1_vld_d' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(233).
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(306): (vlog-2163) Macro `CONVMAP_BRAM_WR_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(308): (vlog-2163) Macro `CONVMAP_BRAM_RD_WIDTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(310): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: ** while parsing macro expansion: 'TRANS_DATA_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(315)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(315): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(327): (vlog-2163) Macro `KRNL_1X1_BRAM_WR_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(328): (vlog-2163) Macro `KRNL_1X1_BRAM_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(348): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(367): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(409): (vlog-2623) Undefined variable: prevMap_dwc_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(411): (vlog-2623) Undefined variable: prevMap_dwc_fifo_din.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(419): near "=": syntax error, unexpected '=', expecting '('.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(460): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(488): (vlog-2623) Undefined variable: trans_fifo_dataout.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(498): near "(": syntax error, unexpected '(', expecting ')' or ','.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(602): (vlog-2730) Undefined variable: 'ckk'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(603): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_DEPTH_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(641)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(641): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(642)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(642): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PIXEL_SEQ_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644): near ")": syntax error, unexpected ')'.
# ** Error: ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645): (vlog-2163) Macro `PARTMAPADDR_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PREVMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(650)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(650): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHFACTOR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(657)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(657): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(658)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(658): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(659)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(659): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(660)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(660): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_STORETOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(661)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(661): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(662): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(663): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(668): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(673): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(675): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(676): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(730): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): (vlog-2730) Undefined variable: 'vector_add_2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(735): (vlog-2730) Undefined variable: 'i3'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(740): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): (vlog-2730) Undefined variable: 'conv_1x1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): (vlog-2163) Macro `OUTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): near ";": syntax error, unexpected ';'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): (vlog-2730) Undefined variable: 'krnl1x1_bias_bram_rden'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2623) Undefined variable: convMap_bram_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2623) Undefined variable: convMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(774): (vlog-2730) Undefined variable: 'convMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(774): (vlog-2730) Undefined variable: 'convMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(793): (vlog-2623) Undefined variable: partMap_bram_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(794): (vlog-2623) Undefined variable: partMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(794): (vlog-2730) Undefined variable: 'pm_high_watermark_cfg'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(795): (vlog-2730) Undefined variable: 'partMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(795): (vlog-2730) Undefined variable: 'partMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(814): (vlog-2623) Undefined variable: resdMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(814): (vlog-2730) Undefined variable: 'resdMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(815): (vlog-2623) Undefined variable: resdMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(816): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(816): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(839): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(840): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(841): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(844): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(845): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(845): (vlog-2730) Undefined variable: 'last_wrt'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(846): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(846): (vlog-2730) Undefined variable: 'last_CO_recvd'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(847): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(860): near "end": syntax error, unexpected end.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(867): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(867): 'ST_START_AWP' already exists; must not be redefined as a generate block
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(867): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(868): near "<=": syntax error, unexpected <=.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(868): (vlog-13205) Syntax error found in the scope following 'state'. Is there a missing '::'?
# End time: 18:34:26 on Aug 24,2020, Elapsed time: 0:00:01
# Errors: 100, Warnings: 9
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 8
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:42:04 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 18:42:04 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:42:04 on Aug 24,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(115): near ";": syntax error, unexpected ';', expecting ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(119): (vlog-2163) Macro `OUTBUF_FIFO_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(131): (vlog-2163) Macro `CFG_DATA_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(157): (vlog-2163) Macro `TRANS_FIFO_DATAIN is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(222): (vlog-2730) Undefined variable: 'C_VEC_ADD_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(225): (vlog-2730) Undefined variable: 'C_VEC_MULT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(263): (vlog-2730) Undefined variable: 'C_PARTMAP_BRAM_DOUT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(271): (vlog-2730) Undefined variable: 'C_PREVMAP_FIFO_CT_WTH'.
# ** Error: ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286): near "*": syntax error, unexpected '*'.
# ** Error: ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'TRANS_FIFO_DIN_WIDTH' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(287): near "*": syntax error, unexpected '*'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(296): (vlog-2388) 'conv_1x1_vld' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(230).
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(297): (vlog-2388) 'conv_1x1_vld_r' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(231).
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(298): (vlog-2388) 'conv_1x1_vld_d' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(232).
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(305): (vlog-2163) Macro `CONVMAP_BRAM_WR_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(307): (vlog-2163) Macro `CONVMAP_BRAM_RD_WIDTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(309): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: ** while parsing macro expansion: 'TRANS_DATA_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(314)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(314): (vlog-2163) Macro `PIXEL_SIZE is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(326): (vlog-2163) Macro `KRNL_1X1_BRAM_WR_WIDTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(327): (vlog-2163) Macro `KRNL_1X1_BRAM_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(347): near ")": syntax error, unexpected ')', expecting '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(366): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(408): (vlog-2623) Undefined variable: prevMap_dwc_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(410): (vlog-2623) Undefined variable: prevMap_dwc_fifo_din.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): near "=": syntax error, unexpected '=', expecting '('.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(459): near ")": syntax error, unexpected ')', expecting '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(487): (vlog-2623) Undefined variable: trans_fifo_dataout.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(497): near "(": syntax error, unexpected '(', expecting ')' or ','.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(601): (vlog-2730) Undefined variable: 'ckk'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(602): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_DEPTH_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(640)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(640): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(641)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(641): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(642)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(642): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PIXEL_SEQ_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(643): near ")": syntax error, unexpected ')'.
# ** Error: ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644): (vlog-2163) Macro `PARTMAPADDR_LOW is undefined.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(644): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PREVMAP_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHFACTOR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(650)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(650): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'INMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_ADDR_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL3X3_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'KRNL1X1_BIAS_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(657)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(657): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'PARTMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(658)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(658): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'RESDMAP_FETCHTOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(659)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(659): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'OUTMAP_STORETOTAL_FIELD' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(660)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(660): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(661): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(662): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(663): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(668): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(673): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(675): near "]": syntax error, unexpected ']'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(729): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(733): (vlog-2730) Undefined variable: 'vector_add_2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): (vlog-2730) Undefined variable: 'i3'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(739): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): (vlog-2730) Undefined variable: 'conv_1x1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): (vlog-2163) Macro `OUTBUF_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): near ";": syntax error, unexpected ';'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(761): (vlog-2730) Undefined variable: 'krnl1x1_bias_bram_rden'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(771): (vlog-2623) Undefined variable: convMap_bram_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2623) Undefined variable: convMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2730) Undefined variable: 'convMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2730) Undefined variable: 'convMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(792): (vlog-2623) Undefined variable: partMap_bram_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(793): (vlog-2623) Undefined variable: partMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(793): (vlog-2730) Undefined variable: 'pm_high_watermark_cfg'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(794): (vlog-2730) Undefined variable: 'partMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(794): (vlog-2730) Undefined variable: 'partMap_bram_rden_w1'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(813): (vlog-2623) Undefined variable: resdMap_bram_empty.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(813): (vlog-2730) Undefined variable: 'resdMap_bram_count'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(814): (vlog-2623) Undefined variable: resdMap_bram_prog_full.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(815): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(815): (vlog-2730) Undefined variable: 'resdMap_bram_rden_w2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(838): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(839): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(840): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(843): (vlog-2730) Undefined variable: 'process_cmpl'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(844): (vlog-2730) Undefined variable: 'last_wrt_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(844): (vlog-2730) Undefined variable: 'last_wrt'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(845): (vlog-2730) Undefined variable: 'last_CO_recvd_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(845): (vlog-2730) Undefined variable: 'last_CO_recvd'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(846): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(859): near "end": syntax error, unexpected end.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(866): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(866): 'ST_START_AWP' already exists; must not be redefined as a generate block
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(866): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(867): near "<=": syntax error, unexpected <=.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(867): (vlog-13205) Syntax error found in the scope following 'state'. Is there a missing '::'?
# End time: 18:42:05 on Aug 24,2020, Elapsed time: 0:00:01
# Errors: 96, Warnings: 9
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 8
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
