###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID mpu.ucsd.edu)
#  Generated on:      Sat Jun 26 04:14:55 2021
#  Design:            test2271
#  Command:           defOut -routing test2271_drouted.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test2271 ;
UNITS DISTANCE MICRONS 4000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    DESIGN flow_implementation_stage STRING "postcts" ;
    NET StnRoutedCapScaleProp REAL ;
    NET StnRoutedResScaleProp REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 3.4560 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2.9700 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 414144 412416 ) ;

ROW CORE_ROW_0 asap7sc7p5t 0 0 FS DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_1 asap7sc7p5t 0 1080 N DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_2 asap7sc7p5t 0 2160 FS DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_3 asap7sc7p5t 0 3240 N DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_4 asap7sc7p5t 0 4320 FS DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_5 asap7sc7p5t 0 5400 N DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_6 asap7sc7p5t 0 6480 FS DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_7 asap7sc7p5t 0 7560 N DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_8 asap7sc7p5t 0 8640 FS DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_9 asap7sc7p5t 0 9720 N DO 64 BY 1 STEP 216 0
 ;
ROW CORE_ROW_10 asap7sc7p5t 0 10800 FS DO 64 BY 1 STEP 216 0
 ;

TRACKS X 2016 DO 287 STEP 1440 LAYER Pad ;
TRACKS Y 2112 DO 268 STEP 1536 LAYER Pad ;
TRACKS Y 2112 DO 268 STEP 1536 LAYER M9 ;
TRACKS X 2016 DO 287 STEP 1440 LAYER M9 ;
TRACKS X 576 DO 359 STEP 1152 LAYER M8 ;
TRACKS Y 2112 DO 268 STEP 1536 LAYER M8 ;
TRACKS Y 576 DO 358 STEP 1152 LAYER M7 ;
TRACKS X 576 DO 359 STEP 1152 LAYER M7 ;
TRACKS X 864 DO 479 STEP 864 LAYER M6 ;
TRACKS Y 576 DO 358 STEP 1152 LAYER M6 ;
TRACKS Y 816 DO 536 STEP 768 LAYER M5 ;
TRACKS X 864 DO 479 STEP 864 LAYER M5 ;
TRACKS X 576 DO 718 STEP 576 LAYER M4 ;
TRACKS Y 816 DO 536 STEP 768 LAYER M4 ;
TRACKS Y 576 DO 715 STEP 576 LAYER M3 ;
TRACKS X 576 DO 718 STEP 576 LAYER M3 ;
TRACKS X 576 DO 718 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 715 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 715 STEP 576 LAYER M1 ;
TRACKS X 576 DO 718 STEP 576 LAYER M1 ;

GCELLGRID Y 412420 DO 1 STEP 6052 ;
GCELLGRID Y 17568 DO 46 STEP 8640 ;
GCELLGRID Y -4 DO 2 STEP 8932 ;
GCELLGRID X 414148 DO 1 STEP 7780 ;
GCELLGRID X 17568 DO 46 STEP 8640 ;
GCELLGRID X -4 DO 2 STEP 8932 ;

COMPONENTS 18 ;
- FE_RC_6_0 NAND2xp5_ASAP7_75t_SL + SOURCE TIMING + PLACED ( 9720 1080 ) N
 ;
- FE_RC_5_0 NAND3xp33_ASAP7_75t_SL + SOURCE TIMING + PLACED ( 8208 7560 ) N
 ;
- FE_RC_4_0 NAND2xp5_ASAP7_75t_SL + SOURCE TIMING + PLACED ( 5616 3240 ) N
 ;
- Q1_stage7_domain1_reg DFFHQNx3_ASAP7_75t_SL + PLACED ( 4536 1080 ) FN + WEIGHT 1
 ;
- Q1_stage6_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 8424 2160 ) FS + WEIGHT 1
 ;
- g238 NAND2xp5_ASAP7_75t_SL + PLACED ( 10368 3240 ) N
 ;
- Q2_stage5_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 8856 4320 ) FS + WEIGHT 1
 ;
- g240 NAND2xp5_ASAP7_75t_SL + PLACED ( 9720 5400 ) FN
 ;
- Q1_stage4_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 4536 4320 ) FS + WEIGHT 1
 ;
- Q1_stage3_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 4104 6480 ) S + WEIGHT 1
 ;
- g244 NAND2xp5_ASAP7_75t_SL + PLACED ( 6912 5400 ) FN
 ;
- Q1_stage2_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 8424 6480 ) FS + WEIGHT 1
 ;
- Q2_stage1_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 8640 8640 ) FS + WEIGHT 1
 ;
- Q1_stage1_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 4320 8640 ) S + WEIGHT 1
 ;
- g249 NAND2xp5_ASAP7_75t_SL + PLACED ( 9504 9720 ) FN
 ;
- g250 OAI21xp5_ASAP7_75t_SL + PLACED ( 6264 10800 ) FS
 ;
- g251 XOR2xp5_ASAP7_75t_SL + PLACED ( 6048 9720 ) N
 ;
- g252 INVx6_ASAP7_75t_SL + PLACED ( 6264 2160 ) FS
 ;
END COMPONENTS

PINS 6 ;
- in1_domain1 + NET in1_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- in2_domain1 + NET in2_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- out1_domain1 + NET out1_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- out2_domain1 + NET out2_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- clk1 + NET clk1 + DIRECTION INPUT + USE SIGNAL
 ;
- rst + NET rst + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- vdd
  + USE POWER
 ;
- vss
  + USE GROUND
 ;
END SPECIALNETS

NETS 23 ;
- in1_domain1
  ( PIN in1_domain1 ) ( g251 A ) ( g250 A2 )
  + ROUTED M3 ( 6912 10512 ) ( * 11240 ) VIA23
    NEW M2 ( 6912 10512 ) RECT ( -224 -144 368 144 )
    NEW M1 ( 6840 11240 0 ) ( 6912 * ) VIA12
    NEW M2 ( 6912 10512 ) VIA12
    NEW M3 ( 6912 10512 ) VIA23
 ;
- in2_domain1
  ( PIN in2_domain1 ) ( g251 B ) ( g250 A1 )
  + ROUTED M1 ( 5760 11268 ) ( 6336 * 0 )
    NEW M2 ( 5184 11520 ) ( 5760 * ) VIA12
    NEW M3 ( 5184 10368 ) ( * 11520 ) VIA23
    NEW M2 ( 5184 10368 ) ( 6588 * ) VIA12
    NEW M1 ( 5760 11268 ) ( * 11520 )
    NEW M3 ( 5184 10368 ) VIA23
 ;
- clk1
  ( PIN clk1 ) ( Q1_stage1_domain1_reg CLK ) ( Q2_stage1_domain1_reg CLK )
  ( Q1_stage2_domain1_reg CLK ) ( Q1_stage3_domain1_reg CLK )
  ( Q1_stage4_domain1_reg CLK ) ( Q2_stage5_domain1_reg CLK )
  ( Q1_stage6_domain1_reg CLK ) ( Q1_stage7_domain1_reg CLK )
  + FIXED M2 ( 9216 1152 ) ( 9792 * ) VIA12
    NEW M3 ( 9216 5760 ) ( * 9792 ) VIA23
    NEW M1 ( 7488 2700 ) ( 8748 * 0 )
    NEW M1 ( 8748 576 ) ( * 1728 0 )
    NEW M1 ( 3456 4608 ) ( 4032 * )
    NEW M1 ( 3456 4032 ) ( * 4608 )
  + ROUTED M2 ( 7488 2880 ) RECT ( -356 -144 296 144 )
    NEW M2 ( 7488 9792 ) RECT ( -680 -144 1952 144 )
    NEW M3 ( 7488 9792 ) RECT ( -144 452 144 740 )
    NEW M3 ( 7488 9792 ) RECT ( -144 212 144 500 )
    NEW M2 ( 9216 5760 ) RECT ( -224 -144 368 144 )
    NEW M2 ( 9216 9792 ) RECT ( -2408 -144 356 144 )
    NEW M2 ( 9216 10944 ) RECT ( -296 -144 296 144 )
    NEW M3 ( 9216 10944 ) RECT ( -144 68 144 356 )
    NEW M2 ( 9792 1152 ) RECT ( -800 -144 356 144 )
  + FIXED M2 ( 3456 4032 ) ( 7488 * ) VIA23
    NEW M1 ( 3456 4608 ) ( * 8064 )
    NEW M1 ( 3456 8064 ) ( 8100 * )
    NEW M1 ( 4032 4608 ) ( * 4860 )
    NEW M1 ( 4032 4860 ) ( 4860 * 0 )
    NEW M1 ( 7488 2700 ) ( * 2880 ) VIA12
    NEW M3 ( 7488 2880 ) ( * 4032 )
    NEW M3 ( 7488 4032 ) ( * 9792 ) VIA23
    NEW M2 ( 7488 9792 ) ( 9216 * )
    NEW M1 ( 8100 6912 0 ) ( * 8064 )
    NEW M1 ( 8100 8064 ) ( 8748 * )
    NEW M1 ( 8316 9216 0 ) ( * 10368 )
    NEW M1 ( 8316 10368 ) ( 8964 * )
    NEW M1 ( 8748 576 ) ( 9792 * )
    NEW M1 ( 8748 6912 0 ) ( * 8064 )
    NEW M1 ( 8964 9216 0 ) ( * 10368 )
    NEW M1 ( 8964 10368 ) ( 9216 * )
  + ROUTED M2 ( 9000 1728 ) ( 9216 * ) VIA23
  + FIXED M3 ( 9216 1152 ) ( * 1728 )
    NEW M3 ( 9216 1728 ) ( * 5760 ) VIA23
    NEW M2 ( 9216 5760 ) ( 9232 * ) VIA12
    NEW M3 ( 9216 9792 ) ( * 10944 ) VIA23
    NEW M1 ( 9216 10368 ) ( * 10944 ) VIA12
    NEW M1 ( 9232 5760 ) ( 9288 * )
    NEW M1 ( 9288 5120 0 ) ( * 5760 )
    NEW M1 ( 9792 576 ) ( * 1152 )
    NEW M2 ( 3456 4032 ) VIA12
    NEW M3 ( 7488 2880 ) VIA23
  + ROUTED M2 ( 9000 1728 ) VIA12
  + FIXED M3 ( 9216 1152 ) VIA23
  + USE CLOCK
  + WEIGHT 20
 ;
- rst
  ( PIN rst ) ( g252 A )
 ;
- out1_domain1
  ( PIN out1_domain1 ) ( Q1_stage7_domain1_reg QN )
 ;
- out2_domain1
  ( PIN out2_domain1 )
 ;
- Q1_stage1_domain1
  ( FE_RC_5_0 A ) ( Q1_stage1_domain1_reg QN )
  + ROUTED M2 ( 2880 8064 ) ( 8640 * ) VIA12
    NEW M1 ( 2880 8064 ) ( * 9216 )
    NEW M1 ( 2880 9216 ) ( 4428 * 0 )
    NEW M1 ( 8568 8064 0 ) ( 8640 * )
    NEW M2 ( 2880 8064 ) VIA12
 ;
- Q1_stage2_domain1
  ( Q1_stage2_domain1_reg QN ) ( g244 B )
  + ROUTED M5 ( 17280 6192 ) ( * 7728 ) VIA45
    NEW M2 ( 12636 6912 ) ( 17280 * ) VIA12
    NEW M4 ( 17280 6192 ) RECT ( -968 -192 0 192 )
    NEW M2 ( 17280 6336 ) RECT ( -368 -144 0 144 )
    NEW M1 ( 7276 5688 0 ) ( 7416 * ) VIA12
    NEW M2 ( 7416 5688 ) ( 8064 * ) VIA23
    NEW M3 ( 8064 5688 ) ( * 7728 ) VIA34
    NEW M4 ( 8064 7728 ) ( 17280 * )
    NEW M3 ( 17280 6192 ) ( * 6336 ) VIA23
    NEW M1 ( 17280 6336 ) ( * 6912 )
    NEW M2 ( 12636 6912 ) VIA12
    NEW M4 ( 17280 6192 ) VIA34
    NEW M5 ( 17280 6192 ) VIA45
    NEW M2 ( 17280 6336 ) VIA12
 ;
- Q1_stage3_domain1
  ( FE_RC_4_0 B ) ( Q1_stage3_domain1_reg QN )
  + ROUTED M2 ( 5760 3528 ) ( 6116 * ) VIA12
    NEW M3 ( 5760 2880 ) ( * 3528 ) VIA23
    NEW M2 ( 3456 2880 ) ( 5760 * ) VIA23
    NEW M3 ( 3456 2880 ) ( * 6912 ) VIA23
    NEW M2 ( 3456 6912 ) ( 4212 * ) VIA12
    NEW M3 ( 3456 2880 ) VIA23
 ;
- Q1_stage4_domain1
  ( Q1_stage4_domain1_reg QN ) ( g240 B )
  + ROUTED M4 ( 8640 6192 ) ( 10944 * ) VIA34
    NEW M3 ( 8640 4608 ) ( * 6192 ) VIA34
    NEW M3 ( 10944 6192 ) RECT ( -144 -320 144 0 )
    NEW M2 ( 8640 4608 ) ( 8748 * ) VIA12
    NEW M1 ( 10084 6192 0 ) ( 10260 * ) VIA12
    NEW M2 ( 10260 6192 ) ( 10944 * ) VIA23
    NEW M3 ( 8640 4608 ) VIA23
 ;
- Q1_stage6_domain1
  ( FE_RC_6_0 B ) ( Q1_stage6_domain1_reg QN )
  + ROUTED M2 ( 10260 1728 ) ( 13824 * ) VIA12
    NEW M1 ( 12636 2700 0 ) ( 13248 * )
    NEW M1 ( 13248 2700 ) ( * 2880 )
    NEW M1 ( 13248 2880 ) ( 13824 * )
    NEW M1 ( 13824 1728 ) ( * 2880 )
    NEW M2 ( 10260 1728 ) VIA12
 ;
- Q2_stage1_domain1
  ( FE_RC_5_0 B ) ( Q2_stage1_domain1_reg QN )
  + ROUTED M1 ( 8784 8064 0 ) ( 8800 * ) VIA12
    NEW M2 ( 8800 8064 ) ( 10944 * ) VIA23
    NEW M3 ( 10944 8064 ) ( * 9792 ) VIA23
    NEW M2 ( 10944 9792 ) ( 13824 * ) VIA12
    NEW M1 ( 12852 9216 0 ) ( 13824 * )
    NEW M1 ( 13824 9216 ) ( * 9792 )
 ;
- Q2_stage5_domain1
  ( Q2_stage5_domain1_reg QN ) ( g238 B )
  + ROUTED M2 ( 13824 4608 ) RECT ( 0 -144 368 144 )
    NEW M2 ( 10868 4032 ) ( 13824 * ) VIA23
    NEW M1 ( 13068 4860 0 ) ( 13824 * )
    NEW M3 ( 13824 4032 ) ( * 4608 ) VIA23
    NEW M1 ( 13824 4608 ) ( * 4860 )
    NEW M2 ( 10868 4032 ) VIA12
    NEW M2 ( 13824 4608 ) VIA12
 ;
- n_0
  ( g251 Y ) ( g249 B )
  + ROUTED M2 ( 7920 10368 ) ( 9828 * ) VIA12
    NEW M2 ( 7920 10368 ) VIA12
 ;
- n_1
  ( g250 Y ) ( Q1_stage1_domain1_reg D )
  + ROUTED M2 ( 7416 11088 ) ( 8064 * ) VIA23
    NEW M1 ( 7632 9216 ) ( 7668 * 0 )
    NEW M2 ( 7488 9216 ) ( 7632 * ) VIA12
    NEW M2 ( 7416 11088 ) RECT ( -284 -144 872 144 )
    NEW M3 ( 7488 9216 ) RECT ( -144 -272 144 320 )
    NEW M4 ( 7776 9216 ) RECT ( -608 -192 728 192 )
    NEW M4 ( 7776 10800 ) RECT ( -728 -192 0 192 )
    NEW M1 ( 7272 11088 0 ) ( 7416 * ) VIA12
    NEW M4 ( 7488 9216 ) ( 7776 * ) VIA45
    NEW M5 ( 7776 9216 ) ( * 10800 ) VIA45
    NEW M4 ( 7776 10800 ) ( 8064 * ) VIA34
    NEW M3 ( 8064 10800 ) ( * 11088 )
    NEW M3 ( 7488 9216 ) VIA23
    NEW M4 ( 7488 9216 ) VIA34
 ;
- n_2
  ( g249 Y ) ( Q2_stage1_domain1_reg D )
  + ROUTED M3 ( 9792 10944 ) ( * 11568 ) VIA34
    NEW M4 ( 9504 9216 ) ( 9612 * ) VIA34
    NEW M4 ( 9504 9216 ) RECT ( -368 -192 968 192 )
    NEW M4 ( 9504 11568 ) RECT ( -368 -192 968 192 )
    NEW M3 ( 9612 9216 ) RECT ( -144 -272 144 320 )
    NEW M2 ( 9792 10944 ) RECT ( -144 -144 368 144 )
    NEW M5 ( 9504 9216 ) ( * 11568 ) VIA45
    NEW M4 ( 9504 11568 ) ( 9792 * )
    NEW M1 ( 9792 10692 0 ) ( * 10944 ) VIA12
    NEW M5 ( 9504 9216 ) VIA45
    NEW M2 ( 9612 9216 ) VIA12
    NEW M3 ( 9612 9216 ) VIA23
    NEW M3 ( 9792 10944 ) VIA23
 ;
- n_3
  ( FE_RC_5_0 Y ) ( Q1_stage2_domain1_reg D )
  + ROUTED M2 ( 8640 12096 ) ( 10368 * ) VIA23
    NEW M3 ( 8640 8640 ) ( * 12096 ) VIA23
    NEW M2 ( 8496 8640 ) ( 8640 * ) VIA23
    NEW M2 ( 9396 7488 ) RECT ( -536 -144 1196 144 )
    NEW M1 ( 8496 8532 0 ) ( * 8640 ) VIA12
    NEW M1 ( 9396 6912 0 ) ( * 7488 ) VIA12
    NEW M2 ( 9396 7488 ) ( 10368 * ) VIA23
    NEW M3 ( 10368 7488 ) ( * 12096 )
 ;
- n_4
  ( g244 Y ) ( Q1_stage3_domain1_reg D )
  + ROUTED M2 ( 6912 7488 ) ( 7452 * ) VIA12
    NEW M3 ( 6912 5688 ) ( * 7488 ) VIA23
    NEW M2 ( 6912 5688 ) RECT ( -224 -144 368 144 )
    NEW M1 ( 6912 5688 ) ( 6984 * 0 )
    NEW M1 ( 7452 6912 0 ) ( * 7488 )
    NEW M2 ( 6912 5688 ) VIA12
    NEW M3 ( 6912 5688 ) VIA23
 ;
- n_5
  ( FE_RC_4_0 Y ) ( Q1_stage4_domain1_reg D )
  + ROUTED M1 ( 5508 4860 0 ) ( 6192 * )
    NEW M1 ( 6192 4212 0 ) ( * 4860 )
 ;
- n_6
  ( g240 Y ) ( Q2_stage5_domain1_reg D )
  + ROUTED M2 ( 9792 4608 ) ( 9828 * ) VIA12
    NEW M2 ( 9756 5688 ) ( 9792 * ) VIA23
    NEW M3 ( 9792 4608 ) RECT ( -144 -356 144 1304 )
    NEW M2 ( 9792 5688 ) RECT ( -180 -144 332 144 )
    NEW M1 ( 9756 5688 ) ( 9792 * 0 )
    NEW M3 ( 9792 4608 ) ( * 5688 )
    NEW M2 ( 9756 5688 ) VIA12
    NEW M3 ( 9792 4608 ) VIA23
 ;
- n_7
  ( FE_RC_6_0 A ) ( FE_RC_5_0 C ) ( FE_RC_4_0 A ) ( g252 Y ) ( g250 B )
  ( g249 A ) ( g244 A ) ( g240 A ) ( g238 A )
  + ROUTED M1 ( 13248 8064 ) ( * 8100 )
    NEW M2 ( 12096 8064 ) ( 13248 * ) VIA12
    NEW M2 ( 10368 4032 ) ( 10476 * ) VIA12
    NEW M3 ( 10368 576 ) ( * 1728 ) VIA23
    NEW M2 ( 6912 576 ) ( 10368 * ) VIA23
    NEW M2 ( 6336 6336 ) ( 7632 * ) VIA12
    NEW M2 ( 6912 11240 ) ( 6984 * ) VIA12
    NEW M2 ( 5760 12672 ) ( 6912 * ) VIA23
    NEW M3 ( 6336 2304 ) ( * 6336 ) VIA23
    NEW M3 ( 5760 5760 ) ( * 12672 ) VIA23
    NEW M2 ( 5184 5760 ) ( 5760 * ) VIA23
    NEW M3 ( 5184 2304 ) ( * 5760 ) VIA23
    NEW M2 ( 5760 5760 ) RECT ( -800 -144 356 144 )
    NEW M2 ( 6336 6336 ) RECT ( -356 -144 1520 144 )
    NEW M2 ( 6912 2304 ) RECT ( -1952 -144 272 144 )
    NEW M2 ( 5184 2304 ) ( 6336 * ) VIA23
    NEW M1 ( 5760 4176 0 ) ( * 4212 ) VIA12
    NEW M3 ( 5760 4212 ) ( * 5760 )
    NEW M2 ( 6336 2304 ) ( 6912 * ) VIA23
    NEW M3 ( 6912 576 ) ( * 2304 )
    NEW M3 ( 6912 2304 ) ( * 3456 ) VIA23
    NEW M2 ( 6912 3456 ) ( 7200 * ) VIA12
    NEW M3 ( 6912 11240 ) ( * 12672 )
    NEW M2 ( 6912 12672 ) ( 12096 * ) VIA23
    NEW M1 ( 7200 3132 0 ) ( * 3456 )
    NEW M1 ( 9000 8100 0 ) ( 13248 * )
    NEW M2 ( 9828 1728 ) ( 10368 * )
    NEW M2 ( 10260 10368 ) ( 12096 * ) VIA23
    NEW M3 ( 10368 1728 ) ( * 4032 ) VIA23
    NEW M1 ( 10476 5940 0 ) ( 13824 * )
    NEW M3 ( 12096 8064 ) ( * 10368 )
    NEW M3 ( 12096 10368 ) ( * 12672 )
    NEW M2 ( 13248 8064 ) ( 13824 * ) VIA12
    NEW M1 ( 13824 5940 ) ( * 8064 )
    NEW M3 ( 5184 2304 ) VIA23
    NEW M3 ( 5760 4212 ) VIA23
    NEW M3 ( 6912 576 ) VIA23
    NEW M3 ( 6912 11240 ) VIA23
    NEW M2 ( 9828 1728 ) VIA12
    NEW M2 ( 10260 10368 ) VIA12
    NEW M3 ( 12096 8064 ) VIA23
  + PROPERTY StnRoutedResScaleProp 1.660000 StnRoutedCapScaleProp 1.960000
 ;
- n_8
  ( g238 Y ) ( Q1_stage6_domain1_reg D )
  + ROUTED M1 ( 13248 3456 ) ( 14976 * ) VIA12
    NEW M3 ( 9792 3120 ) RECT ( -144 -296 144 296 )
    NEW M2 ( 14976 3456 ) RECT ( -296 -144 296 144 )
    NEW M2 ( 9432 3096 ) ( 9792 * ) VIA23
    NEW M3 ( 9792 3096 ) ( * 3120 ) VIA34
    NEW M4 ( 9792 3120 ) ( 14976 * ) VIA34
    NEW M1 ( 11160 3564 0 ) ( 13248 * )
    NEW M1 ( 13248 3456 ) ( * 3564 )
    NEW M3 ( 14976 3120 ) ( * 3456 ) VIA23
    NEW M2 ( 9432 3096 ) VIA12
 ;
- n_9
  ( FE_RC_6_0 Y ) ( Q1_stage7_domain1_reg D )
  + ROUTED M3 ( 11520 576 ) ( * 1584 ) VIA34
    NEW M3 ( 8316 1584 ) ( * 1728 ) VIA23
    NEW M2 ( 11520 576 ) RECT ( 0 -144 368 144 )
    NEW M4 ( 8316 1584 ) ( 11520 * )
    NEW M1 ( 10512 1404 0 ) ( 11520 * )
    NEW M1 ( 11520 576 ) ( * 1404 )
    NEW M4 ( 8316 1584 ) VIA34
    NEW M2 ( 8316 1728 ) VIA12
    NEW M2 ( 11520 576 ) VIA12
    NEW M3 ( 11520 576 ) VIA23
 ;
END NETS

END DESIGN
