#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  8 12:35:04 2018
# Process ID: 28791
# Current directory: /home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/impl_1
# Command line: vivado -log count_ip_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source count_ip_wrapper.tcl -notrace
# Log file: /home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/impl_1/count_ip_wrapper.vdi
# Journal file: /home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source count_ip_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lais/Documentos/ROB307/rob_307/Count/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top count_ip_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_Count_0_0/count_ip_Count_0_0.dcp' for cell 'count_ip_i/Count_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_axi_dma_0_1/count_ip_axi_dma_0_1.dcp' for cell 'count_ip_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_axi_timer_0_0/count_ip_axi_timer_0_0.dcp' for cell 'count_ip_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_processing_system7_0_0/count_ip_processing_system7_0_0.dcp' for cell 'count_ip_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_rst_ps7_0_100M_0/count_ip_rst_ps7_0_100M_0.dcp' for cell 'count_ip_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_xlconcat_0_0/count_ip_xlconcat_0_0.dcp' for cell 'count_ip_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_xbar_1/count_ip_xbar_1.dcp' for cell 'count_ip_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_auto_pc_1/count_ip_auto_pc_1.dcp' for cell 'count_ip_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_auto_us_0/count_ip_auto_us_0.dcp' for cell 'count_ip_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_auto_us_1/count_ip_auto_us_1.dcp' for cell 'count_ip_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_xbar_0/count_ip_xbar_0.dcp' for cell 'count_ip_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_auto_pc_0/count_ip_auto_pc_0.dcp' for cell 'count_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_processing_system7_0_0/count_ip_processing_system7_0_0.xdc] for cell 'count_ip_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_processing_system7_0_0/count_ip_processing_system7_0_0.xdc] for cell 'count_ip_i/processing_system7_0/inst'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_axi_timer_0_0/count_ip_axi_timer_0_0.xdc] for cell 'count_ip_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_axi_timer_0_0/count_ip_axi_timer_0_0.xdc] for cell 'count_ip_i/axi_timer_0/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_axi_dma_0_1/count_ip_axi_dma_0_1.xdc] for cell 'count_ip_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_axi_dma_0_1/count_ip_axi_dma_0_1.xdc] for cell 'count_ip_i/axi_dma_0/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_rst_ps7_0_100M_0/count_ip_rst_ps7_0_100M_0_board.xdc] for cell 'count_ip_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_rst_ps7_0_100M_0/count_ip_rst_ps7_0_100M_0_board.xdc] for cell 'count_ip_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_rst_ps7_0_100M_0/count_ip_rst_ps7_0_100M_0.xdc] for cell 'count_ip_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_rst_ps7_0_100M_0/count_ip_rst_ps7_0_100M_0.xdc] for cell 'count_ip_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_axi_dma_0_1/count_ip_axi_dma_0_1_clocks.xdc] for cell 'count_ip_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_axi_dma_0_1/count_ip_axi_dma_0_1_clocks.xdc] for cell 'count_ip_i/axi_dma_0/U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_auto_us_1/count_ip_auto_us_1_clocks.xdc] for cell 'count_ip_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_auto_us_1/count_ip_auto_us_1_clocks.xdc] for cell 'count_ip_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_auto_us_0/count_ip_auto_us_0_clocks.xdc] for cell 'count_ip_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.srcs/sources_1/bd/count_ip/ip/count_ip_auto_us_0/count_ip_auto_us_0_clocks.xdc] for cell 'count_ip_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2078.324 ; gain = 508.578 ; free physical = 390 ; free virtual = 1917
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 2246.406 ; gain = 1023.648 ; free physical = 396 ; free virtual = 1924
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 389 ; free virtual = 1918

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1dd2b3e38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 382 ; free virtual = 1910

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a02e185a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 388 ; free virtual = 1917
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 196a52baf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 388 ; free virtual = 1917
INFO: [Opt 31-389] Phase Constant propagation created 256 cells and removed 827 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f2a66184

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 388 ; free virtual = 1917
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 703 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f2a66184

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 388 ; free virtual = 1917
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12412dc5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 388 ; free virtual = 1917
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12412dc5a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 387 ; free virtual = 1916
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 387 ; free virtual = 1916
Ending Logic Optimization Task | Checksum: 12412dc5a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.406 ; gain = 0.000 ; free physical = 388 ; free virtual = 1917

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.150 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 10172941f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2356.570 ; gain = 0.000 ; free physical = 362 ; free virtual = 1897
Ending Power Optimization Task | Checksum: 10172941f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.570 ; gain = 110.164 ; free physical = 370 ; free virtual = 1905

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10172941f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.570 ; gain = 0.000 ; free physical = 370 ; free virtual = 1905
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2356.570 ; gain = 110.164 ; free physical = 370 ; free virtual = 1906
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2356.570 ; gain = 0.000 ; free physical = 359 ; free virtual = 1897
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/impl_1/count_ip_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file count_ip_wrapper_drc_opted.rpt -pb count_ip_wrapper_drc_opted.pb -rpx count_ip_wrapper_drc_opted.rpx
Command: report_drc -file count_ip_wrapper_drc_opted.rpt -pb count_ip_wrapper_drc_opted.pb -rpx count_ip_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/impl_1/count_ip_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 361 ; free virtual = 1902
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ce782ee7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 361 ; free virtual = 1902
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 362 ; free virtual = 1902

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee11e0c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 352 ; free virtual = 1893

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f4dfa55

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 333 ; free virtual = 1876

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f4dfa55

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 333 ; free virtual = 1876
Phase 1 Placer Initialization | Checksum: 18f4dfa55

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 333 ; free virtual = 1876

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1716e8836

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 325 ; free virtual = 1868

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 314 ; free virtual = 1860

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 23b9a0dfe

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 315 ; free virtual = 1860
Phase 2 Global Placement | Checksum: 16fa383f3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 318 ; free virtual = 1864

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16fa383f3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 318 ; free virtual = 1864

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b8b6e528

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 315 ; free virtual = 1861

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b3cabbbc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 315 ; free virtual = 1861

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 185f73d4f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 315 ; free virtual = 1861

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13fac1a87

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 309 ; free virtual = 1856

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d04c6de0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 309 ; free virtual = 1856

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d04c6de0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 309 ; free virtual = 1856
Phase 3 Detail Placement | Checksum: 1d04c6de0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 309 ; free virtual = 1856

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 200ddf1d0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 200ddf1d0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 311 ; free virtual = 1858
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.622. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ae835b3e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 310 ; free virtual = 1857
Phase 4.1 Post Commit Optimization | Checksum: ae835b3e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 310 ; free virtual = 1857

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ae835b3e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 311 ; free virtual = 1858

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ae835b3e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 311 ; free virtual = 1858

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 130eebc61

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 311 ; free virtual = 1858
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 130eebc61

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 311 ; free virtual = 1858
Ending Placer Task | Checksum: e1e57473

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 324 ; free virtual = 1871
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 324 ; free virtual = 1871
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 306 ; free virtual = 1866
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/impl_1/count_ip_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file count_ip_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 306 ; free virtual = 1857
INFO: [runtcl-4] Executing : report_utilization -file count_ip_wrapper_utilization_placed.rpt -pb count_ip_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 317 ; free virtual = 1868
INFO: [runtcl-4] Executing : report_control_sets -verbose -file count_ip_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 316 ; free virtual = 1867
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3db16f9 ConstDB: 0 ShapeSum: de0a5d7a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3f901e5c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 178 ; free virtual = 1730
Post Restoration Checksum: NetGraph: ac73a5d NumContArr: 34c8e3ff Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3f901e5c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 178 ; free virtual = 1731

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3f901e5c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 163 ; free virtual = 1717

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3f901e5c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 163 ; free virtual = 1717
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24c5de732

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1700
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.856  | TNS=0.000  | WHS=-0.269 | THS=-121.250|

Phase 2 Router Initialization | Checksum: 17d422b6b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1700

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 113da62fd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 147 ; free virtual = 1701

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 660
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.704  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2305788ac

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1700

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.706  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20bb43169

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1701
Phase 4 Rip-up And Reroute | Checksum: 20bb43169

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1701

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13b8074cd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1701
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.706  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13b8074cd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1701

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13b8074cd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1701
Phase 5 Delay and Skew Optimization | Checksum: 13b8074cd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1701

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 160f7a54f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1700
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.706  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b377e864

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1700
Phase 6 Post Hold Fix | Checksum: 1b377e864

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1700

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.21725 %
  Global Horizontal Routing Utilization  = 1.49594 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15074a448

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1701

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15074a448

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1700

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f010064f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1700

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.706  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f010064f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 146 ; free virtual = 1700
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 166 ; free virtual = 1721

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 166 ; free virtual = 1721
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2364.574 ; gain = 0.000 ; free physical = 148 ; free virtual = 1719
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/impl_1/count_ip_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file count_ip_wrapper_drc_routed.rpt -pb count_ip_wrapper_drc_routed.pb -rpx count_ip_wrapper_drc_routed.rpx
Command: report_drc -file count_ip_wrapper_drc_routed.rpt -pb count_ip_wrapper_drc_routed.pb -rpx count_ip_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/impl_1/count_ip_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file count_ip_wrapper_methodology_drc_routed.rpt -pb count_ip_wrapper_methodology_drc_routed.pb -rpx count_ip_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file count_ip_wrapper_methodology_drc_routed.rpt -pb count_ip_wrapper_methodology_drc_routed.pb -rpx count_ip_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lais/Documentos/ROB307/rob_307/Count/hw_ip_only/hw_ip_only.runs/impl_1/count_ip_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2365.578 ; gain = 0.000 ; free physical = 121 ; free virtual = 1683
INFO: [runtcl-4] Executing : report_power -file count_ip_wrapper_power_routed.rpt -pb count_ip_wrapper_power_summary_routed.pb -rpx count_ip_wrapper_power_routed.rpx
Command: report_power -file count_ip_wrapper_power_routed.rpt -pb count_ip_wrapper_power_summary_routed.pb -rpx count_ip_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file count_ip_wrapper_route_status.rpt -pb count_ip_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file count_ip_wrapper_timing_summary_routed.rpt -pb count_ip_wrapper_timing_summary_routed.pb -rpx count_ip_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file count_ip_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file count_ip_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file count_ip_wrapper_bus_skew_routed.rpt -pb count_ip_wrapper_bus_skew_routed.pb -rpx count_ip_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <count_ip_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <count_ip_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force count_ip_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and count_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (count_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./count_ip_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2699.949 ; gain = 325.340 ; free physical = 467 ; free virtual = 1648
INFO: [Common 17-206] Exiting Vivado at Sat Dec  8 12:38:57 2018...
