###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 18:56:01 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin \rd_data_d_reg[10] /CLK 
Endpoint:   \rd_data_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \rd_data_d_reg[10] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.354
- Arrival Time                  0.801
= Slack Time                    1.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |         |       |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.553 | 
     | \rd_data_d_reg[10] | CLK ^ -> Q ^ | DFFSR   | 0.065 | 0.166 |   0.166 |    1.719 | 
     | U7355              | A ^ -> Y ^   | BUFX2   | 0.015 | 0.041 |   0.207 |    1.760 | 
     | U10304             | C ^ -> Y v   | AOI22X1 | 0.035 | 0.018 |   0.226 |    1.779 | 
     | U7322              | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.236 |    1.789 | 
     | U7323              | A ^ -> Y v   | INVX1   | 0.109 | 0.145 |   0.380 |    1.933 | 
     | U10305             | B v -> Y ^   | NAND3X1 | 0.033 | 0.063 |   0.443 |    1.996 | 
     | U7540              | A ^ -> Y v   | INVX1   | 0.009 | 0.021 |   0.465 |    2.018 | 
     | U7541              | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.472 |    2.025 | 
     | U10308             | B ^ -> Y v   | NOR3X1  | 0.132 | 0.157 |   0.629 |    2.182 | 
     | U7829              | A v -> Y ^   | INVX1   | 0.017 | 0.047 |   0.676 |    2.229 | 
     | U4407              | A ^ -> Y ^   | OR2X2   | 0.155 | 0.046 |   0.723 |    2.276 | 
     | U4738              | B ^ -> Y ^   | OR2X2   | 0.049 | 0.078 |   0.800 |    2.353 | 
     | \rd_data_d_reg[10] | D ^          | DFFSR   | 0.049 | 0.001 |   0.801 |    2.354 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.553 | 
     | \rd_data_d_reg[10] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.553 | 
     +--------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \rd_data_d_reg[53] /CLK 
Endpoint:   \rd_data_d_reg[53] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \baddr_reg[addr][21] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.785
= Slack Time                    1.563
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.563 | 
     | \baddr_reg[addr][21] | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.131 |   0.131 |    1.694 | 
     | U9099                | A ^ -> Y ^   | BUFX2   | 0.022 | 0.043 |   0.174 |    1.737 | 
     | U10686               | A ^ -> Y v   | AOI22X1 | 0.034 | 0.035 |   0.209 |    1.772 | 
     | U6856                | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.217 |    1.780 | 
     | U6857                | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.356 |    1.919 | 
     | U4414                | B v -> Y v   | AND2X2  | 0.025 | 0.063 |   0.419 |    1.981 | 
     | U4321                | B v -> Y v   | AND2X2  | 0.013 | 0.042 |   0.461 |    2.024 | 
     | U7598                | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.467 |    2.030 | 
     | U10688               | B ^ -> Y v   | NOR3X1  | 0.128 | 0.154 |   0.620 |    2.183 | 
     | U7945                | A v -> Y ^   | INVX1   | 0.015 | 0.056 |   0.677 |    2.240 | 
     | U4253                | A ^ -> Y ^   | OR2X2   | 0.150 | 0.041 |   0.717 |    2.280 | 
     | U4535                | B ^ -> Y ^   | OR2X2   | 0.132 | 0.067 |   0.784 |    2.347 | 
     | \rd_data_d_reg[53]   | D ^          | DFFSR   | 0.132 | 0.000 |   0.785 |    2.348 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.563 | 
     | \rd_data_d_reg[53] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.563 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \rd_data_d_reg[63] /CLK 
Endpoint:   \rd_data_d_reg[63] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][1][head_ptr][31] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.781
= Slack Time                    1.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.566 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][31] | CLK ^ -> Q ^ | DFFSR   | 0.016 | 0.134 |   0.134 |    1.700 | 
     | U9198                                  | A ^ -> Y ^   | BUFX2   | 0.024 | 0.045 |   0.178 |    1.745 | 
     | U10778                                 | A ^ -> Y v   | AOI22X1 | 0.034 | 0.035 |   0.214 |    1.780 | 
     | U4944                                  | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.223 |    1.789 | 
     | U4945                                  | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.361 |    1.927 | 
     | U4411                                  | B v -> Y v   | AND2X2  | 0.024 | 0.062 |   0.423 |    1.989 | 
     | U4463                                  | B v -> Y v   | AND2X2  | 0.012 | 0.041 |   0.464 |    2.030 | 
     | U7610                                  | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.473 |    2.039 | 
     | U10780                                 | B ^ -> Y v   | NOR3X1  | 0.126 | 0.152 |   0.625 |    2.191 | 
     | U7974                                  | A v -> Y ^   | INVX1   | 0.001 | 0.046 |   0.671 |    2.238 | 
     | U4677                                  | A ^ -> Y ^   | OR2X2   | 0.149 | 0.037 |   0.709 |    2.275 | 
     | U4526                                  | B ^ -> Y ^   | OR2X2   | 0.136 | 0.072 |   0.781 |    2.347 | 
     | \rd_data_d_reg[63]                     | D ^          | DFFSR   | 0.136 | 0.000 |   0.781 |    2.347 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.566 | 
     | \rd_data_d_reg[63] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.566 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \rd_data_d_reg[50] /CLK 
Endpoint:   \rd_data_d_reg[50] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][5][head_ptr][18] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.780
= Slack Time                    1.568
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.567 | 
     | \clink_ptr_reg[l_reg][5][head_ptr][18] | CLK ^ -> Q ^ | DFFSR   | 0.013 | 0.132 |   0.132 |    1.699 | 
     | U5040                                  | A ^ -> Y ^   | BUFX2   | 0.023 | 0.044 |   0.176 |    1.743 | 
     | U10660                                 | A ^ -> Y v   | AOI22X1 | 0.041 | 0.040 |   0.216 |    1.784 | 
     | U6854                                  | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.227 |    1.794 | 
     | U6855                                  | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.366 |    1.933 | 
     | U4778                                  | B v -> Y v   | AND2X2  | 0.025 | 0.062 |   0.428 |    1.996 | 
     | U4206                                  | B v -> Y v   | AND2X2  | 0.014 | 0.043 |   0.471 |    2.039 | 
     | U5050                                  | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.480 |    2.047 | 
     | U10663                                 | C ^ -> Y v   | NOR3X1  | 0.133 | 0.148 |   0.628 |    2.196 | 
     | U7936                                  | A v -> Y ^   | INVX1   | 0.015 | 0.046 |   0.675 |    2.242 | 
     | U4248                                  | A ^ -> Y ^   | OR2X2   | 0.149 | 0.039 |   0.713 |    2.281 | 
     | U4247                                  | B ^ -> Y ^   | OR2X2   | 0.132 | 0.066 |   0.780 |    2.347 | 
     | \rd_data_d_reg[50]                     | D ^          | DFFSR   | 0.132 | 0.000 |   0.780 |    2.348 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.568 | 
     | \rd_data_d_reg[50] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.568 | 
     +--------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \rd_data_d_reg[11] /CLK 
Endpoint:   \rd_data_d_reg[11] /D                                  (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.777
= Slack Time                    1.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.570 | 
     | \clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3 | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.701 | 
     | ]                                                  |              |         |       |       |         |          | 
     | U5028                                              | A ^ -> Y ^   | BUFX2   | 0.036 | 0.053 |   0.184 |    1.754 | 
     | U10311                                             | B ^ -> Y v   | AOI22X1 | 0.035 | 0.034 |   0.218 |    1.788 | 
     | U5314                                              | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.227 |    1.797 | 
     | U5315                                              | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.365 |    1.935 | 
     | U4480                                              | A v -> Y v   | AND2X2  | 0.025 | 0.055 |   0.421 |    1.991 | 
     | U7473                                              | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   0.433 |    2.003 | 
     | U10316                                             | A ^ -> Y v   | NOR3X1  | 0.128 | 0.157 |   0.590 |    2.160 | 
     | U7831                                              | A v -> Y ^   | INVX1   | 0.017 | 0.058 |   0.647 |    2.217 | 
     | U4664                                              | A ^ -> Y ^   | OR2X2   | 0.157 | 0.050 |   0.697 |    2.267 | 
     | U4739                                              | B ^ -> Y ^   | OR2X2   | 0.140 | 0.080 |   0.776 |    2.346 | 
     | \rd_data_d_reg[11]                                 | D ^          | DFFSR   | 0.140 | 0.001 |   0.777 |    2.347 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.570 | 
     | \rd_data_d_reg[11] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.570 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \rd_data_d_reg[13] /CLK 
Endpoint:   \rd_data_d_reg[13] /D                                  (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.773
= Slack Time                    1.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.574 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5 | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.130 |   0.130 |    1.705 | 
     | ]                                                  |              |         |       |       |         |          | 
     | U9200                                              | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.178 |    1.752 | 
     | U10331                                             | A ^ -> Y v   | AOI22X1 | 0.035 | 0.037 |   0.214 |    1.789 | 
     | U4938                                              | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.224 |    1.798 | 
     | U4939                                              | A ^ -> Y v   | INVX1   | 0.099 | 0.137 |   0.361 |    1.936 | 
     | U4413                                              | B v -> Y v   | AND2X2  | 0.023 | 0.061 |   0.423 |    1.997 | 
     | U4320                                              | B v -> Y v   | AND2X2  | 0.011 | 0.040 |   0.463 |    2.038 | 
     | U7544                                              | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.474 |    2.049 | 
     | U10334                                             | B ^ -> Y v   | NOR3X1  | 0.125 | 0.152 |   0.626 |    2.200 | 
     | U7837                                              | A v -> Y ^   | INVX1   | 0.015 | 0.043 |   0.669 |    2.243 | 
     | U4665                                              | A ^ -> Y ^   | OR2X2   | 0.149 | 0.039 |   0.707 |    2.282 | 
     | U4520                                              | B ^ -> Y ^   | OR2X2   | 0.132 | 0.066 |   0.773 |    2.347 | 
     | \rd_data_d_reg[13]                                 | D ^          | DFFSR   | 0.132 | 0.000 |   0.773 |    2.348 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.574 | 
     | \rd_data_d_reg[13] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.574 | 
     +--------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \rd_data_d_reg[35] /CLK 
Endpoint:   \rd_data_d_reg[35] /D                    (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][3][head_ptr][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.354
- Arrival Time                  0.779
= Slack Time                    1.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.576 | 
     | \clink_ptr_reg[l_reg][3][head_ptr][3] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.132 |   0.132 |    1.708 | 
     | U9205                                 | A ^ -> Y ^   | BUFX2   | 0.027 | 0.047 |   0.179 |    1.755 | 
     | U10524                                | A ^ -> Y v   | AOI22X1 | 0.036 | 0.038 |   0.217 |    1.793 | 
     | U7333                                 | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.227 |    1.802 | 
     | U7334                                 | A ^ -> Y v   | INVX1   | 0.104 | 0.141 |   0.367 |    1.943 | 
     | U10525                                | B v -> Y ^   | NAND3X1 | 0.037 | 0.064 |   0.431 |    2.007 | 
     | U7575                                 | A ^ -> Y v   | INVX1   | 0.009 | 0.023 |   0.454 |    2.030 | 
     | U7576                                 | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.462 |    2.038 | 
     | U10528                                | B ^ -> Y v   | NOR3X1  | 0.127 | 0.153 |   0.615 |    2.191 | 
     | U7896                                 | A v -> Y ^   | INVX1   | 0.017 | 0.046 |   0.661 |    2.237 | 
     | U4408                                 | A ^ -> Y ^   | OR2X2   | 0.149 | 0.040 |   0.701 |    2.276 | 
     | U4743                                 | B ^ -> Y ^   | OR2X2   | 0.050 | 0.078 |   0.778 |    2.354 | 
     | \rd_data_d_reg[35]                    | D ^          | DFFSR   | 0.050 | 0.000 |   0.779 |    2.354 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.576 | 
     | \rd_data_d_reg[35] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.576 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \rd_data_d_reg[16] /CLK 
Endpoint:   \rd_data_d_reg[16] /D                                  (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][ctrl_data][frag_length][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.770
= Slack Time                    1.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.576 | 
     | \clink_ptr_reg[l_reg][0][ctrl_data][frag_length][0 | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    1.709 | 
     | ]                                                  |              |         |       |       |         |          | 
     | U8687                                              | A ^ -> Y ^   | BUFX2   | 0.026 | 0.046 |   0.179 |    1.755 | 
     | U10357                                             | B ^ -> Y v   | AOI22X1 | 0.034 | 0.031 |   0.210 |    1.786 | 
     | U4968                                              | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.219 |    1.795 | 
     | U4969                                              | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.357 |    1.934 | 
     | U10359                                             | A v -> Y ^   | NAND3X1 | 0.036 | 0.064 |   0.421 |    1.998 | 
     | U7548                                              | A ^ -> Y v   | INVX1   | 0.008 | 0.022 |   0.443 |    2.020 | 
     | U7549                                              | A v -> Y ^   | INVX1   | 0.478 | 0.005 |   0.448 |    2.024 | 
     | U10362                                             | B ^ -> Y v   | NOR3X1  | 0.128 | 0.154 |   0.601 |    2.178 | 
     | U7845                                              | A v -> Y ^   | INVX1   | 0.005 | 0.049 |   0.651 |    2.227 | 
     | U4666                                              | A ^ -> Y ^   | OR2X2   | 0.149 | 0.038 |   0.689 |    2.265 | 
     | U4525                                              | B ^ -> Y ^   | OR2X2   | 0.143 | 0.081 |   0.770 |    2.346 | 
     | \rd_data_d_reg[16]                                 | D ^          | DFFSR   | 0.143 | 0.000 |   0.770 |    2.347 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.576 | 
     | \rd_data_d_reg[16] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.576 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \rd_data_d_reg[33] /CLK 
Endpoint:   \rd_data_d_reg[33] /D                    (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][5][head_ptr][1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.770
= Slack Time                    1.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.577 | 
     | \clink_ptr_reg[l_reg][5][head_ptr][1] | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.708 | 
     | U5037                                 | A ^ -> Y ^   | BUFX2   | 0.030 | 0.048 |   0.179 |    1.757 | 
     | U10508                                | A ^ -> Y v   | AOI22X1 | 0.034 | 0.036 |   0.216 |    1.793 | 
     | U6849                                 | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.224 |    1.802 | 
     | U6850                                 | A ^ -> Y v   | INVX1   | 0.099 | 0.137 |   0.362 |    1.939 | 
     | U4510                                 | B v -> Y v   | AND2X2  | 0.024 | 0.062 |   0.423 |    2.001 | 
     | U4378                                 | B v -> Y v   | AND2X2  | 0.011 | 0.041 |   0.464 |    2.041 | 
     | U7573                                 | A v -> Y ^   | INVX1   | 0.478 | 0.007 |   0.471 |    2.048 | 
     | U10510                                | B ^ -> Y v   | NOR3X1  | 0.125 | 0.151 |   0.622 |    2.199 | 
     | U7890                                 | A v -> Y ^   | INVX1   | 0.014 | 0.043 |   0.665 |    2.242 | 
     | U4250                                 | A ^ -> Y ^   | OR2X2   | 0.150 | 0.040 |   0.705 |    2.282 | 
     | U4732                                 | B ^ -> Y ^   | OR2X2   | 0.131 | 0.065 |   0.770 |    2.347 | 
     | \rd_data_d_reg[33]                    | D ^          | DFFSR   | 0.131 | 0.000 |   0.770 |    2.348 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.577 | 
     | \rd_data_d_reg[33] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.577 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \rd_data_d_reg[60] /CLK 
Endpoint:   \rd_data_d_reg[60] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][5][head_ptr][28] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.769
= Slack Time                    1.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.578 | 
     | \clink_ptr_reg[l_reg][5][head_ptr][28] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.133 |   0.133 |    1.711 | 
     | U5033                                  | A ^ -> Y ^   | BUFX2   | 0.039 | 0.055 |   0.187 |    1.765 | 
     | U10747                                 | B ^ -> Y v   | AOI22X1 | 0.035 | 0.035 |   0.223 |    1.801 | 
     | U5406                                  | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.236 |    1.814 | 
     | U5407                                  | A ^ -> Y v   | INVX1   | 0.099 | 0.138 |   0.373 |    1.952 | 
     | U4528                                  | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.429 |    2.007 | 
     | U7523                                  | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.439 |    2.017 | 
     | U10753                                 | A ^ -> Y v   | NOR3X1  | 0.131 | 0.159 |   0.598 |    2.176 | 
     | U7966                                  | A v -> Y ^   | INVX1   | 0.014 | 0.045 |   0.643 |    2.221 | 
     | U4255                                  | A ^ -> Y ^   | OR2X2   | 0.156 | 0.048 |   0.691 |    2.269 | 
     | U4774                                  | B ^ -> Y ^   | OR2X2   | 0.139 | 0.077 |   0.769 |    2.347 | 
     | \rd_data_d_reg[60]                     | D ^          | DFFSR   | 0.139 | 0.000 |   0.769 |    2.347 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.578 | 
     | \rd_data_d_reg[60] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.578 | 
     +--------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \rd_data_d_reg[0] /CLK 
Endpoint:   \rd_data_d_reg[0] /D                           (^) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][4][ctrl_data][QoS][0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.763
= Slack Time                    1.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.583 | 
     | \clink_ptr_reg[l_reg][4][ctrl_data][QoS][0] | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.714 | 
     | U8601                                       | A ^ -> Y ^   | BUFX2   | 0.024 | 0.045 |   0.176 |    1.759 | 
     | U10213                                      | A ^ -> Y v   | AOI22X1 | 0.038 | 0.038 |   0.214 |    1.797 | 
     | U6861                                       | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.227 |    1.809 | 
     | U6862                                       | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.365 |    1.948 | 
     | U4207                                       | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.421 |    2.004 | 
     | U4457                                       | B v -> Y v   | AND2X2  | 0.012 | 0.042 |   0.463 |    2.045 | 
     | U7527                                       | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.471 |    2.053 | 
     | U10219                                      | B ^ -> Y v   | NOR3X1  | 0.125 | 0.151 |   0.622 |    2.205 | 
     | U7802                                       | A v -> Y ^   | INVX1   | 0.016 | 0.044 |   0.666 |    2.249 | 
     | U4690                                       | A ^ -> Y ^   | OR2X2   | 0.150 | 0.040 |   0.706 |    2.289 | 
     | U4512                                       | A ^ -> Y ^   | OR2X2   | 0.152 | 0.057 |   0.763 |    2.346 | 
     | \rd_data_d_reg[0]                           | D ^          | DFFSR   | 0.152 | 0.000 |   0.763 |    2.346 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |              |       |       |       |  Time   |   Time   | 
     |-------------------+--------------+-------+-------+-------+---------+----------| 
     |                   | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.583 | 
     | \rd_data_d_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.583 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \rd_data_d_reg[32] /CLK 
Endpoint:   \rd_data_d_reg[32] /D                    (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][5][head_ptr][0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.756
= Slack Time                    1.590
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.590 | 
     | \clink_ptr_reg[l_reg][5][head_ptr][0] | CLK ^ -> Q ^ | DFFSR   | 0.013 | 0.132 |   0.132 |    1.722 | 
     | U5036                                 | A ^ -> Y ^   | BUFX2   | 0.022 | 0.043 |   0.175 |    1.765 | 
     | U10501                                | A ^ -> Y v   | AOI22X1 | 0.034 | 0.035 |   0.210 |    1.800 | 
     | U4940                                 | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.218 |    1.808 | 
     | U4941                                 | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.357 |    1.947 | 
     | U4717                                 | B v -> Y v   | AND2X2  | 0.025 | 0.063 |   0.419 |    2.009 | 
     | U4459                                 | A v -> Y v   | AND2X2  | 0.013 | 0.038 |   0.457 |    2.047 | 
     | U7572                                 | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.464 |    2.054 | 
     | U10503                                | B ^ -> Y v   | NOR3X1  | 0.126 | 0.152 |   0.616 |    2.206 | 
     | U7887                                 | A v -> Y ^   | INVX1   | 0.014 | 0.043 |   0.659 |    2.249 | 
     | U4697                                 | A ^ -> Y ^   | OR2X2   | 0.150 | 0.040 |   0.699 |    2.289 | 
     | U4731                                 | A ^ -> Y ^   | OR2X2   | 0.151 | 0.057 |   0.756 |    2.346 | 
     | \rd_data_d_reg[32]                    | D ^          | DFFSR   | 0.151 | 0.000 |   0.756 |    2.346 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.590 | 
     | \rd_data_d_reg[32] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.590 | 
     +--------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \rd_data_d_reg[30] /CLK 
Endpoint:   \rd_data_d_reg[30] /D                                (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][10][ctrl_data][reserved][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.752
= Slack Time                    1.594
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.594 | 
     | \clink_ptr_reg[l_reg][10][ctrl_data][reserved][6] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.132 |   0.132 |    1.726 | 
     | U9534                                             | A ^ -> Y ^   | BUFX2   | 0.034 | 0.051 |   0.183 |    1.777 | 
     | U10482                                            | D ^ -> Y v   | AOI22X1 | 0.036 | 0.023 |   0.206 |    1.800 | 
     | U4970                                             | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.219 |    1.813 | 
     | U4971                                             | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.358 |    1.952 | 
     | U10484                                            | A v -> Y ^   | NAND3X1 | 0.038 | 0.065 |   0.423 |    2.017 | 
     | U7568                                             | A ^ -> Y v   | INVX1   | 0.009 | 0.023 |   0.446 |    2.040 | 
     | U7569                                             | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.452 |    2.046 | 
     | U10486                                            | B ^ -> Y v   | NOR3X1  | 0.130 | 0.155 |   0.607 |    2.201 | 
     | U7881                                             | A v -> Y ^   | INVX1   | 0.001 | 0.047 |   0.654 |    2.248 | 
     | U4696                                             | A ^ -> Y ^   | OR2X2   | 0.151 | 0.040 |   0.693 |    2.288 | 
     | U4730                                             | A ^ -> Y ^   | OR2X2   | 0.152 | 0.058 |   0.752 |    2.346 | 
     | \rd_data_d_reg[30]                                | D ^          | DFFSR   | 0.152 | 0.000 |   0.752 |    2.346 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.594 | 
     | \rd_data_d_reg[30] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.594 | 
     +--------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \rd_data_d_reg[31] /CLK 
Endpoint:   \rd_data_d_reg[31] /D                               (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][1][ctrl_data][reserved][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.753
= Slack Time                    1.594
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.594 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][7] | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.725 | 
     | U8558                                            | A ^ -> Y ^   | BUFX2   | 0.034 | 0.051 |   0.182 |    1.776 | 
     | U10490                                           | B ^ -> Y v   | AOI22X1 | 0.034 | 0.033 |   0.215 |    1.809 | 
     | U5701                                            | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.224 |    1.818 | 
     | U5702                                            | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.363 |    1.957 | 
     | U4638                                            | B v -> Y v   | AND2X2  | 0.024 | 0.062 |   0.424 |    2.019 | 
     | U7494                                            | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   0.437 |    2.031 | 
     | U10495                                           | A ^ -> Y v   | NOR3X1  | 0.127 | 0.156 |   0.593 |    2.187 | 
     | U7884                                            | A v -> Y ^   | INVX1   | 0.015 | 0.044 |   0.637 |    2.231 | 
     | U4673                                            | A ^ -> Y ^   | OR2X2   | 0.157 | 0.049 |   0.686 |    2.280 | 
     | U4515                                            | B ^ -> Y ^   | OR2X2   | 0.132 | 0.068 |   0.753 |    2.347 | 
     | \rd_data_d_reg[31]                               | D ^          | DFFSR   | 0.132 | 0.000 |   0.753 |    2.348 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.594 | 
     | \rd_data_d_reg[31] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.594 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \rd_data_d_reg[46] /CLK 
Endpoint:   \rd_data_d_reg[46] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][head_ptr][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.752
= Slack Time                    1.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.595 | 
     | \clink_ptr_reg[l_reg][0][head_ptr][14] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.132 |   0.132 |    1.727 | 
     | U8176                                  | A ^ -> Y ^   | BUFX2   | 0.014 | 0.038 |   0.170 |    1.765 | 
     | U10623                                 | B ^ -> Y v   | AOI22X1 | 0.036 | 0.028 |   0.199 |    1.794 | 
     | U4974                                  | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.208 |    1.803 | 
     | U4975                                  | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.347 |    1.942 | 
     | U10625                                 | A v -> Y ^   | NAND3X1 | 0.039 | 0.066 |   0.413 |    2.008 | 
     | U7589                                  | A ^ -> Y v   | INVX1   | 0.009 | 0.023 |   0.436 |    2.031 | 
     | U7590                                  | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.444 |    2.039 | 
     | U10628                                 | C ^ -> Y v   | NOR3X1  | 0.130 | 0.146 |   0.589 |    2.184 | 
     | U7924                                  | A v -> Y ^   | INVX1   | 0.015 | 0.045 |   0.634 |    2.229 | 
     | U4252                                  | A ^ -> Y ^   | OR2X2   | 0.148 | 0.038 |   0.672 |    2.267 | 
     | U4523                                  | B ^ -> Y ^   | OR2X2   | 0.141 | 0.079 |   0.751 |    2.347 | 
     | \rd_data_d_reg[46]                     | D ^          | DFFSR   | 0.141 | 0.000 |   0.752 |    2.347 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.595 | 
     | \rd_data_d_reg[46] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.595 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \rd_data_d_reg[47] /CLK 
Endpoint:   \rd_data_d_reg[47] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][3][head_ptr][15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.752
= Slack Time                    1.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.595 | 
     | \clink_ptr_reg[l_reg][3][head_ptr][15] | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.131 |   0.131 |    1.726 | 
     | U8540                                  | A ^ -> Y ^   | BUFX2   | 0.026 | 0.046 |   0.176 |    1.771 | 
     | U10632                                 | B ^ -> Y v   | AOI22X1 | 0.036 | 0.031 |   0.208 |    1.803 | 
     | U5730                                  | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.221 |    1.816 | 
     | U5731                                  | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.359 |    1.954 | 
     | U4648                                  | B v -> Y v   | AND2X2  | 0.024 | 0.062 |   0.421 |    2.016 | 
     | U7510                                  | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   0.436 |    2.031 | 
     | U10637                                 | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.591 |    2.187 | 
     | U7927                                  | A v -> Y ^   | INVX1   | 0.017 | 0.045 |   0.636 |    2.231 | 
     | U4675                                  | A ^ -> Y ^   | OR2X2   | 0.155 | 0.047 |   0.683 |    2.278 | 
     | U4517                                  | B ^ -> Y ^   | OR2X2   | 0.133 | 0.069 |   0.752 |    2.347 | 
     | \rd_data_d_reg[47]                     | D ^          | DFFSR   | 0.133 | 0.000 |   0.752 |    2.348 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.595 | 
     | \rd_data_d_reg[47] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.595 | 
     +--------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \rd_data_d_reg[18] /CLK 
Endpoint:   \rd_data_d_reg[18] /D                                  (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][9][ctrl_data][frag_length][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.751
= Slack Time                    1.596
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.596 | 
     | \clink_ptr_reg[l_reg][9][ctrl_data][frag_length][2 | CLK ^ -> Q ^ | DFFSR   | 0.016 | 0.134 |   0.134 |    1.730 | 
     | ]                                                  |              |         |       |       |         |          | 
     | U8450                                              | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.181 |    1.778 | 
     | U10375                                             | B ^ -> Y v   | AOI22X1 | 0.035 | 0.032 |   0.213 |    1.810 | 
     | U4917                                              | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.223 |    1.820 | 
     | U4918                                              | A ^ -> Y v   | INVX1   | 0.099 | 0.137 |   0.361 |    1.957 | 
     | U4632                                              | B v -> Y v   | AND2X2  | 0.029 | 0.066 |   0.427 |    2.023 | 
     | U7480                                              | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   0.442 |    2.038 | 
     | U10381                                             | A ^ -> Y v   | NOR3X1  | 0.126 | 0.155 |   0.597 |    2.193 | 
     | U7851                                              | A v -> Y ^   | INVX1   | 0.018 | 0.045 |   0.642 |    2.239 | 
     | U4667                                              | A ^ -> Y ^   | OR2X2   | 0.149 | 0.039 |   0.681 |    2.278 | 
     | U4728                                              | B ^ -> Y ^   | OR2X2   | 0.134 | 0.070 |   0.751 |    2.347 | 
     | \rd_data_d_reg[18]                                 | D ^          | DFFSR   | 0.134 | 0.000 |   0.751 |    2.347 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.596 | 
     | \rd_data_d_reg[18] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.596 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \rd_data_d_reg[48] /CLK 
Endpoint:   \rd_data_d_reg[48] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \baddr_reg[addr][16] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.747
= Slack Time                    1.600
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.600 | 
     | \baddr_reg[addr][16] | CLK ^ -> Q ^ | DFFSR   | 0.013 | 0.132 |   0.132 |    1.731 | 
     | U8029                | A ^ -> Y ^   | BUFX2   | 0.016 | 0.039 |   0.171 |    1.770 | 
     | U10641               | B ^ -> Y v   | AOI22X1 | 0.034 | 0.028 |   0.199 |    1.798 | 
     | U4929                | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.210 |    1.809 | 
     | U4930                | A ^ -> Y v   | INVX1   | 0.108 | 0.144 |   0.354 |    1.953 | 
     | U4649                | B v -> Y v   | AND2X2  | 0.026 | 0.064 |   0.417 |    2.017 | 
     | U7511                | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.428 |    2.027 | 
     | U10646               | A ^ -> Y v   | NOR3X1  | 0.127 | 0.156 |   0.584 |    2.184 | 
     | U7930                | A v -> Y ^   | INVX1   | 0.001 | 0.047 |   0.631 |    2.230 | 
     | U4711                | A ^ -> Y ^   | OR2X2   | 0.150 | 0.039 |   0.669 |    2.269 | 
     | U4779                | B ^ -> Y ^   | OR2X2   | 0.140 | 0.078 |   0.747 |    2.347 | 
     | \rd_data_d_reg[48]   | D ^          | DFFSR   | 0.140 | 0.000 |   0.747 |    2.347 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.600 | 
     | \rd_data_d_reg[48] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.600 | 
     +--------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \rd_data_d_reg[62] /CLK 
Endpoint:   \rd_data_d_reg[62] /D                      (v) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][11][head_ptr][30] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  0.703
= Slack Time                    1.600
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.600 | 
     | \clink_ptr_reg[l_reg][11][head_ptr][30] | CLK ^ -> Q v | DFFSR   | 0.011 | 0.127 |   0.127 |    1.727 | 
     | U8122                                   | A v -> Y v   | BUFX2   | 0.009 | 0.038 |   0.165 |    1.766 | 
     | U10765                                  | B v -> Y ^   | AOI22X1 | 0.039 | 0.038 |   0.203 |    1.803 | 
     | U5410                                   | A ^ -> Y v   | INVX1   | 0.010 | 0.024 |   0.226 |    1.827 | 
     | U5411                                   | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.233 |    1.833 | 
     | U4491                                   | A ^ -> Y ^   | AND2X1  | 0.034 | 0.278 |   0.510 |    2.111 | 
     | U7525                                   | A ^ -> Y v   | INVX1   | 0.014 | 0.025 |   0.536 |    2.136 | 
     | U10772                                  | A v -> Y ^   | NOR3X1  | 0.051 | 0.049 |   0.585 |    2.185 | 
     | U7971                                   | A ^ -> Y v   | INVX1   | 0.012 | 0.029 |   0.614 |    2.214 | 
     | U4256                                   | A v -> Y v   | OR2X2   | 0.006 | 0.038 |   0.652 |    2.252 | 
     | U4736                                   | B v -> Y v   | OR2X2   | 0.012 | 0.051 |   0.703 |    2.304 | 
     | \rd_data_d_reg[62]                      | D v          | DFFSR   | 0.012 | 0.000 |   0.703 |    2.304 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.600 | 
     | \rd_data_d_reg[62] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.600 | 
     +--------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \rd_data_d_reg[36] /CLK 
Endpoint:   \rd_data_d_reg[36] /D                    (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][head_ptr][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.745
= Slack Time                    1.600
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.600 | 
     | \clink_ptr_reg[l_reg][0][head_ptr][4] | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    1.733 | 
     | U8588                                 | A ^ -> Y ^   | BUFX2   | 0.021 | 0.043 |   0.176 |    1.776 | 
     | U10536                                | B ^ -> Y v   | AOI22X1 | 0.036 | 0.030 |   0.206 |    1.807 | 
     | U4923                                 | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.216 |    1.817 | 
     | U4924                                 | A ^ -> Y v   | INVX1   | 0.099 | 0.137 |   0.354 |    1.954 | 
     | U4770                                 | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.410 |    2.010 | 
     | U4222                                 | A v -> Y v   | AND2X2  | 0.012 | 0.037 |   0.447 |    2.047 | 
     | U7774                                 | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.456 |    2.057 | 
     | U10537                                | C ^ -> Y v   | NOR3X1  | 0.125 | 0.142 |   0.599 |    2.199 | 
     | U7898                                 | A v -> Y ^   | INVX1   | 0.000 | 0.046 |   0.645 |    2.245 | 
     | U4680                                 | A ^ -> Y ^   | OR2X2   | 0.150 | 0.039 |   0.683 |    2.284 | 
     | U4773                                 | A ^ -> Y ^   | OR2X2   | 0.155 | 0.062 |   0.745 |    2.345 | 
     | \rd_data_d_reg[36]                    | D ^          | DFFSR   | 0.155 | 0.000 |   0.745 |    2.346 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.600 | 
     | \rd_data_d_reg[36] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.600 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \rd_data_d_reg[7] /CLK 
Endpoint:   \rd_data_d_reg[7] /D                            (^) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][13][ctrl_data][QoS][7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.345
- Arrival Time                  0.742
= Slack Time                    1.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.603 | 
     | \clink_ptr_reg[l_reg][13][ctrl_data][QoS][7] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.132 |   0.132 |    1.735 | 
     | U8347                                        | A ^ -> Y ^   | BUFX2   | 0.021 | 0.043 |   0.175 |    1.778 | 
     | U10277                                       | B ^ -> Y v   | AOI22X1 | 0.035 | 0.030 |   0.205 |    1.808 | 
     | U5651                                        | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.215 |    1.818 | 
     | U5652                                        | A ^ -> Y v   | INVX1   | 0.099 | 0.138 |   0.352 |    1.955 | 
     | U4625                                        | B v -> Y v   | AND2X2  | 0.025 | 0.062 |   0.415 |    2.017 | 
     | U7469                                        | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.424 |    2.027 | 
     | U10281                                       | A ^ -> Y v   | NOR3X1  | 0.126 | 0.155 |   0.580 |    2.182 | 
     | U7821                                        | A v -> Y ^   | INVX1   | 0.009 | 0.051 |   0.631 |    2.234 | 
     | U4692                                        | A ^ -> Y ^   | OR2X2   | 0.149 | 0.038 |   0.669 |    2.272 | 
     | U4529                                        | A ^ -> Y ^   | OR2X2   | 0.165 | 0.072 |   0.742 |    2.344 | 
     | \rd_data_d_reg[7]                            | D ^          | DFFSR   | 0.165 | 0.001 |   0.742 |    2.345 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |              |       |       |       |  Time   |   Time   | 
     |-------------------+--------------+-------+-------+-------+---------+----------| 
     |                   | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.603 | 
     | \rd_data_d_reg[7] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.603 | 
     +-------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \rd_data_d_reg[58] /CLK 
Endpoint:   \rd_data_d_reg[58] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][head_ptr][26] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.744
= Slack Time                    1.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.603 | 
     | \clink_ptr_reg[l_reg][0][head_ptr][26] | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.734 | 
     | U8596                                  | A ^ -> Y ^   | BUFX2   | 0.029 | 0.048 |   0.179 |    1.782 | 
     | U10733                                 | B ^ -> Y v   | AOI22X1 | 0.034 | 0.032 |   0.211 |    1.814 | 
     | U4933                                  | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.221 |    1.824 | 
     | U4934                                  | A ^ -> Y v   | INVX1   | 0.099 | 0.137 |   0.358 |    1.961 | 
     | U4302                                  | B v -> Y v   | AND2X2  | 0.025 | 0.063 |   0.420 |    2.023 | 
     | U7796                                  | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   0.435 |    2.038 | 
     | U10734                                 | C ^ -> Y v   | NOR3X1  | 0.126 | 0.143 |   0.578 |    2.181 | 
     | U7960                                  | A v -> Y ^   | INVX1   | 0.001 | 0.046 |   0.624 |    2.227 | 
     | U4676                                  | A ^ -> Y ^   | OR2X2   | 0.150 | 0.038 |   0.663 |    2.266 | 
     | U4518                                  | B ^ -> Y ^   | OR2X2   | 0.142 | 0.081 |   0.743 |    2.346 | 
     | \rd_data_d_reg[58]                     | D ^          | DFFSR   | 0.142 | 0.000 |   0.744 |    2.347 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.603 | 
     | \rd_data_d_reg[58] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.603 | 
     +--------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \rd_data_d_reg[39] /CLK 
Endpoint:   \rd_data_d_reg[39] /D                    (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][head_ptr][7] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.743
= Slack Time                    1.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.603 | 
     | \clink_ptr_reg[l_reg][0][head_ptr][7] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.132 |   0.132 |    1.735 | 
     | U8173                                 | A ^ -> Y ^   | BUFX2   | 0.016 | 0.039 |   0.171 |    1.775 | 
     | U10561                                | B ^ -> Y v   | AOI22X1 | 0.034 | 0.028 |   0.199 |    1.803 | 
     | U4949                                 | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.212 |    1.815 | 
     | U4950                                 | A ^ -> Y v   | INVX1   | 0.102 | 0.140 |   0.352 |    1.955 | 
     | U4509                                 | A v -> Y v   | AND2X2  | 0.026 | 0.057 |   0.408 |    2.012 | 
     | U4352                                 | B v -> Y v   | AND2X2  | 0.011 | 0.041 |   0.450 |    2.053 | 
     | U7580                                 | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.459 |    2.062 | 
     | U10565                                | C ^ -> Y v   | NOR3X1  | 0.105 | 0.142 |   0.601 |    2.205 | 
     | U7907                                 | A v -> Y ^   | INVX1   | 0.017 | 0.038 |   0.639 |    2.242 | 
     | U4681                                 | A ^ -> Y ^   | OR2X2   | 0.154 | 0.046 |   0.684 |    2.288 | 
     | U4775                                 | A ^ -> Y ^   | OR2X2   | 0.152 | 0.058 |   0.743 |    2.346 | 
     | \rd_data_d_reg[39]                    | D ^          | DFFSR   | 0.152 | 0.000 |   0.743 |    2.346 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.603 | 
     | \rd_data_d_reg[39] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.603 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \rd_data_d_reg[5] /CLK 
Endpoint:   \rd_data_d_reg[5] /D                           (^) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][ctrl_data][QoS][5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.740
= Slack Time                    1.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.606 | 
     | \clink_ptr_reg[l_reg][0][ctrl_data][QoS][5] | CLK ^ -> Q ^ | DFFSR   | 0.013 | 0.132 |   0.132 |    1.737 | 
     | U8685                                       | A ^ -> Y ^   | BUFX2   | 0.023 | 0.044 |   0.176 |    1.781 | 
     | U10259                                      | B ^ -> Y v   | AOI22X1 | 0.036 | 0.031 |   0.207 |    1.813 | 
     | U4966                                       | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.216 |    1.822 | 
     | U4967                                       | A ^ -> Y v   | INVX1   | 0.104 | 0.141 |   0.357 |    1.963 | 
     | U10261                                      | A v -> Y ^   | NAND3X1 | 0.036 | 0.065 |   0.422 |    2.028 | 
     | U7533                                       | A ^ -> Y v   | INVX1   | 0.010 | 0.023 |   0.445 |    2.051 | 
     | U7534                                       | A v -> Y ^   | INVX1   | 0.478 | 0.005 |   0.449 |    2.055 | 
     | U10264                                      | B ^ -> Y v   | NOR3X1  | 0.125 | 0.151 |   0.601 |    2.206 | 
     | U7815                                       | A v -> Y ^   | INVX1   | 0.015 | 0.044 |   0.644 |    2.250 | 
     | U4686                                       | A ^ -> Y ^   | OR2X2   | 0.148 | 0.038 |   0.682 |    2.288 | 
     | U4724                                       | A ^ -> Y ^   | OR2X2   | 0.152 | 0.058 |   0.740 |    2.346 | 
     | \rd_data_d_reg[5]                           | D ^          | DFFSR   | 0.152 | 0.000 |   0.740 |    2.346 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |              |       |       |       |  Time   |   Time   | 
     |-------------------+--------------+-------+-------+-------+---------+----------| 
     |                   | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.606 | 
     | \rd_data_d_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.606 | 
     +-------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \rd_data_d_reg[57] /CLK 
Endpoint:   \rd_data_d_reg[57] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][head_ptr][25] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.741
= Slack Time                    1.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.606 | 
     | \clink_ptr_reg[l_reg][0][head_ptr][25] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.132 |   0.132 |    1.738 | 
     | U8178                                  | A ^ -> Y ^   | BUFX2   | 0.017 | 0.040 |   0.172 |    1.778 | 
     | U10719                                 | B ^ -> Y v   | AOI22X1 | 0.034 | 0.028 |   0.200 |    1.806 | 
     | U4976                                  | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.209 |    1.815 | 
     | U4977                                  | A ^ -> Y v   | INVX1   | 0.103 | 0.140 |   0.349 |    1.955 | 
     | U10721                                 | A v -> Y ^   | NAND3X1 | 0.036 | 0.064 |   0.413 |    2.019 | 
     | U7603                                  | A ^ -> Y v   | INVX1   | 0.011 | 0.023 |   0.436 |    2.043 | 
     | U7604                                  | A v -> Y ^   | INVX1   | 0.478 | 0.005 |   0.442 |    2.048 | 
     | U10724                                 | B ^ -> Y v   | NOR3X1  | 0.126 | 0.152 |   0.594 |    2.200 | 
     | U7957                                  | A v -> Y ^   | INVX1   | 0.014 | 0.043 |   0.637 |    2.243 | 
     | U4768                                  | A ^ -> Y ^   | OR2X2   | 0.149 | 0.038 |   0.675 |    2.282 | 
     | U4744                                  | B ^ -> Y ^   | OR2X2   | 0.132 | 0.066 |   0.741 |    2.347 | 
     | \rd_data_d_reg[57]                     | D ^          | DFFSR   | 0.132 | 0.000 |   0.741 |    2.348 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.606 | 
     | \rd_data_d_reg[57] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.606 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \rd_data_d_reg[51] /CLK 
Endpoint:   \rd_data_d_reg[51] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][head_ptr][19] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.739
= Slack Time                    1.607
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.606 | 
     | \clink_ptr_reg[l_reg][0][head_ptr][19] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.133 |   0.133 |    1.739 | 
     | U8594                                  | A ^ -> Y ^   | BUFX2   | 0.025 | 0.045 |   0.178 |    1.784 | 
     | U10669                                 | B ^ -> Y v   | AOI22X1 | 0.035 | 0.031 |   0.208 |    1.815 | 
     | U4911                                  | A v -> Y ^   | INVX1   | 0.478 | 0.020 |   0.228 |    1.835 | 
     | U4912                                  | A ^ -> Y v   | INVX1   | 0.103 | 0.141 |   0.369 |    1.975 | 
     | U4489                                  | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.425 |    2.031 | 
     | U7789                                  | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.438 |    2.044 | 
     | U10670                                 | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.593 |    2.199 | 
     | U7939                                  | A v -> Y ^   | INVX1   | 0.018 | 0.045 |   0.638 |    2.244 | 
     | U4699                                  | A ^ -> Y ^   | OR2X2   | 0.152 | 0.042 |   0.680 |    2.286 | 
     | U4524                                  | A ^ -> Y ^   | OR2X2   | 0.153 | 0.059 |   0.739 |    2.346 | 
     | \rd_data_d_reg[51]                     | D ^          | DFFSR   | 0.153 | 0.000 |   0.739 |    2.346 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.607 | 
     | \rd_data_d_reg[51] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.607 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \rd_data_d_reg[43] /CLK 
Endpoint:   \rd_data_d_reg[43] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][9][head_ptr][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.739
= Slack Time                    1.608
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.608 | 
     | \clink_ptr_reg[l_reg][9][head_ptr][11] | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.739 | 
     | U8470                                  | A ^ -> Y ^   | BUFX2   | 0.024 | 0.045 |   0.175 |    1.784 | 
     | U10596                                 | B ^ -> Y v   | AOI22X1 | 0.034 | 0.030 |   0.205 |    1.813 | 
     | U6870                                  | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.213 |    1.822 | 
     | U6871                                  | A ^ -> Y v   | INVX1   | 0.102 | 0.139 |   0.353 |    1.961 | 
     | U4646                                  | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.408 |    2.016 | 
     | U7506                                  | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.418 |    2.026 | 
     | U10602                                 | A ^ -> Y v   | NOR3X1  | 0.128 | 0.157 |   0.575 |    2.183 | 
     | U7917                                  | A v -> Y ^   | INVX1   | 0.004 | 0.049 |   0.624 |    2.232 | 
     | U4251                                  | A ^ -> Y ^   | OR2X2   | 0.151 | 0.041 |   0.665 |    2.273 | 
     | U4734                                  | B ^ -> Y ^   | OR2X2   | 0.137 | 0.074 |   0.738 |    2.347 | 
     | \rd_data_d_reg[43]                     | D ^          | DFFSR   | 0.137 | 0.001 |   0.739 |    2.347 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.608 | 
     | \rd_data_d_reg[43] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.608 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \rd_data_d_reg[37] /CLK 
Endpoint:   \rd_data_d_reg[37] /D                    (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][3][head_ptr][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.738
= Slack Time                    1.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.609 | 
     | \clink_ptr_reg[l_reg][3][head_ptr][5] | CLK ^ -> Q ^ | DFFSR   | 0.018 | 0.135 |   0.135 |    1.744 | 
     | U9270                                 | A ^ -> Y ^   | BUFX2   | 0.031 | 0.049 |   0.184 |    1.793 | 
     | U10540                                | D ^ -> Y v   | AOI22X1 | 0.036 | 0.023 |   0.207 |    1.816 | 
     | U5361                                 | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.216 |    1.826 | 
     | U5362                                 | A ^ -> Y v   | INVX1   | 0.104 | 0.141 |   0.357 |    1.966 | 
     | U4642                                 | A v -> Y v   | AND2X2  | 0.026 | 0.057 |   0.414 |    2.023 | 
     | U7500                                 | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.425 |    2.034 | 
     | U10547                                | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.580 |    2.189 | 
     | U7901                                 | A v -> Y ^   | INVX1   | 0.015 | 0.043 |   0.623 |    2.232 | 
     | U4674                                 | A ^ -> Y ^   | OR2X2   | 0.149 | 0.039 |   0.663 |    2.272 | 
     | U4516                                 | B ^ -> Y ^   | OR2X2   | 0.138 | 0.075 |   0.737 |    2.346 | 
     | \rd_data_d_reg[37]                    | D ^          | DFFSR   | 0.138 | 0.001 |   0.738 |    2.347 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.609 | 
     | \rd_data_d_reg[37] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.609 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \rd_data_d_reg[15] /CLK 
Endpoint:   \rd_data_d_reg[15] /D       (^) checked with  leading edge of 'clk'
Beginpoint: \baddr_reg[reserved][15] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.354
- Arrival Time                  0.744
= Slack Time                    1.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.610 | 
     | \baddr_reg[reserved][15] | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.131 |   0.131 |    1.740 | 
     | U9090                    | A ^ -> Y ^   | BUFX2   | 0.013 | 0.037 |   0.168 |    1.778 | 
     | U10346                   | B ^ -> Y v   | AOI22X1 | 0.036 | 0.029 |   0.197 |    1.806 | 
     | U4887                    | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.206 |    1.816 | 
     | U4888                    | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.344 |    1.954 | 
     | U4629                    | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.400 |    2.010 | 
     | U7477                    | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.410 |    2.020 | 
     | U10352                   | A ^ -> Y v   | NOR3X1  | 0.127 | 0.156 |   0.566 |    2.176 | 
     | U7842                    | A v -> Y ^   | INVX1   | 0.026 | 0.062 |   0.629 |    2.239 | 
     | U4694                    | A ^ -> Y ^   | OR2X2   | 0.149 | 0.041 |   0.670 |    2.279 | 
     | U4727                    | A ^ -> Y ^   | OR2X2   | 0.055 | 0.073 |   0.743 |    2.352 | 
     | \rd_data_d_reg[15]       | D ^          | DFFSR   | 0.055 | 0.001 |   0.744 |    2.354 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.610 | 
     | \rd_data_d_reg[15] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.610 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \rd_data_d_reg[3] /CLK 
Endpoint:   \rd_data_d_reg[3] /D                           (^) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][3][ctrl_data][QoS][3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.736
= Slack Time                    1.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.610 | 
     | \clink_ptr_reg[l_reg][3][ctrl_data][QoS][3] | CLK ^ -> Q ^ | DFFSR   | 0.015 | 0.133 |   0.133 |    1.743 | 
     | U5026                                       | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.180 |    1.790 | 
     | U10242                                      | B ^ -> Y v   | AOI22X1 | 0.043 | 0.038 |   0.218 |    1.828 | 
     | U5293                                       | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.231 |    1.841 | 
     | U5294                                       | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.369 |    1.979 | 
     | U4623                                       | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.424 |    2.034 | 
     | U7465                                       | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.435 |    2.045 | 
     | U10248                                      | A ^ -> Y v   | NOR3X1  | 0.130 | 0.158 |   0.593 |    2.203 | 
     | U7811                                       | A v -> Y ^   | INVX1   | 0.015 | 0.045 |   0.639 |    2.248 | 
     | U4679                                       | A ^ -> Y ^   | OR2X2   | 0.149 | 0.039 |   0.677 |    2.287 | 
     | U4769                                       | A ^ -> Y ^   | OR2X2   | 0.153 | 0.058 |   0.736 |    2.346 | 
     | \rd_data_d_reg[3]                           | D ^          | DFFSR   | 0.153 | 0.000 |   0.736 |    2.346 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |              |       |       |       |  Time   |   Time   | 
     |-------------------+--------------+-------+-------+-------+---------+----------| 
     |                   | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.610 | 
     | \rd_data_d_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.610 | 
     +-------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \rd_data_d_reg[59] /CLK 
Endpoint:   \rd_data_d_reg[59] /D                      (^) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][11][head_ptr][27] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.738
= Slack Time                    1.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.610 | 
     | \clink_ptr_reg[l_reg][11][head_ptr][27] | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.131 |   0.131 |    1.741 | 
     | U8634                                   | A ^ -> Y ^   | BUFX2   | 0.021 | 0.042 |   0.173 |    1.783 | 
     | U10738                                  | B ^ -> Y v   | AOI22X1 | 0.034 | 0.029 |   0.202 |    1.812 | 
     | U5748                                   | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.211 |    1.821 | 
     | U5749                                   | A ^ -> Y v   | INVX1   | 0.104 | 0.141 |   0.351 |    1.961 | 
     | U4655                                   | B v -> Y v   | AND2X2  | 0.025 | 0.063 |   0.415 |    2.025 | 
     | U7522                                   | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.427 |    2.037 | 
     | U10744                                  | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.582 |    2.192 | 
     | U7963                                   | A v -> Y ^   | INVX1   | 0.016 | 0.044 |   0.626 |    2.236 | 
     | U4710                                   | A ^ -> Y ^   | OR2X2   | 0.154 | 0.045 |   0.671 |    2.281 | 
     | U4755                                   | B ^ -> Y ^   | OR2X2   | 0.131 | 0.066 |   0.738 |    2.348 | 
     | \rd_data_d_reg[59]                      | D ^          | DFFSR   | 0.131 | 0.000 |   0.738 |    2.348 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.610 | 
     | \rd_data_d_reg[59] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.610 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \rd_data_d_reg[6] /CLK 
Endpoint:   \rd_data_d_reg[6] /D                            (^) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][11][ctrl_data][QoS][6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.737
= Slack Time                    1.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.611 | 
     | \clink_ptr_reg[l_reg][11][ctrl_data][QoS][6] | CLK ^ -> Q ^ | DFFSR   | 0.013 | 0.132 |   0.132 |    1.742 | 
     | U8114                                        | A ^ -> Y ^   | BUFX2   | 0.026 | 0.046 |   0.178 |    1.788 | 
     | U10268                                       | B ^ -> Y v   | AOI22X1 | 0.034 | 0.031 |   0.209 |    1.819 | 
     | U5648                                        | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.217 |    1.828 | 
     | U5649                                        | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.356 |    1.967 | 
     | U4624                                        | B v -> Y v   | AND2X2  | 0.024 | 0.062 |   0.418 |    2.028 | 
     | U7468                                        | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.428 |    2.038 | 
     | U10273                                       | A ^ -> Y v   | NOR3X1  | 0.126 | 0.156 |   0.583 |    2.194 | 
     | U7818                                        | A v -> Y ^   | INVX1   | 0.016 | 0.044 |   0.628 |    2.239 | 
     | U4662                                        | A ^ -> Y ^   | OR2X2   | 0.153 | 0.044 |   0.671 |    2.282 | 
     | U4725                                        | B ^ -> Y ^   | OR2X2   | 0.131 | 0.065 |   0.737 |    2.347 | 
     | \rd_data_d_reg[6]                            | D ^          | DFFSR   | 0.131 | 0.000 |   0.737 |    2.348 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |              |       |       |       |  Time   |   Time   | 
     |-------------------+--------------+-------+-------+-------+---------+----------| 
     |                   | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.611 | 
     | \rd_data_d_reg[6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.611 | 
     +-------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \rd_data_d_reg[17] /CLK 
Endpoint:   \rd_data_d_reg[17] /D                                  (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][9][ctrl_data][frag_length][1] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.734
= Slack Time                    1.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.612 | 
     | \clink_ptr_reg[l_reg][9][ctrl_data][frag_length][1 | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.130 |   0.130 |    1.743 | 
     | ]                                                  |              |         |       |       |         |          | 
     | U8646                                              | A ^ -> Y ^   | BUFX2   | 0.027 | 0.047 |   0.177 |    1.789 | 
     | U10366                                             | B ^ -> Y v   | AOI22X1 | 0.035 | 0.031 |   0.208 |    1.820 | 
     | U5671                                              | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.221 |    1.833 | 
     | U5672                                              | A ^ -> Y v   | INVX1   | 0.102 | 0.140 |   0.361 |    1.973 | 
     | U4631                                              | B v -> Y v   | AND2X2  | 0.024 | 0.062 |   0.423 |    2.035 | 
     | U7479                                              | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   0.435 |    2.047 | 
     | U10371                                             | A ^ -> Y v   | NOR3X1  | 0.127 | 0.156 |   0.591 |    2.203 | 
     | U7848                                              | A v -> Y ^   | INVX1   | 0.015 | 0.044 |   0.635 |    2.247 | 
     | U4695                                              | A ^ -> Y ^   | OR2X2   | 0.149 | 0.039 |   0.675 |    2.287 | 
     | U4521                                              | A ^ -> Y ^   | OR2X2   | 0.153 | 0.059 |   0.733 |    2.346 | 
     | \rd_data_d_reg[17]                                 | D ^          | DFFSR   | 0.153 | 0.000 |   0.734 |    2.346 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.612 | 
     | \rd_data_d_reg[17] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.612 | 
     +--------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \rd_data_d_reg[54] /CLK 
Endpoint:   \rd_data_d_reg[54] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][5][head_ptr][22] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.735
= Slack Time                    1.613
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.613 | 
     | \clink_ptr_reg[l_reg][5][head_ptr][22] | CLK ^ -> Q ^ | DFFSR   | 0.013 | 0.132 |   0.132 |    1.745 | 
     | U8522                                  | A ^ -> Y ^   | BUFX2   | 0.023 | 0.044 |   0.176 |    1.789 | 
     | U10692                                 | B ^ -> Y v   | AOI22X1 | 0.036 | 0.031 |   0.208 |    1.821 | 
     | U4931                                  | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.218 |    1.831 | 
     | U4932                                  | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.356 |    1.969 | 
     | U4652                                  | B v -> Y v   | AND2X2  | 0.025 | 0.062 |   0.418 |    2.031 | 
     | U7517                                  | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.429 |    2.042 | 
     | U10697                                 | A ^ -> Y v   | NOR3X1  | 0.127 | 0.156 |   0.585 |    2.198 | 
     | U7948                                  | A v -> Y ^   | INVX1   | 0.001 | 0.047 |   0.632 |    2.245 | 
     | U4254                                  | A ^ -> Y ^   | OR2X2   | 0.149 | 0.038 |   0.670 |    2.282 | 
     | U4657                                  | B ^ -> Y ^   | OR2X2   | 0.131 | 0.065 |   0.735 |    2.347 | 
     | \rd_data_d_reg[54]                     | D ^          | DFFSR   | 0.131 | 0.000 |   0.735 |    2.348 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.613 | 
     | \rd_data_d_reg[54] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.613 | 
     +--------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \rd_data_d_reg[2] /CLK 
Endpoint:   \rd_data_d_reg[2] /D                            (^) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][14][ctrl_data][QoS][2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.734
= Slack Time                    1.614
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.614 | 
     | \clink_ptr_reg[l_reg][14][ctrl_data][QoS][2] | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.745 | 
     | U9390                                        | A ^ -> Y ^   | BUFX2   | 0.031 | 0.049 |   0.181 |    1.794 | 
     | U10233                                       | D ^ -> Y v   | AOI22X1 | 0.037 | 0.023 |   0.204 |    1.817 | 
     | U5639                                        | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.214 |    1.827 | 
     | U5640                                        | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.352 |    1.965 | 
     | U4478                                        | B v -> Y v   | AND2X2  | 0.025 | 0.062 |   0.414 |    2.028 | 
     | U7464                                        | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.425 |    2.039 | 
     | U10239                                       | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.580 |    2.193 | 
     | U7808                                        | A v -> Y ^   | INVX1   | 0.002 | 0.047 |   0.626 |    2.240 | 
     | U4661                                        | A ^ -> Y ^   | OR2X2   | 0.152 | 0.041 |   0.667 |    2.281 | 
     | U4513                                        | B ^ -> Y ^   | OR2X2   | 0.132 | 0.067 |   0.734 |    2.347 | 
     | \rd_data_d_reg[2]                            | D ^          | DFFSR   | 0.132 | 0.000 |   0.734 |    2.348 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |              |       |       |       |  Time   |   Time   | 
     |-------------------+--------------+-------+-------+-------+---------+----------| 
     |                   | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.614 | 
     | \rd_data_d_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.614 | 
     +-------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \rd_data_d_reg[8] /CLK 
Endpoint:   \rd_data_d_reg[8] /D                                   (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.732
= Slack Time                    1.614
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.614 | 
     | \clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0 | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.131 |   0.131 |    1.745 | 
     | ]                                                  |              |         |       |       |         |          | 
     | U9329                                              | A ^ -> Y ^   | BUFX2   | 0.041 | 0.055 |   0.186 |    1.800 | 
     | U10284                                             | D ^ -> Y v   | AOI22X1 | 0.036 | 0.023 |   0.209 |    1.824 | 
     | U5306                                              | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.219 |    1.833 | 
     | U5307                                              | A ^ -> Y v   | INVX1   | 0.099 | 0.138 |   0.356 |    1.971 | 
     | U4626                                              | A v -> Y v   | AND2X2  | 0.024 | 0.055 |   0.412 |    2.026 | 
     | U7470                                              | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.422 |    2.037 | 
     | U10291                                             | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.577 |    2.192 | 
     | U7824                                              | A v -> Y ^   | INVX1   | 0.009 | 0.052 |   0.629 |    2.243 | 
     | U4693                                              | A ^ -> Y ^   | OR2X2   | 0.154 | 0.044 |   0.673 |    2.287 | 
     | U4726                                              | A ^ -> Y ^   | OR2X2   | 0.152 | 0.058 |   0.731 |    2.346 | 
     | \rd_data_d_reg[8]                                  | D ^          | DFFSR   | 0.152 | 0.000 |   0.732 |    2.346 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |              |       |       |       |  Time   |   Time   | 
     |-------------------+--------------+-------+-------+-------+---------+----------| 
     |                   | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.614 | 
     | \rd_data_d_reg[8] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.614 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \rd_data_d_reg[1] /CLK 
Endpoint:   \rd_data_d_reg[1] /D                           (^) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][1][ctrl_data][QoS][1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.345
- Arrival Time                  0.730
= Slack Time                    1.615
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.615 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][QoS][1] | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.130 |   0.130 |    1.745 | 
     | U8544                                       | A ^ -> Y ^   | BUFX2   | 0.022 | 0.043 |   0.173 |    1.788 | 
     | U10222                                      | B ^ -> Y v   | AOI22X1 | 0.037 | 0.031 |   0.205 |    1.819 | 
     | U4885                                       | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   0.217 |    1.831 | 
     | U4886                                       | A ^ -> Y v   | INVX1   | 0.103 | 0.140 |   0.357 |    1.972 | 
     | U4558                                       | A v -> Y v   | AND2X2  | 0.026 | 0.056 |   0.413 |    2.028 | 
     | U7463                                       | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.424 |    2.039 | 
     | U10229                                      | C ^ -> Y v   | NOR3X1  | 0.127 | 0.143 |   0.567 |    2.182 | 
     | U7805                                       | A v -> Y ^   | INVX1   | 0.003 | 0.048 |   0.615 |    2.230 | 
     | U4691                                       | A ^ -> Y ^   | OR2X2   | 0.154 | 0.043 |   0.658 |    2.273 | 
     | U4519                                       | A ^ -> Y ^   | OR2X2   | 0.164 | 0.072 |   0.730 |    2.345 | 
     | \rd_data_d_reg[1]                           | D ^          | DFFSR   | 0.164 | 0.000 |   0.730 |    2.345 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |              |       |       |       |  Time   |   Time   | 
     |-------------------+--------------+-------+-------+-------+---------+----------| 
     |                   | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.615 | 
     | \rd_data_d_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.615 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \rd_data_d_reg[38] /CLK 
Endpoint:   \rd_data_d_reg[38] /D                    (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][head_ptr][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.730
= Slack Time                    1.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.616 | 
     | \clink_ptr_reg[l_reg][0][head_ptr][6] | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.748 | 
     | U8797                                 | A ^ -> Y ^   | BUFX2   | 0.037 | 0.053 |   0.184 |    1.801 | 
     | U10551                                | D ^ -> Y v   | AOI22X1 | 0.035 | 0.022 |   0.207 |    1.823 | 
     | U4925                                 | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.216 |    1.832 | 
     | U4926                                 | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.354 |    1.971 | 
     | U4643                                 | B v -> Y v   | AND2X2  | 0.025 | 0.062 |   0.417 |    2.033 | 
     | U7501                                 | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.427 |    2.043 | 
     | U10557                                | A ^ -> Y v   | NOR3X1  | 0.126 | 0.155 |   0.582 |    2.198 | 
     | U7904                                 | A v -> Y ^   | INVX1   | 0.017 | 0.044 |   0.626 |    2.243 | 
     | U4698                                 | A ^ -> Y ^   | OR2X2   | 0.154 | 0.045 |   0.671 |    2.287 | 
     | U4733                                 | A ^ -> Y ^   | OR2X2   | 0.152 | 0.059 |   0.730 |    2.346 | 
     | \rd_data_d_reg[38]                    | D ^          | DFFSR   | 0.152 | 0.000 |   0.730 |    2.346 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.616 | 
     | \rd_data_d_reg[38] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.616 | 
     +--------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \rd_data_d_reg[22] /CLK 
Endpoint:   \rd_data_d_reg[22] /D                                   (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][12][ctrl_data][frag_length][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.730
= Slack Time                    1.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.616 | 
     | \clink_ptr_reg[l_reg][12][ctrl_data][frag_length][ | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.748 | 
     | 6]                                                 |              |         |       |       |         |          | 
     | U9554                                              | A ^ -> Y ^   | BUFX2   | 0.028 | 0.047 |   0.178 |    1.795 | 
     | U10413                                             | D ^ -> Y v   | AOI22X1 | 0.037 | 0.021 |   0.200 |    1.816 | 
     | U4919                                              | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.209 |    1.826 | 
     | U4920                                              | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.347 |    1.964 | 
     | U4561                                              | B v -> Y v   | AND2X2  | 0.025 | 0.063 |   0.410 |    2.027 | 
     | U7760                                              | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   0.422 |    2.039 | 
     | U10414                                             | C ^ -> Y v   | NOR3X1  | 0.105 | 0.142 |   0.564 |    2.181 | 
     | U7860                                              | A v -> Y ^   | INVX1   | 0.008 | 0.045 |   0.610 |    2.226 | 
     | U4669                                              | A ^ -> Y ^   | OR2X2   | 0.150 | 0.039 |   0.649 |    2.266 | 
     | U4741                                              | B ^ -> Y ^   | OR2X2   | 0.142 | 0.081 |   0.730 |    2.347 | 
     | \rd_data_d_reg[22]                                 | D ^          | DFFSR   | 0.142 | 0.000 |   0.730 |    2.347 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.616 | 
     | \rd_data_d_reg[22] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.616 | 
     +--------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \rd_data_d_reg[29] /CLK 
Endpoint:   \rd_data_d_reg[29] /D                                (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][11][ctrl_data][reserved][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.729
= Slack Time                    1.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.617 | 
     | \clink_ptr_reg[l_reg][11][ctrl_data][reserved][5] | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.748 | 
     | U8629                                             | A ^ -> Y ^   | BUFX2   | 0.022 | 0.043 |   0.175 |    1.792 | 
     | U10471                                            | B ^ -> Y v   | AOI22X1 | 0.034 | 0.030 |   0.204 |    1.821 | 
     | U5350                                             | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.214 |    1.831 | 
     | U5351                                             | A ^ -> Y v   | INVX1   | 0.102 | 0.140 |   0.354 |    1.971 | 
     | U4485                                             | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.410 |    2.027 | 
     | U7492                                             | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   0.422 |    2.039 | 
     | U10477                                            | A ^ -> Y v   | NOR3X1  | 0.126 | 0.155 |   0.577 |    2.194 | 
     | U7878                                             | A v -> Y ^   | INVX1   | 0.015 | 0.044 |   0.621 |    2.238 | 
     | U4688                                             | A ^ -> Y ^   | OR2X2   | 0.153 | 0.044 |   0.665 |    2.282 | 
     | U4745                                             | A ^ -> Y ^   | OR2X2   | 0.156 | 0.063 |   0.728 |    2.345 | 
     | \rd_data_d_reg[29]                                | D ^          | DFFSR   | 0.156 | 0.001 |   0.729 |    2.346 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.617 | 
     | \rd_data_d_reg[29] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.617 | 
     +--------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \rd_data_d_reg[42] /CLK 
Endpoint:   \rd_data_d_reg[42] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][0][head_ptr][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.728
= Slack Time                    1.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.618 | 
     | \clink_ptr_reg[l_reg][0][head_ptr][10] | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.750 | 
     | U8590                                  | A ^ -> Y ^   | BUFX2   | 0.024 | 0.045 |   0.176 |    1.794 | 
     | U10591                                 | B ^ -> Y v   | AOI22X1 | 0.035 | 0.031 |   0.207 |    1.825 | 
     | U4901                                  | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.216 |    1.835 | 
     | U4902                                  | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.354 |    1.973 | 
     | U4645                                  | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.410 |    2.029 | 
     | U7780                                  | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.420 |    2.038 | 
     | U10593                                 | A ^ -> Y v   | NOR3X1  | 0.128 | 0.157 |   0.577 |    2.195 | 
     | U7914                                  | A v -> Y ^   | INVX1   | 0.012 | 0.054 |   0.631 |    2.249 | 
     | U4499                                  | A ^ -> Y ^   | OR2X2   | 0.148 | 0.038 |   0.669 |    2.287 | 
     | U4784                                  | A ^ -> Y ^   | OR2X2   | 0.153 | 0.059 |   0.727 |    2.346 | 
     | \rd_data_d_reg[42]                     | D ^          | DFFSR   | 0.153 | 0.000 |   0.728 |    2.346 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.618 | 
     | \rd_data_d_reg[42] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.618 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \rd_data_d_reg[25] /CLK 
Endpoint:   \rd_data_d_reg[25] /D                               (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][1][ctrl_data][reserved][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.727
= Slack Time                    1.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.619 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][1] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.132 |   0.132 |    1.751 | 
     | U8554                                            | A ^ -> Y ^   | BUFX2   | 0.021 | 0.042 |   0.175 |    1.793 | 
     | U10435                                           | B ^ -> Y v   | AOI22X1 | 0.037 | 0.031 |   0.206 |    1.825 | 
     | U4921                                            | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.215 |    1.834 | 
     | U4922                                            | A ^ -> Y v   | INVX1   | 0.102 | 0.139 |   0.355 |    1.974 | 
     | U4635                                            | B v -> Y v   | AND2X2  | 0.025 | 0.062 |   0.417 |    2.036 | 
     | U7488                                            | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.428 |    2.047 | 
     | U10440                                           | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.583 |    2.202 | 
     | U7868                                            | A v -> Y ^   | INVX1   | 0.017 | 0.045 |   0.628 |    2.247 | 
     | U4753                                            | A ^ -> Y ^   | OR2X2   | 0.151 | 0.041 |   0.669 |    2.288 | 
     | U4522                                            | A ^ -> Y ^   | OR2X2   | 0.152 | 0.058 |   0.727 |    2.346 | 
     | \rd_data_d_reg[25]                               | D ^          | DFFSR   | 0.152 | 0.000 |   0.727 |    2.346 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.619 | 
     | \rd_data_d_reg[25] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.619 | 
     +--------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \rd_data_d_reg[24] /CLK 
Endpoint:   \rd_data_d_reg[24] /D                                (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][11][ctrl_data][reserved][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.728
= Slack Time                    1.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.619 | 
     | \clink_ptr_reg[l_reg][11][ctrl_data][reserved][0] | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.131 |   0.131 |    1.750 | 
     | U8391                                             | A ^ -> Y ^   | BUFX2   | 0.026 | 0.046 |   0.176 |    1.796 | 
     | U10425                                            | B ^ -> Y v   | AOI22X1 | 0.034 | 0.030 |   0.207 |    1.826 | 
     | U5340                                             | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.215 |    1.834 | 
     | U5341                                             | A ^ -> Y v   | INVX1   | 0.102 | 0.140 |   0.355 |    1.974 | 
     | U4634                                             | A v -> Y v   | AND2X2  | 0.026 | 0.056 |   0.412 |    2.031 | 
     | U7487                                             | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.423 |    2.042 | 
     | U10431                                            | A ^ -> Y v   | NOR3X1  | 0.126 | 0.155 |   0.578 |    2.197 | 
     | U7865                                             | A v -> Y ^   | INVX1   | 0.001 | 0.047 |   0.625 |    2.244 | 
     | U4670                                             | A ^ -> Y ^   | OR2X2   | 0.148 | 0.037 |   0.661 |    2.280 | 
     | U4514                                             | B ^ -> Y ^   | OR2X2   | 0.133 | 0.067 |   0.728 |    2.347 | 
     | \rd_data_d_reg[24]                                | D ^          | DFFSR   | 0.133 | 0.000 |   0.728 |    2.348 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.619 | 
     | \rd_data_d_reg[24] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.619 | 
     +--------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \rd_data_d_reg[19] /CLK 
Endpoint:   \rd_data_d_reg[19] /D                                   (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][10][ctrl_data][frag_length][3] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.727
= Slack Time                    1.620
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.620 | 
     | \clink_ptr_reg[l_reg][10][ctrl_data][frag_length][ | CLK ^ -> Q ^ | DFFSR   | 0.016 | 0.134 |   0.134 |    1.754 | 
     | 3]                                                 |              |         |       |       |         |          | 
     | U8430                                              | A ^ -> Y ^   | BUFX2   | 0.025 | 0.046 |   0.179 |    1.799 | 
     | U10388                                             | B ^ -> Y v   | AOI22X1 | 0.037 | 0.032 |   0.211 |    1.831 | 
     | U5677                                              | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.221 |    1.841 | 
     | U5678                                              | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.359 |    1.979 | 
     | U4435                                              | B v -> Y v   | AND2X2  | 0.025 | 0.063 |   0.422 |    2.042 | 
     | U7757                                              | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.433 |    2.053 | 
     | U10389                                             | C ^ -> Y v   | NOR3X1  | 0.107 | 0.143 |   0.577 |    2.197 | 
     | U7854                                              | A v -> Y ^   | INVX1   | 0.008 | 0.046 |   0.623 |    2.243 | 
     | U4668                                              | A ^ -> Y ^   | OR2X2   | 0.029 | 0.039 |   0.662 |    2.281 | 
     | U4740                                              | B ^ -> Y ^   | OR2X2   | 0.141 | 0.065 |   0.726 |    2.346 | 
     | \rd_data_d_reg[19]                                 | D ^          | DFFSR   | 0.141 | 0.000 |   0.727 |    2.347 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.620 | 
     | \rd_data_d_reg[19] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.620 | 
     +--------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \rd_data_d_reg[52] /CLK 
Endpoint:   \rd_data_d_reg[52] /D                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][9][head_ptr][20] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.726
= Slack Time                    1.620
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.620 | 
     | \clink_ptr_reg[l_reg][9][head_ptr][20] | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.131 |   0.131 |    1.751 | 
     | U8650                                  | A ^ -> Y ^   | BUFX2   | 0.025 | 0.045 |   0.176 |    1.796 | 
     | U10674                                 | B ^ -> Y v   | AOI22X1 | 0.035 | 0.031 |   0.207 |    1.827 | 
     | U5738                                  | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.217 |    1.837 | 
     | U5739                                  | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.355 |    1.976 | 
     | U4651                                  | B v -> Y v   | AND2X2  | 0.026 | 0.062 |   0.417 |    2.037 | 
     | U7515                                  | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.427 |    2.047 | 
     | U10680                                 | A ^ -> Y v   | NOR3X1  | 0.127 | 0.156 |   0.583 |    2.204 | 
     | U7942                                  | A v -> Y ^   | INVX1   | 0.001 | 0.047 |   0.630 |    2.250 | 
     | U4700                                  | A ^ -> Y ^   | OR2X2   | 0.150 | 0.038 |   0.668 |    2.288 | 
     | U4735                                  | A ^ -> Y ^   | OR2X2   | 0.152 | 0.058 |   0.726 |    2.346 | 
     | \rd_data_d_reg[52]                     | D ^          | DFFSR   | 0.152 | 0.000 |   0.726 |    2.346 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.620 | 
     | \rd_data_d_reg[52] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.620 | 
     +--------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \rd_data_d_reg[27] /CLK 
Endpoint:   \rd_data_d_reg[27] /D                               (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][1][ctrl_data][reserved][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.348
- Arrival Time                  0.725
= Slack Time                    1.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.622 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][3] | CLK ^ -> Q ^ | DFFSR   | 0.016 | 0.133 |   0.133 |    1.756 | 
     | U8556                                            | A ^ -> Y ^   | BUFX2   | 0.031 | 0.049 |   0.182 |    1.805 | 
     | U10453                                           | B ^ -> Y v   | AOI22X1 | 0.038 | 0.035 |   0.217 |    1.840 | 
     | U5692                                            | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.227 |    1.850 | 
     | U5693                                            | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.365 |    1.987 | 
     | U4484                                            | B v -> Y v   | AND2X2  | 0.024 | 0.062 |   0.427 |    2.049 | 
     | U7490                                            | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.438 |    2.060 | 
     | U10459                                           | A ^ -> Y v   | NOR3X1  | 0.126 | 0.156 |   0.594 |    2.216 | 
     | U7874                                            | A v -> Y ^   | INVX1   | 0.014 | 0.043 |   0.637 |    2.259 | 
     | U4672                                            | A ^ -> Y ^   | OR2X2   | 0.029 | 0.038 |   0.675 |    2.297 | 
     | U4742                                            | B ^ -> Y ^   | OR2X2   | 0.131 | 0.050 |   0.725 |    2.347 | 
     | \rd_data_d_reg[27]                               | D ^          | DFFSR   | 0.131 | 0.000 |   0.725 |    2.348 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.622 | 
     | \rd_data_d_reg[27] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.622 | 
     +--------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \rd_data_d_reg[20] /CLK 
Endpoint:   \rd_data_d_reg[20] /D                                  (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][9][ctrl_data][frag_length][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.722
= Slack Time                    1.624
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.624 | 
     | \clink_ptr_reg[l_reg][9][ctrl_data][frag_length][4 | CLK ^ -> Q ^ | DFFSR   | 0.012 | 0.131 |   0.131 |    1.755 | 
     | ]                                                  |              |         |       |       |         |          | 
     | U8452                                              | A ^ -> Y ^   | BUFX2   | 0.025 | 0.045 |   0.176 |    1.800 | 
     | U10392                                             | B ^ -> Y v   | AOI22X1 | 0.038 | 0.033 |   0.209 |    1.833 | 
     | U5335                                              | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   0.221 |    1.845 | 
     | U5336                                              | A ^ -> Y v   | INVX1   | 0.100 | 0.138 |   0.359 |    1.983 | 
     | U7483                                              | A v -> Y v   | AND2X2  | 0.025 | 0.056 |   0.415 |    2.039 | 
     | U7482                                              | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.425 |    2.048 | 
     | U10397                                             | A ^ -> Y v   | NOR3X1  | 0.126 | 0.155 |   0.580 |    2.204 | 
     | U7856                                              | A v -> Y ^   | INVX1   | 0.002 | 0.047 |   0.627 |    2.250 | 
     | U4687                                              | A ^ -> Y ^   | OR2X2   | 0.150 | 0.038 |   0.665 |    2.288 | 
     | U4532                                              | A ^ -> Y ^   | OR2X2   | 0.152 | 0.058 |   0.722 |    2.346 | 
     | \rd_data_d_reg[20]                                 | D ^          | DFFSR   | 0.152 | 0.000 |   0.722 |    2.346 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.624 | 
     | \rd_data_d_reg[20] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.624 | 
     +--------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \rd_data_d_reg[55] /CLK 
Endpoint:   \rd_data_d_reg[55] /D                      (^) checked with  
leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][11][head_ptr][23] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.346
- Arrival Time                  0.720
= Slack Time                    1.626
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.626 | 
     | \clink_ptr_reg[l_reg][11][head_ptr][23] | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.130 |   0.130 |    1.756 | 
     | U8422                                   | A ^ -> Y ^   | BUFX2   | 0.026 | 0.046 |   0.176 |    1.802 | 
     | U10700                                  | B ^ -> Y v   | AOI22X1 | 0.036 | 0.032 |   0.208 |    1.833 | 
     | U5394                                   | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.218 |    1.844 | 
     | U5395                                   | A ^ -> Y v   | INVX1   | 0.098 | 0.137 |   0.355 |    1.981 | 
     | U4653                                   | A v -> Y v   | AND2X2  | 0.024 | 0.055 |   0.410 |    2.036 | 
     | U7518                                   | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   0.424 |    2.050 | 
     | U10706                                  | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.579 |    2.205 | 
     | U7951                                   | A v -> Y ^   | INVX1   | 0.015 | 0.044 |   0.623 |    2.248 | 
     | U4683                                   | A ^ -> Y ^   | OR2X2   | 0.150 | 0.040 |   0.663 |    2.289 | 
     | U4786                                   | A ^ -> Y ^   | OR2X2   | 0.152 | 0.057 |   0.720 |    2.346 | 
     | \rd_data_d_reg[55]                      | D ^          | DFFSR   | 0.152 | 0.000 |   0.720 |    2.346 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.626 | 
     | \rd_data_d_reg[55] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.626 | 
     +--------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \rd_data_d_reg[26] /CLK 
Endpoint:   \rd_data_d_reg[26] /D                                (^) checked 
with  leading edge of 'clk'
Beginpoint: \clink_ptr_reg[l_reg][11][ctrl_data][reserved][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.095
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.355
- Arrival Time                  0.727
= Slack Time                    1.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.628 | 
     | \clink_ptr_reg[l_reg][11][ctrl_data][reserved][2] | CLK ^ -> Q ^ | DFFSR   | 0.011 | 0.130 |   0.130 |    1.758 | 
     | U8393                                             | A ^ -> Y ^   | BUFX2   | 0.025 | 0.045 |   0.176 |    1.804 | 
     | U10444                                            | B ^ -> Y v   | AOI22X1 | 0.034 | 0.030 |   0.206 |    1.834 | 
     | U5689                                             | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.216 |    1.844 | 
     | U5690                                             | A ^ -> Y v   | INVX1   | 0.099 | 0.137 |   0.353 |    1.981 | 
     | U4636                                             | B v -> Y v   | AND2X2  | 0.023 | 0.061 |   0.414 |    2.042 | 
     | U7489                                             | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   0.424 |    2.052 | 
     | U10450                                            | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.579 |    2.207 | 
     | U7871                                             | A v -> Y ^   | INVX1   | 0.000 | 0.045 |   0.625 |    2.253 | 
     | U4671                                             | A ^ -> Y ^   | OR2X2   | 0.149 | 0.037 |   0.661 |    2.289 | 
     | U4729                                             | B ^ -> Y ^   | OR2X2   | 0.034 | 0.066 |   0.727 |    2.355 | 
     | \rd_data_d_reg[26]                                | D ^          | DFFSR   | 0.034 | 0.000 |   0.727 |    2.355 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.628 | 
     | \rd_data_d_reg[26] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.628 | 
     +--------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \rd_data_d_reg[44] /CLK 
Endpoint:   \rd_data_d_reg[44] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \baddr_reg[addr][12] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.347
- Arrival Time                  0.718
= Slack Time                    1.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |         |       |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+-------+---------+----------| 
     |                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.629 | 
     | \baddr_reg[addr][12] | CLK ^ -> Q ^ | DFFSR   | 0.014 | 0.132 |   0.132 |    1.762 | 
     | U8027                | A ^ -> Y ^   | BUFX2   | 0.016 | 0.039 |   0.172 |    1.801 | 
     | U10604               | B ^ -> Y v   | AOI22X1 | 0.035 | 0.028 |   0.200 |    1.829 | 
     | U5723                | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.208 |    1.837 | 
     | U5724                | A ^ -> Y v   | INVX1   | 0.101 | 0.139 |   0.347 |    1.977 | 
     | U4225                | B v -> Y v   | AND2X2  | 0.024 | 0.062 |   0.409 |    2.039 | 
     | U7507                | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   0.420 |    2.049 | 
     | U10609               | A ^ -> Y v   | NOR3X1  | 0.125 | 0.155 |   0.575 |    2.204 | 
     | U7920                | A v -> Y ^   | INVX1   | 0.018 | 0.045 |   0.619 |    2.249 | 
     | U4660                | A ^ -> Y ^   | OR2X2   | 0.030 | 0.039 |   0.659 |    2.288 | 
     | U4534                | B ^ -> Y ^   | OR2X2   | 0.137 | 0.058 |   0.717 |    2.347 | 
     | \rd_data_d_reg[44]   | D ^          | DFFSR   | 0.137 | 0.001 |   0.718 |    2.347 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |              |       |       |       |  Time   |   Time   | 
     |--------------------+--------------+-------+-------+-------+---------+----------| 
     |                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.629 | 
     | \rd_data_d_reg[44] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.629 | 
     +--------------------------------------------------------------------------------+ 

