; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_clone_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %6 = shl i32 %5, 8, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 254, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = icmp slt i32 %10, 256, !dbg !14
  %12 = sext i32 %10 to i64, !dbg !15
  %13 = getelementptr float, ptr addrspace(1) %0, i64 %12, !dbg !15
  %14 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %13, i1 %11) #3, !dbg !16
  %15 = extractvalue { i32, i32 } %14, 0, !dbg !16
  %16 = extractvalue { i32, i32 } %14, 1, !dbg !16
  %17 = bitcast i32 %15 to float, !dbg !16
  %18 = bitcast i32 %16 to float, !dbg !16
  %19 = fmul float %17, 0x3FF7154760000000, !dbg !17
  %20 = tail call float @llvm.nvvm.round.f(float %19) #3, !dbg !17
  %21 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not.i = icmp eq i32 %21, 0, !dbg !17
  %22 = tail call float @llvm.nvvm.fabs.ftz.f(float %17) #3, !dbg !17
  %23 = tail call float @llvm.nvvm.fabs.f(float %17) #3, !dbg !17
  %.03.i = select i1 %.not.i, float %23, float %22, !dbg !17
  %24 = fcmp olt float %.03.i, 0x3FDA3D70A0000000, !dbg !17
  %t.0.i = select i1 %24, float 0.000000e+00, float %20, !dbg !17
  %25 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %26 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %27 = fcmp oeq float %t.0.i, 1.280000e+02, !dbg !17
  %j.0.i = select i1 %27, float 1.270000e+02, float %t.0.i, !dbg !17
  %28 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %29 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %30 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %31 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %32 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %33 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not8.i = icmp eq i32 %33, 0, !dbg !17
  br i1 %.not8.i, label %36, label %34, !dbg !17

34:                                               ; preds = %4
  %35 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i) #3, !dbg !17
  br label %__nv_expm1f.exit, !dbg !17

36:                                               ; preds = %4
  %37 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i) #3, !dbg !17
  br label %__nv_expm1f.exit, !dbg !17

__nv_expm1f.exit:                                 ; preds = %34, %36
  %.0.i = phi float [ %35, %34 ], [ %37, %36 ], !dbg !17
  %38 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %39 = fmul float %18, 0x3FF7154760000000, !dbg !17
  %40 = tail call float @llvm.nvvm.round.f(float %39) #3, !dbg !17
  %41 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not.i1 = icmp eq i32 %41, 0, !dbg !17
  %42 = tail call float @llvm.nvvm.fabs.ftz.f(float %18) #3, !dbg !17
  %43 = tail call float @llvm.nvvm.fabs.f(float %18) #3, !dbg !17
  %.03.i2 = select i1 %.not.i1, float %43, float %42, !dbg !17
  %44 = fcmp olt float %.03.i2, 0x3FDA3D70A0000000, !dbg !17
  %t.0.i3 = select i1 %44, float 0.000000e+00, float %40, !dbg !17
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %46 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %47 = fcmp oeq float %t.0.i3, 1.280000e+02, !dbg !17
  %j.0.i4 = select i1 %47, float 1.270000e+02, float %t.0.i3, !dbg !17
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %53 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not8.i5 = icmp eq i32 %53, 0, !dbg !17
  br i1 %.not8.i5, label %56, label %54, !dbg !17

54:                                               ; preds = %__nv_expm1f.exit
  %55 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i4) #3, !dbg !17
  br label %__nv_expm1f.exit27, !dbg !17

56:                                               ; preds = %__nv_expm1f.exit
  %57 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i4) #3, !dbg !17
  br label %__nv_expm1f.exit27, !dbg !17

__nv_expm1f.exit27:                               ; preds = %54, %56
  %.0.i6 = phi float [ %55, %54 ], [ %57, %56 ], !dbg !17
  %58 = fcmp oeq float %17, 0.000000e+00, !dbg !17
  %59 = fadd float %17, %17, !dbg !17
  %60 = fcmp olt float %j.0.i, -2.500000e+01, !dbg !17
  %61 = fcmp ogt float %j.0.i, 1.280000e+02, !dbg !17
  %.not9.i = icmp eq i32 %38, 0, !dbg !17
  %.not7.i = icmp eq i32 %32, 0, !dbg !17
  %.not6.i = icmp eq i32 %31, 0, !dbg !17
  %.not5.i = icmp eq i32 %30, 0, !dbg !17
  %.not4.i = icmp eq i32 %29, 0, !dbg !17
  %.not3.i = icmp eq i32 %28, 0, !dbg !17
  %.not2.i = icmp eq i32 %26, 0, !dbg !17
  %62 = fneg float %t.0.i, !dbg !17
  %.not1.i = icmp eq i32 %25, 0, !dbg !17
  %63 = tail call float @llvm.nvvm.fma.rn.f(float %62, float 0x3FE62E4000000000, float %17) #3, !dbg !17
  %64 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %62, float 0x3FE62E4000000000, float %17) #3, !dbg !17
  %.04.i = select i1 %.not1.i, float %63, float %64, !dbg !17
  %65 = tail call float @llvm.nvvm.fma.rn.f(float %62, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !17
  %66 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %62, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !17
  %.05.i = select i1 %.not2.i, float %65, float %66, !dbg !17
  %67 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !17
  %68 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !17
  %.07.i = select i1 %.not3.i, float %67, float %68, !dbg !17
  %69 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !17
  %70 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !17
  %.08.i = select i1 %.not4.i, float %69, float %70, !dbg !17
  %71 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !17
  %72 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !17
  %.09.i = select i1 %.not5.i, float %71, float %72, !dbg !17
  %73 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !17
  %74 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !17
  %.06.i = select i1 %.not6.i, float %73, float %74, !dbg !17
  %75 = fmul float %.05.i, %.06.i, !dbg !17
  %76 = tail call float @llvm.nvvm.fma.rn.f(float %75, float %.05.i, float %.05.i) #3, !dbg !17
  %77 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %75, float %.05.i, float %.05.i) #3, !dbg !17
  %.01.i = select i1 %.not7.i, float %76, float %77, !dbg !17
  %78 = fadd float %.0.i, -1.000000e+00, !dbg !17
  %79 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %.0.i, float %78) #3, !dbg !17
  %80 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %.0.i, float %78) #3, !dbg !17
  %.02.i = select i1 %.not9.i, float %79, float %80, !dbg !17
  %81 = fadd float %.02.i, %.02.i, !dbg !17
  %u.0.i = select i1 %27, float %81, float %.02.i, !dbg !17
  %u.1.i = select i1 %61, float 0x7FF0000000000000, float %u.0.i, !dbg !17
  %u.2.i = select i1 %60, float -1.000000e+00, float %u.1.i, !dbg !17
  %u.3.i = select i1 %58, float %59, float %u.2.i, !dbg !17
  %82 = fcmp ogt float %18, 0.000000e+00, !dbg !18
  %83 = fcmp ogt float %17, 0.000000e+00, !dbg !18
  %84 = sdiv i32 %10, 64, !dbg !19
  %85 = insertelement <2 x i32> poison, i32 %10, i64 0, !dbg !20
  %86 = shufflevector <2 x i32> %85, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !20
  %87 = sdiv <2 x i32> %86, <i32 16, i32 4>, !dbg !20
  %88 = srem i32 %10, 4, !dbg !21
  %.not7.i7 = icmp eq i32 %52, 0, !dbg !17
  %.not6.i8 = icmp eq i32 %51, 0, !dbg !17
  %.not5.i9 = icmp eq i32 %50, 0, !dbg !17
  %.not4.i10 = icmp eq i32 %49, 0, !dbg !17
  %.not3.i11 = icmp eq i32 %48, 0, !dbg !17
  %.not2.i12 = icmp eq i32 %46, 0, !dbg !17
  %89 = fneg float %t.0.i3, !dbg !17
  %.not1.i13 = icmp eq i32 %45, 0, !dbg !17
  %90 = tail call float @llvm.nvvm.fma.rn.f(float %89, float 0x3FE62E4000000000, float %18) #3, !dbg !17
  %91 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %89, float 0x3FE62E4000000000, float %18) #3, !dbg !17
  %.04.i14 = select i1 %.not1.i13, float %90, float %91, !dbg !17
  %92 = tail call float @llvm.nvvm.fma.rn.f(float %89, float 0x3EB7F7D1C0000000, float %.04.i14) #3, !dbg !17
  %93 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %89, float 0x3EB7F7D1C0000000, float %.04.i14) #3, !dbg !17
  %.05.i15 = select i1 %.not2.i12, float %92, float %93, !dbg !17
  %94 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i15, float 0x3F812ACC60000000) #3, !dbg !17
  %95 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i15, float 0x3F812ACC60000000) #3, !dbg !17
  %.07.i16 = select i1 %.not3.i11, float %94, float %95, !dbg !17
  %96 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i16, float %.05.i15, float 0x3FA5557C60000000) #3, !dbg !17
  %97 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i16, float %.05.i15, float 0x3FA5557C60000000) #3, !dbg !17
  %.08.i17 = select i1 %.not4.i10, float %96, float %97, !dbg !17
  %98 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i17, float %.05.i15, float 0x3FC5553EC0000000) #3, !dbg !17
  %99 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i17, float %.05.i15, float 0x3FC5553EC0000000) #3, !dbg !17
  %.09.i18 = select i1 %.not5.i9, float %98, float %99, !dbg !17
  %100 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i18, float %.05.i15, float 0x3FDFFFFFC0000000) #3, !dbg !17
  %101 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i18, float %.05.i15, float 0x3FDFFFFFC0000000) #3, !dbg !17
  %.06.i19 = select i1 %.not6.i8, float %100, float %101, !dbg !17
  %102 = fmul float %.05.i15, %.06.i19, !dbg !17
  %103 = tail call float @llvm.nvvm.fma.rn.f(float %102, float %.05.i15, float %.05.i15) #3, !dbg !17
  %104 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %102, float %.05.i15, float %.05.i15) #3, !dbg !17
  %.01.i20 = select i1 %.not7.i7, float %103, float %104, !dbg !17
  %105 = fadd float %.0.i6, -1.000000e+00, !dbg !17
  %106 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !17
  %.not9.i21 = icmp eq i32 %106, 0, !dbg !17
  %107 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i20, float %.0.i6, float %105) #3, !dbg !17
  %108 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i20, float %.0.i6, float %105) #3, !dbg !17
  %.02.i22 = select i1 %.not9.i21, float %108, float %107, !dbg !17
  %109 = fadd float %.02.i22, %.02.i22, !dbg !17
  %u.0.i23 = select i1 %47, float %109, float %.02.i22, !dbg !17
  %110 = fcmp ogt float %j.0.i4, 1.280000e+02, !dbg !17
  %u.1.i24 = select i1 %110, float 0x7FF0000000000000, float %u.0.i23, !dbg !17
  %111 = fcmp olt float %j.0.i4, -2.500000e+01, !dbg !17
  %u.2.i25 = select i1 %111, float -1.000000e+00, float %u.1.i24, !dbg !17
  %112 = fcmp oeq float %18, 0.000000e+00, !dbg !17
  %113 = fadd float %18, %18, !dbg !17
  %u.3.i26 = select i1 %112, float %113, float %u.2.i25, !dbg !17
  %114 = select i1 %83, float %17, float %u.3.i, !dbg !22
  %115 = select i1 %82, float %18, float %u.3.i26, !dbg !22
  %116 = fadd float %114, 1.000000e+00, !dbg !23
  %117 = fadd float %115, 1.000000e+00, !dbg !23
  %118 = srem <2 x i32> %87, splat (i32 4), !dbg !24
  %119 = shl nsw <2 x i32> %118, <i32 2, i32 4>, !dbg !25
  %120 = shl nsw i32 %84, 6, !dbg !26
  %121 = add i32 %120, %88, !dbg !27
  %122 = extractelement <2 x i32> %119, i64 0, !dbg !28
  %123 = add i32 %121, %122, !dbg !28
  %124 = extractelement <2 x i32> %119, i64 1, !dbg !29
  %125 = add i32 %123, %124, !dbg !29
  %126 = sext i32 %125 to i64, !dbg !30
  %127 = getelementptr float, ptr addrspace(1) %1, i64 %126, !dbg !30
  %128 = bitcast float %116 to i32, !dbg !31
  %129 = bitcast float %117 to i32, !dbg !31
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %128, i32 %129, ptr addrspace(1) %127, i1 %11) #3, !dbg !31
  %130 = getelementptr float, ptr addrspace(1) %2, i64 %126, !dbg !32
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %128, i32 %129, ptr addrspace(1) %130, i1 %11) #3, !dbg !33
  ret void, !dbg !34
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.round.f(float) #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cvygxddr6ijy4ckcoq6lxvrfqnbm2v7yqzjyedicmlqlnqkpu6bb.py", directory: "inductor_cache/vy")
!4 = !{ptr @triton_poi_fused_clone_3, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_clone_3, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_clone_3", linkageName: "triton_poi_fused_clone_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 29, column: 30, scope: !7)
!16 = !DILocation(line: 29, column: 35, scope: !7)
!17 = !DILocation(line: 34, column: 27, scope: !7)
!18 = !DILocation(line: 31, column: 18, scope: !7)
!19 = !DILocation(line: 28, column: 19, scope: !7)
!20 = !DILocation(line: 27, column: 21, scope: !7)
!21 = !DILocation(line: 25, column: 19, scope: !7)
!22 = !DILocation(line: 36, column: 32, scope: !7)
!23 = !DILocation(line: 37, column: 18, scope: !7)
!24 = !DILocation(line: 27, column: 27, scope: !7)
!25 = !DILocation(line: 38, column: 32, scope: !7)
!26 = !DILocation(line: 38, column: 48, scope: !7)
!27 = !DILocation(line: 38, column: 30, scope: !7)
!28 = !DILocation(line: 38, column: 37, scope: !7)
!29 = !DILocation(line: 38, column: 45, scope: !7)
!30 = !DILocation(line: 38, column: 25, scope: !7)
!31 = !DILocation(line: 38, column: 59, scope: !7)
!32 = !DILocation(line: 39, column: 25, scope: !7)
!33 = !DILocation(line: 39, column: 59, scope: !7)
!34 = !DILocation(line: 39, column: 4, scope: !7)
