#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\Admin\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "C:\Users\Admin\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\Admin\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\Admin\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\Admin\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_000001ffcb496f80 .scope module, "bench" "bench" 2 1;
 .timescale 0 0;
v000001ffcb4ea6c0_0 .var "CLK", 0 0;
v000001ffcb4eaa80_0 .net "LEDS", 4 0, L_000001ffcb5333b0;  1 drivers
L_000001ffcb4eb048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ffcb4eaee0_0 .net "RESET", 0 0, L_000001ffcb4eb048;  1 drivers
v000001ffcb4eaf80_0 .var "RXD", 0 0;
L_000001ffcb4eb090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ffcb4ea9e0_0 .net "TXD", 0 0, L_000001ffcb4eb090;  1 drivers
v000001ffcb4eada0_0 .var "prev_LEDS", 4 0;
S_000001ffcb497110 .scope module, "uut" "SOC" 2 8, 3 9 0, S_000001ffcb496f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 5 "LEDS";
    .port_info 3 /INPUT 1 "RXD";
    .port_info 4 /OUTPUT 1 "TXD";
L_000001ffcb5333b0 .functor BUFZ 5, v000001ffcb4ea940_0, C4<00000>, C4<00000>, C4<00000>;
v000001ffcb44dad0_0 .net "CLK", 0 0, v000001ffcb4ea6c0_0;  1 drivers
v000001ffcb44db70_0 .net "LEDS", 4 0, L_000001ffcb5333b0;  alias, 1 drivers
v000001ffcb494080 .array "MEM", 20 0, 4 0;
v000001ffcb494120_0 .var "PC", 4 0;
v000001ffcb4941c0_0 .net "RESET", 0 0, L_000001ffcb4eb048;  alias, 1 drivers
v000001ffcb494260_0 .net "RXD", 0 0, v000001ffcb4eaf80_0;  1 drivers
v000001ffcb494300_0 .net "TXD", 0 0, L_000001ffcb4eb090;  alias, 1 drivers
v000001ffcb4ea800_0 .net "clk", 0 0, L_000001ffcb4ea3a0;  1 drivers
v000001ffcb4ea940_0 .var "leds", 4 0;
o000001ffcb4a0068 .functor BUFZ 1, C4<z>; HiZ drive
v000001ffcb4eae40_0 .net "resetn", 0 0, o000001ffcb4a0068;  0 drivers
E_000001ffcb48a830 .event posedge, v000001ffcb497340_0;
S_000001ffcb44d800 .scope module, "CW" "Clockworks" 3 57, 4 1 0, S_000001ffcb497110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "resetn";
P_000001ffcb48adf0 .param/l "SLOW" 0 4 8, +C4<00000000000000000000000000010101>;
v000001ffcb4972a0_0 .net "CLK", 0 0, v000001ffcb4ea6c0_0;  alias, 1 drivers
v000001ffcb446cf0_0 .net "RESET", 0 0, L_000001ffcb4eb048;  alias, 1 drivers
v000001ffcb497340_0 .net "clk", 0 0, L_000001ffcb4ea3a0;  alias, 1 drivers
v000001ffcb44d990_0 .net "resetn", 0 0, o000001ffcb4a0068;  alias, 0 drivers
v000001ffcb44da30_0 .var "slow_CLK", 21 0;
E_000001ffcb489ff0 .event posedge, v000001ffcb4972a0_0;
L_000001ffcb4ea3a0 .part v000001ffcb44da30_0, 21, 1;
    .scope S_000001ffcb44d800;
T_0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v000001ffcb44da30_0, 0, 22;
    %end;
    .thread T_0;
    .scope S_000001ffcb44d800;
T_1 ;
    %wait E_000001ffcb489ff0;
    %load/vec4 v000001ffcb44da30_0;
    %addi 1, 0, 22;
    %assign/vec4 v000001ffcb44da30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ffcb497110;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ffcb494120_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ffcb4ea940_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_000001ffcb497110;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 8, 0, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 16, 0, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 17, 0, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 18, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 20, 0, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 24, 0, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 25, 0, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 26, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 28, 0, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 29, 0, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 30, 0, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 31, 0, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 30, 0, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 28, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 24, 0, 5;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 16, 0, 5;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffcb494080, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001ffcb497110;
T_4 ;
    %wait E_000001ffcb48a830;
    %load/vec4 v000001ffcb494120_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ffcb494080, 4;
    %assign/vec4 v000001ffcb4ea940_0, 0;
    %load/vec4 v000001ffcb4eae40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v000001ffcb494120_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_or 8, 4;
T_4.2;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v000001ffcb494120_0;
    %addi 1, 0, 5;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v000001ffcb494120_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ffcb496f80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffcb4eaf80_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ffcb4eada0_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_000001ffcb496f80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffcb4ea6c0_0, 0, 1;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v000001ffcb4ea6c0_0;
    %inv;
    %store/vec4 v000001ffcb4ea6c0_0, 0, 1;
    %load/vec4 v000001ffcb4eaa80_0;
    %load/vec4 v000001ffcb4eada0_0;
    %cmp/ne;
    %jmp/0xz  T_6.1, 4;
    %vpi_call 2 22 "$display", "LEDS = %b", v000001ffcb4eaa80_0 {0 0 0};
T_6.1 ;
    %load/vec4 v000001ffcb4eaa80_0;
    %assign/vec4 v000001ffcb4eada0_0, 0;
    %jmp T_6.0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "bench_iverilog.v";
    "step3.v";
    "./clockworks.v";
