diff -ruN a/arch/mips/bcm63xx/boards/board_bcm963xx.c b/arch/mips/bcm63xx/boards/board_bcm963xx.c
--- a/arch/mips/bcm63xx/boards/board_bcm963xx.c	2015-01-31 16:52:15.133986000 +0800
+++ b/arch/mips/bcm63xx/boards/board_bcm963xx.c	2015-01-31 21:31:32.639763079 +0800
@@ -2186,6 +2186,57 @@
 	.spis = WAP5813n_spi_devices,
 	.num_spis = ARRAY_SIZE(WAP5813n_spi_devices),
 };
+
+static struct board_info __initdata board_Pirelli_PRG_AV4202N = {
+	.name				= "P.DG_AV4202N",
+	.expected_cpu_id		= 0x6368,
+
+	.has_uart0			= 1,
+	.has_pci			= 1,
+	.use_fallback_sprom		= 1,
+	.has_ohci0			= 1,
+	.has_ehci0			= 1,
+	.has_usbd			= 1,
+
+	.usbd = {
+		.use_fullspeed		= 0,
+		.port_no		= 0,
+	},
+
+	.has_enetsw			= 1,
+	.enetsw = {
+		.used_ports = {
+			[0] = {
+				.used	= 1,
+				.phy_id	= 1,
+				.name	= "port1",
+			},
+			[1] = {
+				.used	= 1,
+				.phy_id	= 2,
+				.name	= "port2",
+			},
+			[2] = {
+				.used	= 1,
+				.phy_id	= 3,
+				.name	= "port3",
+			},
+			[3] = {
+				.used	= 1,
+				.phy_id	= 4,
+				.name	= "port4",
+			},
+		},
+	},
+
+	.fallback_sprom = {
+		.type 				= SPROM_BCM43222,
+		.pci_bus			= 0,
+		.pci_dev			= 1,
+//		.board_fixups			= vr3025un_fixups,
+//		.num_board_fixups		= ARRAY_SIZE(vr3025un_fixups),
+	},
+};
 #endif /* CONFIG_BCM63XX_CPU_6368 */
 
 /*
@@ -2432,6 +2483,7 @@
 	&board_VR3025u,
 	&board_VR3025un,
 	&board_WAP5813n,
+	&board_Pirelli_PRG_AV4202N,
 #endif
 #ifdef CONFIG_BCM63XX_CPU_63268
 	&board_963268bu_p300,
@@ -2534,6 +2586,7 @@
 	{ .compatible = "huawei,hg655b", .data = &board_HG655b, },
 	{ .compatible = "netgear,dgnd3700v1", .data = &board_DGND3700v1_3800B, },
 	{ .compatible = "zyxel,p870hw-51a-v2", .data = &board_P870HW51A_V2, },
+	{ .compatible = "adb,av4202n", .data = &board_Pirelli_PRG_AV4202N, },
 #endif
 #ifdef CONFIG_BCM63XX_CPU_63268
 	{ .compatible = "brcm,bcm963268bu_p300", .data = &board_963268bu_p300, },
