
*** Running vivado
    with args -log dtpu_dtpu_core_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dtpu_dtpu_core_0_2.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dtpu_dtpu_core_0_2.tcl -notrace
Command: synth_design -top dtpu_dtpu_core_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'dtpu_dtpu_core_0_2' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.820 ; gain = 235.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dtpu_dtpu_core_0_2' [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/synth/dtpu_dtpu_core_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'dtpu_core' [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:25]
	Parameter DATA_WIDTH_MAC bound to: 4 - type: integer 
	Parameter ROWS bound to: 3 - type: integer 
	Parameter COLUMNS bound to: 3 - type: integer 
	Parameter SIZE_WMEMORY bound to: 8196 - type: integer 
	Parameter SIZE_CSR bound to: 1024 - type: integer 
	Parameter DATA_WIDTH_CSR bound to: 8 - type: integer 
	Parameter DATA_WIDTH_WMEMORY bound to: 64 - type: integer 
	Parameter DATA_WIDTH_FIFO_IN bound to: 64 - type: integer 
	Parameter DATA_WIDTH_FIFO_OUT bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mxu_wrapper' [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_wrapper.v:25]
	Parameter M bound to: 3 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter max_data_width bound to: 4 - type: integer 
	Parameter max_width_columns bound to: 11 - type: integer 
	Parameter max_width_rows bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/register.v:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'mxu_core' [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_core.v:23]
	Parameter M bound to: 3 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter max_data_width bound to: 4 - type: integer 
	Parameter max_width_columns bound to: 11 - type: integer 
	Parameter max_width_rows bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 4 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 3 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'd:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/vivado_mac/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (6#1) [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:70]
INFO: [Synth 8-6157] synthesizing module 'mxu_mac' [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_mac.v:22]
	Parameter bit_width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vivado_mac' [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/vivado_mac/synth/vivado_mac.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter C_B_WIDTH bound to: 4 - type: integer 
	Parameter C_C_WIDTH bound to: 4 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_C_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: -1 - type: integer 
	Parameter C_C_LATENCY bound to: -1 - type: integer 
	Parameter C_OUT_HIGH bound to: 3 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_15' declared at 'd:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/vivado_mac/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2172' bound to instance 'U0' of component 'xbip_multadd_v3_0_15' [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/vivado_mac/synth/vivado_mac.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'vivado_mac' (13#1) [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/ip/vivado_mac/synth/vivado_mac.vhd:73]
WARNING: [Synth 8-3848] Net test_mode in module/entity mxu_mac does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_mac.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mxu_mac' (14#1) [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_mac.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mxu_core' (15#1) [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_core.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mxu_wrapper' (16#1) [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/mxu_wrapper.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (12) of module 'mxu_wrapper' [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:188]
WARNING: [Synth 8-639] system function call 'cog2' not supported [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:198]
WARNING: [Synth 8-639] system function call 'cog2' not supported [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:198]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:4]
	Parameter DATA_WIDTH_FIFO_IN bound to: 64 - type: integer 
	Parameter DATA_WIDTH_FIFO_OUT bound to: 64 - type: integer 
	Parameter DATA_WIDTH_WMEMORY bound to: 64 - type: integer 
	Parameter DATA_WIDTH_CSR bound to: 8 - type: integer 
	Parameter ADDRESS_SIZE_CSR bound to: 1'b0 
	Parameter ADDRESS_SIZE_WMEMORY bound to: 14 - type: integer 
	Parameter Start bound to: 2'b00 
	Parameter Idle bound to: 2'b01 
	Parameter Work bound to: 2'b11 
	Parameter Done bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:155]
WARNING: [Synth 8-3848] Net csr_address in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:46]
WARNING: [Synth 8-3848] Net csr_din in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:44]
WARNING: [Synth 8-3848] Net csr_ce in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:42]
WARNING: [Synth 8-3848] Net csr_reset in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:47]
WARNING: [Synth 8-3848] Net csr_we in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:45]
WARNING: [Synth 8-3848] Net wm_address in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:55]
WARNING: [Synth 8-3848] Net wm_din in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:53]
WARNING: [Synth 8-3848] Net wm_ce in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:51]
WARNING: [Synth 8-3848] Net wm_reset in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:56]
WARNING: [Synth 8-3848] Net wm_we in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:54]
WARNING: [Synth 8-3848] Net infifo_read in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:62]
WARNING: [Synth 8-3848] Net outfifo_din in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:68]
WARNING: [Synth 8-3848] Net outfifo_write in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:69]
WARNING: [Synth 8-3848] Net cs_done in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:76]
WARNING: [Synth 8-3848] Net cs_idle in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:78]
WARNING: [Synth 8-3848] Net cs_ready in module/entity control_unit does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:75]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (17#1) [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'csr_address' does not match port width (2) of module 'control_unit' [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:203]
WARNING: [Synth 8-689] width (1) of port connection 'wm_address' does not match port width (14) of module 'control_unit' [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:209]
WARNING: [Synth 8-7023] instance 'cu' of module 'control_unit' has 27 connections declared, but only 26 given [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:199]
WARNING: [Synth 8-3848] Net wm_address in module/entity dtpu_core does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:131]
WARNING: [Synth 8-3848] Net data_type in module/entity dtpu_core does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:181]
WARNING: [Synth 8-3848] Net enable_i in module/entity dtpu_core does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:184]
WARNING: [Synth 8-3848] Net input_data_from_fifo in module/entity dtpu_core does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:186]
WARNING: [Synth 8-3848] Net weight_from_memory in module/entity dtpu_core does not have driver. [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:187]
INFO: [Synth 8-6155] done synthesizing module 'dtpu_core' (18#1) [D:/uni/2019-2020/thesis/cogitantium/dtpu/files/dtpu_core.v:25]
INFO: [Synth 8-6155] done synthesizing module 'dtpu_dtpu_core_0_2' (19#1) [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/synth/dtpu_dtpu_core_0_2.v:58]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_address[-1]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_address[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_din[7]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_din[6]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_din[5]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_din[4]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_din[3]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_din[2]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_din[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_din[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_ce
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_reset
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_we
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[13]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[12]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[11]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[10]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[9]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[8]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[7]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[6]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[5]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[4]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[3]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[2]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_address[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[63]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[62]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[61]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[60]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[59]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[58]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[57]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[56]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[55]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[54]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[53]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[52]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[51]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[50]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[49]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[48]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[47]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[46]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[45]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[44]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[43]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[42]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[41]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[40]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[39]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[38]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[37]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[36]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[35]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[34]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[33]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[32]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[31]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[30]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[29]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[28]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[27]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[26]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[25]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[24]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[23]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[22]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[21]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[20]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[19]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[18]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[17]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[16]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[15]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[14]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[13]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[12]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[11]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[10]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[9]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[8]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[7]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[6]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[5]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[4]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[3]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[2]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[1]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_din[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_ce
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_reset
WARNING: [Synth 8-3331] design control_unit has unconnected port wm_we
WARNING: [Synth 8-3331] design control_unit has unconnected port infifo_read
WARNING: [Synth 8-3331] design control_unit has unconnected port outfifo_din[63]
WARNING: [Synth 8-3331] design control_unit has unconnected port outfifo_din[62]
WARNING: [Synth 8-3331] design control_unit has unconnected port outfifo_din[61]
WARNING: [Synth 8-3331] design control_unit has unconnected port outfifo_din[60]
WARNING: [Synth 8-3331] design control_unit has unconnected port outfifo_din[59]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.156 ; gain = 402.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.156 ; gain = 402.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.156 ; gain = 402.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1169.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.srcs/sources_1/bd/dtpu/ip/dtpu_dtpu_core_0_2/dtpu_dtpu_core_0_2_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  MULT_AND => LUT2: 30 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1169.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.156 ; gain = 402.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.156 ; gain = 402.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dont_touch.xdc, line 15).
Applied set_property DONT_TOUCH = true for inst/engine/kernel/\rows[0].columns[1].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/kernel/\rows[0].columns[2].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/kernel/\rows[1].columns[1].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/kernel/\rows[1].columns[2].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/kernel/\rows[2].columns[1].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/kernel/\rows[2].columns[2].mac_i_j /mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/kernel/\rows[0].columns[0].mult_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/kernel/\rows[1].columns[0].mult_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/engine/kernel/\rows[2].columns[0].mult_i . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.156 ; gain = 402.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1169.156 ; gain = 402.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1169.156 ; gain = 402.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1204.848 ; gain = 437.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1214.902 ; gain = 447.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.406 ; gain = 448.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[0].columns[0].mult_i:B[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[0].columns[0].mult_i:CE to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[0].columns[1].mac_i_j/mac:CE to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[0].columns[1].mac_i_j/mac:B[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[0].columns[2].mac_i_j/mac:CE to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[0].columns[2].mac_i_j/mac:B[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[1].columns[0].mult_i:CE to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[1].columns[1].mac_i_j/mac:CE to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[1].columns[2].mac_i_j/mac:CE to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[2].columns[0].mult_i:CE to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[2].columns[1].mac_i_j/mac:CE to constant 0
INFO: [Synth 8-3295] tying undriven pin engine/kernel/rows[2].columns[2].mac_i_j/mac:CE to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1231.195 ; gain = 464.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1231.195 ; gain = 464.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1231.195 ; gain = 464.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1231.195 ; gain = 464.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1231.195 ; gain = 464.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1231.195 ; gain = 464.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |DSP48E1  |     6|
|3     |LUT2     |    15|
|4     |LUT4     |    12|
|5     |MULT_AND |     9|
|6     |MUXCY    |    12|
|7     |XORCY    |    18|
|8     |FDRE     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1231.195 ; gain = 464.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 371 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1231.195 ; gain = 464.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1231.195 ; gain = 464.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1231.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1231.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  MULT_AND => LUT2: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1231.195 ; gain = 761.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1231.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dtpu_dtpu_core_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 63 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1231.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/uni/2019-2020/thesis/cogitantium/dtpu/dtpu/dtpu.runs/dtpu_dtpu_core_0_2_synth_1/dtpu_dtpu_core_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dtpu_dtpu_core_0_2_utilization_synth.rpt -pb dtpu_dtpu_core_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  8 20:37:22 2020...
