# Verification_using-System_Verilog
Internship by Abhiyantha explaining system verilog concepts along with practical demonstration with cadence tool.
