--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.625ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 184.375ns (max period limit - period)
  Period: 15.625ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 
1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 69289 paths analyzed, 9051 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.366ns.
--------------------------------------------------------------------------------
Slack:                  7.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.058ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X5Y32.CE       net (fanout=3)        1.080   f2_tdc_control/_n0352_inv
    SLICE_X5Y32.CLK      Tceck                 0.408   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.058ns (1.606ns logic, 6.452ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  7.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X5Y32.CE       net (fanout=3)        1.080   f2_tdc_control/_n0352_inv
    SLICE_X5Y32.CLK      Tceck                 0.390   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.040ns (1.588ns logic, 6.452ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  7.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_3 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X5Y32.CE       net (fanout=3)        1.080   f2_tdc_control/_n0352_inv
    SLICE_X5Y32.CLK      Tceck                 0.382   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.032ns (1.580ns logic, 6.452ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  7.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_0 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X5Y32.CE       net (fanout=3)        1.080   f2_tdc_control/_n0352_inv
    SLICE_X5Y32.CLK      Tceck                 0.365   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.015ns (1.563ns logic, 6.452ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X5Y32.CE       net (fanout=3)        1.080   f2_tdc_control/_n0352_inv
    SLICE_X5Y32.CLK      Tceck                 0.408   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.002ns (1.652ns logic, 6.350ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  7.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X5Y32.CE       net (fanout=3)        1.080   f2_tdc_control/_n0352_inv
    SLICE_X5Y32.CLK      Tceck                 0.390   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.984ns (1.634ns logic, 6.350ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_3 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X5Y32.CE       net (fanout=3)        1.080   f2_tdc_control/_n0352_inv
    SLICE_X5Y32.CLK      Tceck                 0.382   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.976ns (1.626ns logic, 6.350ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_0 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.335 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X5Y32.CE       net (fanout=3)        1.080   f2_tdc_control/_n0352_inv
    SLICE_X5Y32.CLK      Tceck                 0.365   f2_tdc_control/calib1_q[3]
                                                       f2_tdc_control/calib1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (1.609ns logic, 6.350ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  7.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/CS_countr_q_13 (FF)
  Destination:          f4_tdc_control/state_q_FSM_FFd3_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.959ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.325 - 0.331)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/CS_countr_q_13 to f4_tdc_control/state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y57.CQ      Tcko                  0.476   f4_tdc_control/CS_countr_q[13]
                                                       f4_tdc_control/CS_countr_q_13
    SLICE_X5Y56.C1       net (fanout=2)        1.303   f4_tdc_control/CS_countr_q[13]
    SLICE_X5Y56.C        Tilo                  0.259   f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1
                                                       f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1_SW0
    SLICE_X5Y56.D4       net (fanout=3)        0.508   f4_tdc_control/N103
    SLICE_X5Y56.D        Tilo                  0.259   f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1
                                                       f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1
    SLICE_X10Y54.B3      net (fanout=6)        1.234   f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1
    SLICE_X10Y54.B       Tilo                  0.235   f4_tdc_control/CS_countr_q[3]
                                                       f4_tdc_control/CS_countr_q[15]_GND_18_o_equal_39_o<15>2
    SLICE_X2Y56.C1       net (fanout=18)       2.100   f4_tdc_control/CS_countr_q[15]_GND_18_o_equal_39_o
    SLICE_X2Y56.CMUX     Tilo                  0.403   f4_tdc_control/state_q_FSM_FFd3
                                                       f4_tdc_control/state_q_FSM_FFd3-In2_G
                                                       f4_tdc_control/state_q_FSM_FFd3-In2
    SLICE_X6Y53.CX       net (fanout=2)        1.068   f4_tdc_control/state_q_FSM_FFd3-In
    SLICE_X6Y53.CLK      Tdick                 0.114   f4_tdc_control/state_q_FSM_FFd4_1
                                                       f4_tdc_control/state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (1.746ns logic, 6.213ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  7.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.897ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.408   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_14
    -------------------------------------------------  ---------------------------
    Total                                      7.897ns (1.606ns logic, 6.291ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  7.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.405   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (1.603ns logic, 6.291ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  7.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.405   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_15
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (1.603ns logic, 6.291ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  7.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_11 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.403   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.892ns (1.601ns logic, 6.291ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  7.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.390   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.588ns logic, 6.291ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  7.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib1_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib1_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.365   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (1.563ns logic, 6.291ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  7.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.841ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.408   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_14
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (1.652ns logic, 6.189ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  7.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.838ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.405   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (1.649ns logic, 6.189ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  7.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.838ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.405   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_15
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (1.649ns logic, 6.189ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  7.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_11 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.403   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.836ns (1.647ns logic, 6.189ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  7.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.390   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (1.634ns logic, 6.189ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  7.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/calib1_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.798ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.328 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/calib1_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.C1       net (fanout=7)        0.561   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.C        Tilo                  0.255   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B3       net (fanout=1)        0.967   f2_tdc_control/_n0352_inv1
    SLICE_X5Y29.B        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0352_inv3
    SLICE_X9Y32.CE       net (fanout=3)        0.919   f2_tdc_control/_n0352_inv
    SLICE_X9Y32.CLK      Tceck                 0.365   f2_tdc_control/calib1_q[14]
                                                       f2_tdc_control/calib1_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.798ns (1.609ns logic, 6.189ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  7.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/CS_countr_q_11 (FF)
  Destination:          f4_tdc_control/state_q_FSM_FFd3_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.806ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/CS_countr_q_11 to f4_tdc_control/state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   f4_tdc_control/CS_countr_q[11]
                                                       f4_tdc_control/CS_countr_q_11
    SLICE_X5Y56.C6       net (fanout=2)        1.101   f4_tdc_control/CS_countr_q[11]
    SLICE_X5Y56.C        Tilo                  0.259   f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1
                                                       f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1_SW0
    SLICE_X5Y56.D4       net (fanout=3)        0.508   f4_tdc_control/N103
    SLICE_X5Y56.D        Tilo                  0.259   f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1
                                                       f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1
    SLICE_X10Y54.B3      net (fanout=6)        1.234   f4_tdc_control/GND_18_o_GND_18_o_equal_18_o<15>1
    SLICE_X10Y54.B       Tilo                  0.235   f4_tdc_control/CS_countr_q[3]
                                                       f4_tdc_control/CS_countr_q[15]_GND_18_o_equal_39_o<15>2
    SLICE_X2Y56.C1       net (fanout=18)       2.100   f4_tdc_control/CS_countr_q[15]_GND_18_o_equal_39_o
    SLICE_X2Y56.CMUX     Tilo                  0.403   f4_tdc_control/state_q_FSM_FFd3
                                                       f4_tdc_control/state_q_FSM_FFd3-In2_G
                                                       f4_tdc_control/state_q_FSM_FFd3-In2
    SLICE_X6Y53.CX       net (fanout=2)        1.068   f4_tdc_control/state_q_FSM_FFd3-In
    SLICE_X6Y53.CLK      Tdick                 0.114   f4_tdc_control/state_q_FSM_FFd4_1
                                                       f4_tdc_control/state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      7.806ns (1.795ns logic, 6.011ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  7.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/CS_countr_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.686 - 0.756)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/CS_countr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y26.C5       net (fanout=7)        0.595   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y26.CMUX     Tilo                  0.430   f2_tdc_control/N930
                                                       f2_tdc_control/_n0516_inv3_G
                                                       f2_tdc_control/_n0516_inv3
    SLICE_X14Y27.CE      net (fanout=16)       1.898   f2_tdc_control/_n0516_inv
    SLICE_X14Y27.CLK     Tceck                 0.289   f2_tdc_control/CS_countr_q[7]
                                                       f2_tdc_control/CS_countr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (1.403ns logic, 6.337ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  7.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/CS_countr_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.690 - 0.756)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/CS_countr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y26.C5       net (fanout=7)        0.595   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y26.CMUX     Tilo                  0.430   f2_tdc_control/N930
                                                       f2_tdc_control/_n0516_inv3_G
                                                       f2_tdc_control/_n0516_inv3
    SLICE_X14Y29.CE      net (fanout=16)       1.902   f2_tdc_control/_n0516_inv
    SLICE_X14Y29.CLK     Tceck                 0.289   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.744ns (1.403ns logic, 6.341ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  7.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/CS_countr_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.700ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.690 - 0.756)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/CS_countr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y26.D6       net (fanout=7)        0.525   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y26.CMUX     Topdc                 0.456   f2_tdc_control/N930
                                                       f2_tdc_control/_n0516_inv3_F
                                                       f2_tdc_control/_n0516_inv3
    SLICE_X14Y29.CE      net (fanout=16)       1.902   f2_tdc_control/_n0516_inv
    SLICE_X14Y29.CLK     Tceck                 0.289   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (1.429ns logic, 6.271ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  7.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/CS_countr_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.696ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.686 - 0.756)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/CS_countr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y26.D6       net (fanout=7)        0.525   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y26.CMUX     Topdc                 0.456   f2_tdc_control/N930
                                                       f2_tdc_control/_n0516_inv3_F
                                                       f2_tdc_control/_n0516_inv3
    SLICE_X14Y27.CE      net (fanout=16)       1.898   f2_tdc_control/_n0516_inv
    SLICE_X14Y27.CLK     Tceck                 0.289   f2_tdc_control/CS_countr_q[7]
                                                       f2_tdc_control/CS_countr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (1.429ns logic, 6.267ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  7.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/CS_countr_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.686 - 0.756)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/CS_countr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y26.C5       net (fanout=7)        0.595   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y26.CMUX     Tilo                  0.430   f2_tdc_control/N930
                                                       f2_tdc_control/_n0516_inv3_G
                                                       f2_tdc_control/_n0516_inv3
    SLICE_X14Y27.CE      net (fanout=16)       1.898   f2_tdc_control/_n0516_inv
    SLICE_X14Y27.CLK     Tceck                 0.289   f2_tdc_control/CS_countr_q[7]
                                                       f2_tdc_control/CS_countr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (1.449ns logic, 6.235ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  7.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f2_tdc_control/CS_countr_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.690 - 0.756)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd1 to f2_tdc_control/CS_countr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   state_q_FSM_FFd1_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X4Y28.A1       net (fanout=11)       3.742   state_q_FSM_FFd1_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y26.C5       net (fanout=7)        0.595   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y26.CMUX     Tilo                  0.430   f2_tdc_control/N930
                                                       f2_tdc_control/_n0516_inv3_G
                                                       f2_tdc_control/_n0516_inv3
    SLICE_X14Y29.CE      net (fanout=16)       1.902   f2_tdc_control/_n0516_inv
    SLICE_X14Y29.CLK     Tceck                 0.289   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (1.449ns logic, 6.239ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  7.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.218ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (1.180 - 0.679)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[2]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X9Y22.D2       net (fanout=15)       1.880   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X9Y22.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X14Y19.C5      net (fanout=1)        1.267   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X14Y19.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X13Y19.B3      net (fanout=1)        0.598   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X13Y19.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.944   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.218ns (2.529ns logic, 5.689ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  7.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f2_tdc_control/calib2_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.324 - 0.351)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd2 to f2_tdc_control/calib2_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.DQ       Tcko                  0.430   state_q_FSM_FFd2_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd2
    SLICE_X4Y28.A2       net (fanout=21)       3.844   state_q_FSM_FFd2_3
    SLICE_X4Y28.A        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X4Y28.D3       net (fanout=7)        0.382   f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X4Y28.D        Tilo                  0.254   f2_tdc_control/_n0396_inv2
                                                       f2_tdc_control/_n0396_inv2
    SLICE_X5Y29.A1       net (fanout=1)        0.723   f2_tdc_control/_n0396_inv2
    SLICE_X5Y29.A        Tilo                  0.259   f2_tdc_data_out[3]
                                                       f2_tdc_control/_n0396_inv3
    SLICE_X11Y33.CE      net (fanout=3)        1.136   f2_tdc_control/_n0396_inv
    SLICE_X11Y33.CLK     Tceck                 0.408   f2_tdc_control/calib2_q[8]
                                                       f2_tdc_control/calib2_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (1.605ns logic, 6.085ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT3/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT4/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT2/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT3/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT4/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT2/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT2/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT3/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT3/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT4/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT4/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT1/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT2/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT3/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT4/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT1/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT2/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT3/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT4/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT1/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT4/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: new_clk/clkout1_buf/I0
  Logical resource: new_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.759ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: main_control/serial_rx2/rx_q/CLK0
  Logical resource: main_control/serial_rx2/rx_q/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/DP/CLK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/DP/CLK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/SP/CLK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     10.708ns|            0|            0|            0|        69289|
| TS_new_clk_clkfx              |     15.625ns|      8.366ns|          N/A|            0|            0|        69289|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.366|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 69289 paths, 0 nets, and 13122 connections

Design statistics:
   Minimum period:   8.366ns{1}   (Maximum frequency: 119.531MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 22 18:04:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 447 MB



