

================================================================
== Vivado HLS Report for 'InvCipher'
================================================================
* Date:           Fri May 15 05:06:11 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.340 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       28|       28|         5|          3|          1|     9|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 11 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 12 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 13 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 14 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 15 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 16 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 17 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 18 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 19 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 20 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 21 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 22 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 23 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 24 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 25 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 26 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%RoundKey_8_addr = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 27 'getelementptr' 'RoundKey_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 28 'load' 'RoundKey_8_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%RoundKey_9_addr = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 29 'getelementptr' 'RoundKey_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 30 'load' 'RoundKey_9_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%RoundKey_10_addr = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 31 'getelementptr' 'RoundKey_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 32 'load' 'RoundKey_10_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%RoundKey_11_addr = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 33 'getelementptr' 'RoundKey_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 34 'load' 'RoundKey_11_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%RoundKey_12_addr = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 35 'getelementptr' 'RoundKey_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 36 'load' 'RoundKey_12_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%RoundKey_13_addr = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 37 'getelementptr' 'RoundKey_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 38 'load' 'RoundKey_13_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%RoundKey_14_addr = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 39 'getelementptr' 'RoundKey_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 40 'load' 'RoundKey_14_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%RoundKey_15_addr = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 10" [aes.c:240->aes.c:469]   --->   Operation 41 'getelementptr' 'RoundKey_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 42 'load' 'RoundKey_15_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 2 <SV = 1> <Delay = 4.74>
ST_2 : Operation 43 [1/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 43 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%state_0_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_0)" [aes.c:240->aes.c:469]   --->   Operation 44 'read' 'state_0_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.66ns)   --->   "%xor_ln240 = xor i8 %state_0_0_read, %RoundKey_0_load" [aes.c:240->aes.c:469]   --->   Operation 45 'xor' 'xor_ln240' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 46 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%state_0_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_1)" [aes.c:240->aes.c:469]   --->   Operation 47 'read' 'state_0_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.66ns)   --->   "%xor_ln240_1 = xor i8 %state_0_1_read, %RoundKey_1_load" [aes.c:240->aes.c:469]   --->   Operation 48 'xor' 'xor_ln240_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 49 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%state_0_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_2)" [aes.c:240->aes.c:469]   --->   Operation 50 'read' 'state_0_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.66ns)   --->   "%temp_1 = xor i8 %state_0_2_read, %RoundKey_2_load" [aes.c:240->aes.c:469]   --->   Operation 51 'xor' 'temp_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 52 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%state_0_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_3)" [aes.c:240->aes.c:469]   --->   Operation 53 'read' 'state_0_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.66ns)   --->   "%temp_3 = xor i8 %state_0_3_read, %RoundKey_3_load" [aes.c:240->aes.c:469]   --->   Operation 54 'xor' 'temp_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 55 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%state_1_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_0)" [aes.c:240->aes.c:469]   --->   Operation 56 'read' 'state_1_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.66ns)   --->   "%xor_ln240_4 = xor i8 %state_1_0_read, %RoundKey_4_load" [aes.c:240->aes.c:469]   --->   Operation 57 'xor' 'xor_ln240_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 58 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%state_1_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_1)" [aes.c:240->aes.c:469]   --->   Operation 59 'read' 'state_1_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.66ns)   --->   "%xor_ln240_5 = xor i8 %state_1_1_read, %RoundKey_5_load" [aes.c:240->aes.c:469]   --->   Operation 60 'xor' 'xor_ln240_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 61 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%state_1_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_2)" [aes.c:240->aes.c:469]   --->   Operation 62 'read' 'state_1_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.66ns)   --->   "%temp_2 = xor i8 %state_1_2_read, %RoundKey_6_load" [aes.c:240->aes.c:469]   --->   Operation 63 'xor' 'temp_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 64 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%state_1_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_3)" [aes.c:240->aes.c:469]   --->   Operation 65 'read' 'state_1_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.66ns)   --->   "%xor_ln240_7 = xor i8 %state_1_3_read, %RoundKey_7_load" [aes.c:240->aes.c:469]   --->   Operation 66 'xor' 'xor_ln240_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 67 'load' 'RoundKey_8_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%state_2_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_0)" [aes.c:240->aes.c:469]   --->   Operation 68 'read' 'state_2_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.66ns)   --->   "%xor_ln240_8 = xor i8 %state_2_0_read, %RoundKey_8_load" [aes.c:240->aes.c:469]   --->   Operation 69 'xor' 'xor_ln240_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 70 'load' 'RoundKey_9_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%state_2_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_1)" [aes.c:240->aes.c:469]   --->   Operation 71 'read' 'state_2_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.66ns)   --->   "%xor_ln240_9 = xor i8 %state_2_1_read, %RoundKey_9_load" [aes.c:240->aes.c:469]   --->   Operation 72 'xor' 'xor_ln240_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 73 'load' 'RoundKey_10_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%state_2_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_2)" [aes.c:240->aes.c:469]   --->   Operation 74 'read' 'state_2_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.66ns)   --->   "%xor_ln240_10 = xor i8 %state_2_2_read, %RoundKey_10_load" [aes.c:240->aes.c:469]   --->   Operation 75 'xor' 'xor_ln240_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 76 'load' 'RoundKey_11_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%state_2_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_3)" [aes.c:240->aes.c:469]   --->   Operation 77 'read' 'state_2_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.66ns)   --->   "%xor_ln240_11 = xor i8 %state_2_3_read, %RoundKey_11_load" [aes.c:240->aes.c:469]   --->   Operation 78 'xor' 'xor_ln240_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 79 'load' 'RoundKey_12_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%state_3_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_0)" [aes.c:240->aes.c:469]   --->   Operation 80 'read' 'state_3_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.66ns)   --->   "%xor_ln240_12 = xor i8 %state_3_0_read, %RoundKey_12_load" [aes.c:240->aes.c:469]   --->   Operation 81 'xor' 'xor_ln240_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 82 'load' 'RoundKey_13_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%state_3_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_1)" [aes.c:240->aes.c:469]   --->   Operation 83 'read' 'state_3_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.66ns)   --->   "%temp = xor i8 %state_3_1_read, %RoundKey_13_load" [aes.c:240->aes.c:469]   --->   Operation 84 'xor' 'temp' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 85 'load' 'RoundKey_14_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%state_3_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_2)" [aes.c:240->aes.c:469]   --->   Operation 86 'read' 'state_3_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.66ns)   --->   "%xor_ln240_14 = xor i8 %state_3_2_read, %RoundKey_14_load" [aes.c:240->aes.c:469]   --->   Operation 87 'xor' 'xor_ln240_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr, align 1" [aes.c:240->aes.c:469]   --->   Operation 88 'load' 'RoundKey_15_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%state_3_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_3)" [aes.c:240->aes.c:469]   --->   Operation 89 'read' 'state_3_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.66ns)   --->   "%xor_ln240_15 = xor i8 %state_3_3_read, %RoundKey_15_load" [aes.c:240->aes.c:469]   --->   Operation 90 'xor' 'xor_ln240_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i8 %xor_ln240 to i64" [aes.c:388->aes.c:471]   --->   Operation 91 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%rsbox_addr = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388" [aes.c:388->aes.c:471]   --->   Operation 92 'getelementptr' 'rsbox_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (2.66ns)   --->   "%rsbox_load = load i8* %rsbox_addr, align 1" [aes.c:388->aes.c:471]   --->   Operation 93 'load' 'rsbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln388_1 = zext i8 %temp to i64" [aes.c:388->aes.c:471]   --->   Operation 94 'zext' 'zext_ln388_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%rsbox_addr_1 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_1" [aes.c:388->aes.c:471]   --->   Operation 95 'getelementptr' 'rsbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.66ns)   --->   "%rsbox_load_1 = load i8* %rsbox_addr_1, align 1" [aes.c:388->aes.c:471]   --->   Operation 96 'load' 'rsbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln388_2 = zext i8 %xor_ln240_10 to i64" [aes.c:388->aes.c:471]   --->   Operation 97 'zext' 'zext_ln388_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%rsbox_addr_2 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_2" [aes.c:388->aes.c:471]   --->   Operation 98 'getelementptr' 'rsbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (2.66ns)   --->   "%rsbox_load_2 = load i8* %rsbox_addr_2, align 1" [aes.c:388->aes.c:471]   --->   Operation 99 'load' 'rsbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln388_3 = zext i8 %xor_ln240_7 to i64" [aes.c:388->aes.c:471]   --->   Operation 100 'zext' 'zext_ln388_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%rsbox_addr_3 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_3" [aes.c:388->aes.c:471]   --->   Operation 101 'getelementptr' 'rsbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (2.66ns)   --->   "%rsbox_load_3 = load i8* %rsbox_addr_3, align 1" [aes.c:388->aes.c:471]   --->   Operation 102 'load' 'rsbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln388_4 = zext i8 %xor_ln240_4 to i64" [aes.c:388->aes.c:471]   --->   Operation 103 'zext' 'zext_ln388_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%rsbox_addr_4 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_4" [aes.c:388->aes.c:471]   --->   Operation 104 'getelementptr' 'rsbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (2.66ns)   --->   "%rsbox_load_4 = load i8* %rsbox_addr_4, align 1" [aes.c:388->aes.c:471]   --->   Operation 105 'load' 'rsbox_load_4' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln388_5 = zext i8 %xor_ln240_1 to i64" [aes.c:388->aes.c:471]   --->   Operation 106 'zext' 'zext_ln388_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%rsbox_addr_5 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_5" [aes.c:388->aes.c:471]   --->   Operation 107 'getelementptr' 'rsbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (2.66ns)   --->   "%rsbox_load_5 = load i8* %rsbox_addr_5, align 1" [aes.c:388->aes.c:471]   --->   Operation 108 'load' 'rsbox_load_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln388_6 = zext i8 %xor_ln240_14 to i64" [aes.c:388->aes.c:471]   --->   Operation 109 'zext' 'zext_ln388_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%rsbox_addr_6 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_6" [aes.c:388->aes.c:471]   --->   Operation 110 'getelementptr' 'rsbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.66ns)   --->   "%rsbox_load_6 = load i8* %rsbox_addr_6, align 1" [aes.c:388->aes.c:471]   --->   Operation 111 'load' 'rsbox_load_6' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln388_7 = zext i8 %xor_ln240_11 to i64" [aes.c:388->aes.c:471]   --->   Operation 112 'zext' 'zext_ln388_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%rsbox_addr_7 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_7" [aes.c:388->aes.c:471]   --->   Operation 113 'getelementptr' 'rsbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (2.66ns)   --->   "%rsbox_load_7 = load i8* %rsbox_addr_7, align 1" [aes.c:388->aes.c:471]   --->   Operation 114 'load' 'rsbox_load_7' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln388_8 = zext i8 %xor_ln240_8 to i64" [aes.c:388->aes.c:471]   --->   Operation 115 'zext' 'zext_ln388_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%rsbox_addr_8 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_8" [aes.c:388->aes.c:471]   --->   Operation 116 'getelementptr' 'rsbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (2.66ns)   --->   "%rsbox_load_8 = load i8* %rsbox_addr_8, align 1" [aes.c:388->aes.c:471]   --->   Operation 117 'load' 'rsbox_load_8' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln388_9 = zext i8 %xor_ln240_5 to i64" [aes.c:388->aes.c:471]   --->   Operation 118 'zext' 'zext_ln388_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%rsbox_addr_9 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_9" [aes.c:388->aes.c:471]   --->   Operation 119 'getelementptr' 'rsbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (2.66ns)   --->   "%rsbox_load_9 = load i8* %rsbox_addr_9, align 1" [aes.c:388->aes.c:471]   --->   Operation 120 'load' 'rsbox_load_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln388_10 = zext i8 %temp_1 to i64" [aes.c:388->aes.c:471]   --->   Operation 121 'zext' 'zext_ln388_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%rsbox_addr_10 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_10" [aes.c:388->aes.c:471]   --->   Operation 122 'getelementptr' 'rsbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.66ns)   --->   "%rsbox_load_10 = load i8* %rsbox_addr_10, align 1" [aes.c:388->aes.c:471]   --->   Operation 123 'load' 'rsbox_load_10' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln388_11 = zext i8 %xor_ln240_15 to i64" [aes.c:388->aes.c:471]   --->   Operation 124 'zext' 'zext_ln388_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%rsbox_addr_11 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_11" [aes.c:388->aes.c:471]   --->   Operation 125 'getelementptr' 'rsbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (2.66ns)   --->   "%rsbox_load_11 = load i8* %rsbox_addr_11, align 1" [aes.c:388->aes.c:471]   --->   Operation 126 'load' 'rsbox_load_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln388_12 = zext i8 %xor_ln240_12 to i64" [aes.c:388->aes.c:471]   --->   Operation 127 'zext' 'zext_ln388_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%rsbox_addr_12 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_12" [aes.c:388->aes.c:471]   --->   Operation 128 'getelementptr' 'rsbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.66ns)   --->   "%rsbox_load_12 = load i8* %rsbox_addr_12, align 1" [aes.c:388->aes.c:471]   --->   Operation 129 'load' 'rsbox_load_12' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln388_13 = zext i8 %xor_ln240_9 to i64" [aes.c:388->aes.c:471]   --->   Operation 130 'zext' 'zext_ln388_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%rsbox_addr_13 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_13" [aes.c:388->aes.c:471]   --->   Operation 131 'getelementptr' 'rsbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (2.66ns)   --->   "%rsbox_load_13 = load i8* %rsbox_addr_13, align 1" [aes.c:388->aes.c:471]   --->   Operation 132 'load' 'rsbox_load_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln388_14 = zext i8 %temp_2 to i64" [aes.c:388->aes.c:471]   --->   Operation 133 'zext' 'zext_ln388_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%rsbox_addr_14 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_14" [aes.c:388->aes.c:471]   --->   Operation 134 'getelementptr' 'rsbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (2.66ns)   --->   "%rsbox_load_14 = load i8* %rsbox_addr_14, align 1" [aes.c:388->aes.c:471]   --->   Operation 135 'load' 'rsbox_load_14' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln388_15 = zext i8 %temp_3 to i64" [aes.c:388->aes.c:471]   --->   Operation 136 'zext' 'zext_ln388_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%rsbox_addr_15 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_15" [aes.c:388->aes.c:471]   --->   Operation 137 'getelementptr' 'rsbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (2.66ns)   --->   "%rsbox_load_15 = load i8* %rsbox_addr_15, align 1" [aes.c:388->aes.c:471]   --->   Operation 138 'load' 'rsbox_load_15' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_3), !map !50"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_2), !map !56"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_1), !map !62"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_0), !map !68"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_3), !map !74"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_2), !map !79"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_1), !map !84"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_0), !map !89"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_3), !map !94"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_2), !map !99"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_1), !map !104"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_0), !map !109"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_3), !map !114"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_2), !map !119"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_1), !map !124"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_0), !map !129"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_15), !map !134"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_14), !map !140"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_13), !map !146"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_12), !map !152"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_11), !map !158"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_10), !map !164"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_9), !map !170"   --->   Operation 161 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_8), !map !176"   --->   Operation 162 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_7), !map !182"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_6), !map !188"   --->   Operation 164 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_5), !map !194"   --->   Operation 165 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_4), !map !200"   --->   Operation 166 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_3), !map !206"   --->   Operation 167 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_2), !map !212"   --->   Operation 168 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_1), !map !218"   --->   Operation 169 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_0), !map !224"   --->   Operation 170 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @InvCipher_str) nounwind"   --->   Operation 171 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/2] (2.66ns)   --->   "%rsbox_load = load i8* %rsbox_addr, align 1" [aes.c:388->aes.c:471]   --->   Operation 172 'load' 'rsbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 173 [1/2] (2.66ns)   --->   "%rsbox_load_1 = load i8* %rsbox_addr_1, align 1" [aes.c:388->aes.c:471]   --->   Operation 173 'load' 'rsbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 174 [1/2] (2.66ns)   --->   "%rsbox_load_2 = load i8* %rsbox_addr_2, align 1" [aes.c:388->aes.c:471]   --->   Operation 174 'load' 'rsbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 175 [1/2] (2.66ns)   --->   "%rsbox_load_3 = load i8* %rsbox_addr_3, align 1" [aes.c:388->aes.c:471]   --->   Operation 175 'load' 'rsbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 176 [1/2] (2.66ns)   --->   "%rsbox_load_4 = load i8* %rsbox_addr_4, align 1" [aes.c:388->aes.c:471]   --->   Operation 176 'load' 'rsbox_load_4' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 177 [1/2] (2.66ns)   --->   "%rsbox_load_5 = load i8* %rsbox_addr_5, align 1" [aes.c:388->aes.c:471]   --->   Operation 177 'load' 'rsbox_load_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 178 [1/2] (2.66ns)   --->   "%rsbox_load_6 = load i8* %rsbox_addr_6, align 1" [aes.c:388->aes.c:471]   --->   Operation 178 'load' 'rsbox_load_6' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 179 [1/2] (2.66ns)   --->   "%rsbox_load_7 = load i8* %rsbox_addr_7, align 1" [aes.c:388->aes.c:471]   --->   Operation 179 'load' 'rsbox_load_7' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 180 [1/2] (2.66ns)   --->   "%rsbox_load_8 = load i8* %rsbox_addr_8, align 1" [aes.c:388->aes.c:471]   --->   Operation 180 'load' 'rsbox_load_8' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 181 [1/2] (2.66ns)   --->   "%rsbox_load_9 = load i8* %rsbox_addr_9, align 1" [aes.c:388->aes.c:471]   --->   Operation 181 'load' 'rsbox_load_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 182 [1/2] (2.66ns)   --->   "%rsbox_load_10 = load i8* %rsbox_addr_10, align 1" [aes.c:388->aes.c:471]   --->   Operation 182 'load' 'rsbox_load_10' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 183 [1/2] (2.66ns)   --->   "%rsbox_load_11 = load i8* %rsbox_addr_11, align 1" [aes.c:388->aes.c:471]   --->   Operation 183 'load' 'rsbox_load_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 184 [1/2] (2.66ns)   --->   "%rsbox_load_12 = load i8* %rsbox_addr_12, align 1" [aes.c:388->aes.c:471]   --->   Operation 184 'load' 'rsbox_load_12' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 185 [1/2] (2.66ns)   --->   "%rsbox_load_13 = load i8* %rsbox_addr_13, align 1" [aes.c:388->aes.c:471]   --->   Operation 185 'load' 'rsbox_load_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 186 [1/2] (2.66ns)   --->   "%rsbox_load_14 = load i8* %rsbox_addr_14, align 1" [aes.c:388->aes.c:471]   --->   Operation 186 'load' 'rsbox_load_14' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 187 [1/2] (2.66ns)   --->   "%rsbox_load_15 = load i8* %rsbox_addr_15, align 1" [aes.c:388->aes.c:471]   --->   Operation 187 'load' 'rsbox_load_15' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 188 [1/1] (1.18ns)   --->   "br label %InvSubBytes.exit27" [aes.c:475]   --->   Operation 188 'br' <Predicate = true> <Delay = 1.18>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%state_load_17_3_3 = phi i8 [ %rsbox_load_31, %hls_label_5 ], [ %rsbox_load_15, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 189 'phi' 'state_load_17_3_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%state_load_17_3_2 = phi i8 [ %rsbox_load_30, %hls_label_5 ], [ %rsbox_load_14, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 190 'phi' 'state_load_17_3_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%state_load_17_3_1 = phi i8 [ %rsbox_load_29, %hls_label_5 ], [ %rsbox_load_13, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 191 'phi' 'state_load_17_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%state_load_17_3_0 = phi i8 [ %rsbox_load_28, %hls_label_5 ], [ %rsbox_load_12, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 192 'phi' 'state_load_17_3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%state_load_17_2_3 = phi i8 [ %rsbox_load_27, %hls_label_5 ], [ %rsbox_load_11, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 193 'phi' 'state_load_17_2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%state_load_17_2_2 = phi i8 [ %rsbox_load_26, %hls_label_5 ], [ %rsbox_load_10, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 194 'phi' 'state_load_17_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%state_load_17_2_1 = phi i8 [ %rsbox_load_25, %hls_label_5 ], [ %rsbox_load_9, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 195 'phi' 'state_load_17_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%state_load_17_2_0 = phi i8 [ %rsbox_load_24, %hls_label_5 ], [ %rsbox_load_8, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 196 'phi' 'state_load_17_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%state_load_17_1_3 = phi i8 [ %rsbox_load_23, %hls_label_5 ], [ %rsbox_load_7, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 197 'phi' 'state_load_17_1_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%state_load_17_1_2 = phi i8 [ %rsbox_load_22, %hls_label_5 ], [ %rsbox_load_6, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 198 'phi' 'state_load_17_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%state_load_17_1_1 = phi i8 [ %rsbox_load_21, %hls_label_5 ], [ %rsbox_load_5, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 199 'phi' 'state_load_17_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%state_load_17_1_0 = phi i8 [ %rsbox_load_20, %hls_label_5 ], [ %rsbox_load_4, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 200 'phi' 'state_load_17_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%state_load_17_0_3 = phi i8 [ %rsbox_load_19, %hls_label_5 ], [ %rsbox_load_3, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 201 'phi' 'state_load_17_0_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%state_load_17_0_2 = phi i8 [ %rsbox_load_18, %hls_label_5 ], [ %rsbox_load_2, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 202 'phi' 'state_load_17_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%state_load_17_0_1 = phi i8 [ %rsbox_load_17, %hls_label_5 ], [ %rsbox_load_1, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 203 'phi' 'state_load_17_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%state_load_17_0_0 = phi i8 [ %rsbox_load_16, %hls_label_5 ], [ %rsbox_load, %AddRoundKey.exit14 ]" [aes.c:388->aes.c:481]   --->   Operation 204 'phi' 'state_load_17_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%round_assign = phi i4 [ %round, %hls_label_5 ], [ -7, %AddRoundKey.exit14 ]"   --->   Operation 205 'phi' 'round_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (1.12ns)   --->   "%icmp_ln475 = icmp eq i4 %round_assign, 0" [aes.c:475]   --->   Operation 206 'icmp' 'icmp_ln475' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 207 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln475, label %AddRoundKey.exit, label %hls_label_5" [aes.c:475]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i4 %round_assign to i64" [aes.c:240->aes.c:478]   --->   Operation 209 'zext' 'zext_ln240' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_2 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 210 'getelementptr' 'RoundKey_0_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 211 [2/2] (1.42ns)   --->   "%RoundKey_0_load_2 = load i8* %RoundKey_0_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 211 'load' 'RoundKey_0_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_2 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 212 'getelementptr' 'RoundKey_1_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 213 [2/2] (1.42ns)   --->   "%RoundKey_1_load_2 = load i8* %RoundKey_1_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 213 'load' 'RoundKey_1_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_2 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 214 'getelementptr' 'RoundKey_2_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 215 [2/2] (1.42ns)   --->   "%RoundKey_2_load_2 = load i8* %RoundKey_2_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 215 'load' 'RoundKey_2_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_2 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 216 'getelementptr' 'RoundKey_3_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 217 [2/2] (1.42ns)   --->   "%RoundKey_3_load_2 = load i8* %RoundKey_3_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 217 'load' 'RoundKey_3_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_2 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 218 'getelementptr' 'RoundKey_4_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 219 [2/2] (1.42ns)   --->   "%RoundKey_4_load_2 = load i8* %RoundKey_4_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 219 'load' 'RoundKey_4_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_2 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 220 'getelementptr' 'RoundKey_5_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 221 [2/2] (1.42ns)   --->   "%RoundKey_5_load_2 = load i8* %RoundKey_5_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 221 'load' 'RoundKey_5_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_2 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 222 'getelementptr' 'RoundKey_6_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 223 [2/2] (1.42ns)   --->   "%RoundKey_6_load_2 = load i8* %RoundKey_6_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 223 'load' 'RoundKey_6_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_2 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 224 'getelementptr' 'RoundKey_7_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 225 [2/2] (1.42ns)   --->   "%RoundKey_7_load_2 = load i8* %RoundKey_7_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 225 'load' 'RoundKey_7_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_2 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 226 'getelementptr' 'RoundKey_8_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 227 [2/2] (1.42ns)   --->   "%RoundKey_8_load_2 = load i8* %RoundKey_8_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 227 'load' 'RoundKey_8_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_2 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 228 'getelementptr' 'RoundKey_9_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 229 [2/2] (1.42ns)   --->   "%RoundKey_9_load_2 = load i8* %RoundKey_9_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 229 'load' 'RoundKey_9_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_2 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 230 'getelementptr' 'RoundKey_10_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 231 [2/2] (1.42ns)   --->   "%RoundKey_10_load_2 = load i8* %RoundKey_10_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 231 'load' 'RoundKey_10_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_2 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 232 'getelementptr' 'RoundKey_11_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 233 [2/2] (1.42ns)   --->   "%RoundKey_11_load_2 = load i8* %RoundKey_11_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 233 'load' 'RoundKey_11_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_2 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 234 'getelementptr' 'RoundKey_12_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 235 [2/2] (1.42ns)   --->   "%RoundKey_12_load_2 = load i8* %RoundKey_12_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 235 'load' 'RoundKey_12_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_2 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 236 'getelementptr' 'RoundKey_13_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 237 [2/2] (1.42ns)   --->   "%RoundKey_13_load_2 = load i8* %RoundKey_13_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 237 'load' 'RoundKey_13_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_2 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 238 'getelementptr' 'RoundKey_14_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 239 [2/2] (1.42ns)   --->   "%RoundKey_14_load_2 = load i8* %RoundKey_14_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 239 'load' 'RoundKey_14_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_2 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 %zext_ln240" [aes.c:240->aes.c:478]   --->   Operation 240 'getelementptr' 'RoundKey_15_addr_2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_4 : Operation 241 [2/2] (1.42ns)   --->   "%RoundKey_15_load_2 = load i8* %RoundKey_15_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 241 'load' 'RoundKey_15_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 5 <SV = 4> <Delay = 8.34>
ST_5 : Operation 242 [1/2] (1.42ns)   --->   "%RoundKey_0_load_2 = load i8* %RoundKey_0_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 242 'load' 'RoundKey_0_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 243 [1/1] (0.66ns)   --->   "%xor_ln240_32 = xor i8 %RoundKey_0_load_2, %state_load_17_0_0" [aes.c:240->aes.c:478]   --->   Operation 243 'xor' 'xor_ln240_32' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/2] (1.42ns)   --->   "%RoundKey_1_load_2 = load i8* %RoundKey_1_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 244 'load' 'RoundKey_1_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 245 [1/1] (0.66ns)   --->   "%xor_ln240_33 = xor i8 %RoundKey_1_load_2, %state_load_17_0_1" [aes.c:240->aes.c:478]   --->   Operation 245 'xor' 'xor_ln240_33' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/2] (1.42ns)   --->   "%RoundKey_2_load_2 = load i8* %RoundKey_2_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 246 'load' 'RoundKey_2_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 247 [1/1] (0.66ns)   --->   "%xor_ln240_34 = xor i8 %RoundKey_2_load_2, %state_load_17_0_2" [aes.c:240->aes.c:478]   --->   Operation 247 'xor' 'xor_ln240_34' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/2] (1.42ns)   --->   "%RoundKey_3_load_2 = load i8* %RoundKey_3_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 248 'load' 'RoundKey_3_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 249 [1/1] (0.66ns)   --->   "%xor_ln240_35 = xor i8 %RoundKey_3_load_2, %state_load_17_0_3" [aes.c:240->aes.c:478]   --->   Operation 249 'xor' 'xor_ln240_35' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/2] (1.42ns)   --->   "%RoundKey_4_load_2 = load i8* %RoundKey_4_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 250 'load' 'RoundKey_4_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 251 [1/1] (0.66ns)   --->   "%xor_ln240_36 = xor i8 %RoundKey_4_load_2, %state_load_17_1_0" [aes.c:240->aes.c:478]   --->   Operation 251 'xor' 'xor_ln240_36' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/2] (1.42ns)   --->   "%RoundKey_5_load_2 = load i8* %RoundKey_5_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 252 'load' 'RoundKey_5_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 253 [1/1] (0.66ns)   --->   "%xor_ln240_37 = xor i8 %RoundKey_5_load_2, %state_load_17_1_1" [aes.c:240->aes.c:478]   --->   Operation 253 'xor' 'xor_ln240_37' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/2] (1.42ns)   --->   "%RoundKey_6_load_2 = load i8* %RoundKey_6_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 254 'load' 'RoundKey_6_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 255 [1/1] (0.66ns)   --->   "%xor_ln240_38 = xor i8 %RoundKey_6_load_2, %state_load_17_1_2" [aes.c:240->aes.c:478]   --->   Operation 255 'xor' 'xor_ln240_38' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/2] (1.42ns)   --->   "%RoundKey_7_load_2 = load i8* %RoundKey_7_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 256 'load' 'RoundKey_7_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 257 [1/1] (0.66ns)   --->   "%xor_ln240_39 = xor i8 %RoundKey_7_load_2, %state_load_17_1_3" [aes.c:240->aes.c:478]   --->   Operation 257 'xor' 'xor_ln240_39' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/2] (1.42ns)   --->   "%RoundKey_8_load_2 = load i8* %RoundKey_8_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 258 'load' 'RoundKey_8_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 259 [1/2] (1.42ns)   --->   "%RoundKey_9_load_2 = load i8* %RoundKey_9_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 259 'load' 'RoundKey_9_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 260 [1/2] (1.42ns)   --->   "%RoundKey_10_load_2 = load i8* %RoundKey_10_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 260 'load' 'RoundKey_10_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 261 [1/2] (1.42ns)   --->   "%RoundKey_11_load_2 = load i8* %RoundKey_11_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 261 'load' 'RoundKey_11_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 262 [1/2] (1.42ns)   --->   "%RoundKey_12_load_2 = load i8* %RoundKey_12_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 262 'load' 'RoundKey_12_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 263 [1/2] (1.42ns)   --->   "%RoundKey_13_load_2 = load i8* %RoundKey_13_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 263 'load' 'RoundKey_13_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 264 [1/2] (1.42ns)   --->   "%RoundKey_14_load_2 = load i8* %RoundKey_14_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 264 'load' 'RoundKey_14_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 265 [1/2] (1.42ns)   --->   "%RoundKey_15_load_2 = load i8* %RoundKey_15_addr_2, align 1" [aes.c:240->aes.c:478]   --->   Operation 265 'load' 'RoundKey_15_load_2' <Predicate = (!icmp_ln475)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 266 [1/1] (0.75ns)   --->   "%tmp1 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_32) nounwind" [aes.c:368->aes.c:479]   --->   Operation 266 'call' 'tmp1' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 267 [1/1] (0.75ns)   --->   "%tmp_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp1) nounwind" [aes.c:368->aes.c:479]   --->   Operation 267 'call' 'tmp_2' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 268 [1/1] (0.75ns)   --->   "%tmp_5 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_2) nounwind" [aes.c:368->aes.c:479]   --->   Operation 268 'call' 'tmp_5' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 269 [1/1] (0.75ns)   --->   "%tmp_6 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_33) nounwind" [aes.c:368->aes.c:479]   --->   Operation 269 'call' 'tmp_6' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 270 [1/1] (0.75ns)   --->   "%tmp_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_6) nounwind" [aes.c:368->aes.c:479]   --->   Operation 270 'call' 'tmp_3' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 271 [1/1] (0.75ns)   --->   "%tmp_s = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_3) nounwind" [aes.c:368->aes.c:479]   --->   Operation 271 'call' 'tmp_s' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 272 [1/1] (0.75ns)   --->   "%tmp_4 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_34) nounwind" [aes.c:368->aes.c:479]   --->   Operation 272 'call' 'tmp_4' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 273 [1/1] (0.75ns)   --->   "%tmp_11 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_4) nounwind" [aes.c:368->aes.c:479]   --->   Operation 273 'call' 'tmp_11' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 274 [1/1] (0.75ns)   --->   "%tmp_14 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_11) nounwind" [aes.c:368->aes.c:479]   --->   Operation 274 'call' 'tmp_14' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 275 [1/1] (0.75ns)   --->   "%tmp_7 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_35) nounwind" [aes.c:368->aes.c:479]   --->   Operation 275 'call' 'tmp_7' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 276 [1/1] (0.75ns)   --->   "%tmp_8 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_7) nounwind" [aes.c:368->aes.c:479]   --->   Operation 276 'call' 'tmp_8' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 277 [1/1] (0.75ns)   --->   "%tmp_18 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_8) nounwind" [aes.c:368->aes.c:479]   --->   Operation 277 'call' 'tmp_18' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_3)   --->   "%xor_ln368 = xor i8 %xor_ln240_34, %xor_ln240_33" [aes.c:368->aes.c:479]   --->   Operation 278 'xor' 'xor_ln368' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_3)   --->   "%xor_ln368_1 = xor i8 %tmp1, %tmp_2" [aes.c:368->aes.c:479]   --->   Operation 279 'xor' 'xor_ln368_1' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_3)   --->   "%xor_ln368_2 = xor i8 %xor_ln368_1, %xor_ln240_35" [aes.c:368->aes.c:479]   --->   Operation 280 'xor' 'xor_ln368_2' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_3 = xor i8 %xor_ln368_2, %xor_ln368" [aes.c:368->aes.c:479]   --->   Operation 281 'xor' 'xor_ln368_3' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_8)   --->   "%xor_ln368_4 = xor i8 %tmp_6, %tmp_s" [aes.c:368->aes.c:479]   --->   Operation 282 'xor' 'xor_ln368_4' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_8)   --->   "%xor_ln368_5 = xor i8 %xor_ln368_4, %tmp_5" [aes.c:368->aes.c:479]   --->   Operation 283 'xor' 'xor_ln368_5' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_8)   --->   "%xor_ln368_6 = xor i8 %tmp_14, %tmp_18" [aes.c:368->aes.c:479]   --->   Operation 284 'xor' 'xor_ln368_6' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_8)   --->   "%xor_ln368_7 = xor i8 %xor_ln368_6, %tmp_11" [aes.c:368->aes.c:479]   --->   Operation 285 'xor' 'xor_ln368_7' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_8 = xor i8 %xor_ln368_7, %xor_ln368_5" [aes.c:368->aes.c:479]   --->   Operation 286 'xor' 'xor_ln368_8' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_9 = xor i8 %xor_ln368_8, %xor_ln368_3" [aes.c:368->aes.c:479]   --->   Operation 287 'xor' 'xor_ln368_9' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_3)   --->   "%xor_ln369 = xor i8 %xor_ln240_34, %xor_ln240_32" [aes.c:369->aes.c:479]   --->   Operation 288 'xor' 'xor_ln369' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_3)   --->   "%xor_ln369_1 = xor i8 %tmp_5, %tmp_6" [aes.c:369->aes.c:479]   --->   Operation 289 'xor' 'xor_ln369_1' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_3)   --->   "%xor_ln369_2 = xor i8 %xor_ln369_1, %xor_ln240_35" [aes.c:369->aes.c:479]   --->   Operation 290 'xor' 'xor_ln369_2' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln369_3 = xor i8 %xor_ln369_2, %xor_ln369" [aes.c:369->aes.c:479]   --->   Operation 291 'xor' 'xor_ln369_3' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_9)   --->   "%xor_ln369_4 = xor i8 %tmp_s, %tmp_4" [aes.c:369->aes.c:479]   --->   Operation 292 'xor' 'xor_ln369_4' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_9)   --->   "%xor_ln369_5 = xor i8 %xor_ln369_4, %tmp_3" [aes.c:369->aes.c:479]   --->   Operation 293 'xor' 'xor_ln369_5' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.66ns)   --->   "%xor_ln369_6 = xor i8 %tmp_8, %tmp_18" [aes.c:369->aes.c:479]   --->   Operation 294 'xor' 'xor_ln369_6' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_9)   --->   "%xor_ln369_7 = xor i8 %xor_ln369_6, %tmp_14" [aes.c:369->aes.c:479]   --->   Operation 295 'xor' 'xor_ln369_7' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_9)   --->   "%xor_ln369_8 = xor i8 %xor_ln369_7, %xor_ln369_5" [aes.c:369->aes.c:479]   --->   Operation 296 'xor' 'xor_ln369_8' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln369_9 = xor i8 %xor_ln369_8, %xor_ln369_3" [aes.c:369->aes.c:479]   --->   Operation 297 'xor' 'xor_ln369_9' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.66ns)   --->   "%xor_ln370 = xor i8 %xor_ln240_33, %xor_ln240_32" [aes.c:370->aes.c:479]   --->   Operation 298 'xor' 'xor_ln370' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_4)   --->   "%xor_ln370_1 = xor i8 %xor_ln240_35, %xor_ln370" [aes.c:370->aes.c:479]   --->   Operation 299 'xor' 'xor_ln370_1' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_4)   --->   "%xor_ln370_2 = xor i8 %tmp_5, %tmp_s" [aes.c:370->aes.c:479]   --->   Operation 300 'xor' 'xor_ln370_2' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_4)   --->   "%xor_ln370_3 = xor i8 %xor_ln370_2, %tmp_2" [aes.c:370->aes.c:479]   --->   Operation 301 'xor' 'xor_ln370_3' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln370_4 = xor i8 %xor_ln370_3, %xor_ln370_1" [aes.c:370->aes.c:479]   --->   Operation 302 'xor' 'xor_ln370_4' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%xor_ln370_5 = xor i8 %tmp_4, %tmp_11" [aes.c:370->aes.c:479]   --->   Operation 303 'xor' 'xor_ln370_5' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%xor_ln370_6 = xor i8 %tmp_7, %tmp_18" [aes.c:370->aes.c:479]   --->   Operation 304 'xor' 'xor_ln370_6' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%xor_ln370_7 = xor i8 %xor_ln370_6, %tmp_14" [aes.c:370->aes.c:479]   --->   Operation 305 'xor' 'xor_ln370_7' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%xor_ln370_8 = xor i8 %xor_ln370_7, %xor_ln370_5" [aes.c:370->aes.c:479]   --->   Operation 306 'xor' 'xor_ln370_8' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_5 = xor i8 %xor_ln370_8, %xor_ln370_4" [aes.c:370->aes.c:479]   --->   Operation 307 'xor' 'temp_5' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_3)   --->   "%xor_ln371 = xor i8 %xor_ln240_34, %xor_ln370" [aes.c:371->aes.c:479]   --->   Operation 308 'xor' 'xor_ln371' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_3)   --->   "%xor_ln371_1 = xor i8 %tmp_5, %tmp_3" [aes.c:371->aes.c:479]   --->   Operation 309 'xor' 'xor_ln371_1' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_3)   --->   "%xor_ln371_2 = xor i8 %xor_ln371_1, %tmp1" [aes.c:371->aes.c:479]   --->   Operation 310 'xor' 'xor_ln371_2' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln371_3 = xor i8 %xor_ln371_2, %xor_ln371" [aes.c:371->aes.c:479]   --->   Operation 311 'xor' 'xor_ln371_3' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node temp_7)   --->   "%xor_ln371_4 = xor i8 %tmp_s, %tmp_14" [aes.c:371->aes.c:479]   --->   Operation 312 'xor' 'xor_ln371_4' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node temp_7)   --->   "%xor_ln371_5 = xor i8 %xor_ln369_6, %tmp_7" [aes.c:371->aes.c:479]   --->   Operation 313 'xor' 'xor_ln371_5' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node temp_7)   --->   "%xor_ln371_6 = xor i8 %xor_ln371_5, %xor_ln371_4" [aes.c:371->aes.c:479]   --->   Operation 314 'xor' 'xor_ln371_6' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_7 = xor i8 %xor_ln371_6, %xor_ln371_3" [aes.c:371->aes.c:479]   --->   Operation 315 'xor' 'temp_7' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.75ns)   --->   "%tmp_1 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_36) nounwind" [aes.c:368->aes.c:479]   --->   Operation 316 'call' 'tmp_1' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 317 [1/1] (0.75ns)   --->   "%tmp_2_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_1) nounwind" [aes.c:368->aes.c:479]   --->   Operation 317 'call' 'tmp_2_1' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 318 [1/1] (0.75ns)   --->   "%tmp_5_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_2_1) nounwind" [aes.c:368->aes.c:479]   --->   Operation 318 'call' 'tmp_5_1' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 319 [1/1] (0.75ns)   --->   "%tmp_6_1 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_37) nounwind" [aes.c:368->aes.c:479]   --->   Operation 319 'call' 'tmp_6_1' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 320 [1/1] (0.75ns)   --->   "%tmp_9 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_6_1) nounwind" [aes.c:368->aes.c:479]   --->   Operation 320 'call' 'tmp_9' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 321 [1/1] (0.75ns)   --->   "%tmp_1_5 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_9) nounwind" [aes.c:368->aes.c:479]   --->   Operation 321 'call' 'tmp_1_5' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 322 [1/1] (0.75ns)   --->   "%tmp_10 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_38) nounwind" [aes.c:368->aes.c:479]   --->   Operation 322 'call' 'tmp_10' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 323 [1/1] (0.75ns)   --->   "%tmp_11_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_10) nounwind" [aes.c:368->aes.c:479]   --->   Operation 323 'call' 'tmp_11_1' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 324 [1/1] (0.75ns)   --->   "%tmp_14_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_11_1) nounwind" [aes.c:368->aes.c:479]   --->   Operation 324 'call' 'tmp_14_1' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 325 [1/1] (0.75ns)   --->   "%tmp_12 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_39) nounwind" [aes.c:368->aes.c:479]   --->   Operation 325 'call' 'tmp_12' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 326 [1/1] (0.75ns)   --->   "%tmp_13 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_12) nounwind" [aes.c:368->aes.c:479]   --->   Operation 326 'call' 'tmp_13' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 327 [1/1] (0.75ns)   --->   "%tmp_18_1 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_13) nounwind" [aes.c:368->aes.c:479]   --->   Operation 327 'call' 'tmp_18_1' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_13)   --->   "%xor_ln368_10 = xor i8 %xor_ln240_38, %xor_ln240_37" [aes.c:368->aes.c:479]   --->   Operation 328 'xor' 'xor_ln368_10' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_13)   --->   "%xor_ln368_11 = xor i8 %tmp_1, %tmp_2_1" [aes.c:368->aes.c:479]   --->   Operation 329 'xor' 'xor_ln368_11' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_13)   --->   "%xor_ln368_12 = xor i8 %xor_ln368_11, %xor_ln240_39" [aes.c:368->aes.c:479]   --->   Operation 330 'xor' 'xor_ln368_12' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_13 = xor i8 %xor_ln368_12, %xor_ln368_10" [aes.c:368->aes.c:479]   --->   Operation 331 'xor' 'xor_ln368_13' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_18)   --->   "%xor_ln368_14 = xor i8 %tmp_6_1, %tmp_1_5" [aes.c:368->aes.c:479]   --->   Operation 332 'xor' 'xor_ln368_14' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_18)   --->   "%xor_ln368_15 = xor i8 %xor_ln368_14, %tmp_5_1" [aes.c:368->aes.c:479]   --->   Operation 333 'xor' 'xor_ln368_15' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_18)   --->   "%xor_ln368_16 = xor i8 %tmp_14_1, %tmp_18_1" [aes.c:368->aes.c:479]   --->   Operation 334 'xor' 'xor_ln368_16' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_18)   --->   "%xor_ln368_17 = xor i8 %xor_ln368_16, %tmp_11_1" [aes.c:368->aes.c:479]   --->   Operation 335 'xor' 'xor_ln368_17' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_18 = xor i8 %xor_ln368_17, %xor_ln368_15" [aes.c:368->aes.c:479]   --->   Operation 336 'xor' 'xor_ln368_18' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_19 = xor i8 %xor_ln368_18, %xor_ln368_13" [aes.c:368->aes.c:479]   --->   Operation 337 'xor' 'xor_ln368_19' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_13)   --->   "%xor_ln369_10 = xor i8 %xor_ln240_38, %xor_ln240_36" [aes.c:369->aes.c:479]   --->   Operation 338 'xor' 'xor_ln369_10' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_13)   --->   "%xor_ln369_11 = xor i8 %tmp_5_1, %tmp_6_1" [aes.c:369->aes.c:479]   --->   Operation 339 'xor' 'xor_ln369_11' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_13)   --->   "%xor_ln369_12 = xor i8 %xor_ln369_11, %xor_ln240_39" [aes.c:369->aes.c:479]   --->   Operation 340 'xor' 'xor_ln369_12' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln369_13 = xor i8 %xor_ln369_12, %xor_ln369_10" [aes.c:369->aes.c:479]   --->   Operation 341 'xor' 'xor_ln369_13' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_19)   --->   "%xor_ln369_14 = xor i8 %tmp_1_5, %tmp_10" [aes.c:369->aes.c:479]   --->   Operation 342 'xor' 'xor_ln369_14' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_19)   --->   "%xor_ln369_15 = xor i8 %xor_ln369_14, %tmp_9" [aes.c:369->aes.c:479]   --->   Operation 343 'xor' 'xor_ln369_15' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.66ns)   --->   "%xor_ln369_16 = xor i8 %tmp_13, %tmp_18_1" [aes.c:369->aes.c:479]   --->   Operation 344 'xor' 'xor_ln369_16' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_19)   --->   "%xor_ln369_17 = xor i8 %xor_ln369_16, %tmp_14_1" [aes.c:369->aes.c:479]   --->   Operation 345 'xor' 'xor_ln369_17' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_19)   --->   "%xor_ln369_18 = xor i8 %xor_ln369_17, %xor_ln369_15" [aes.c:369->aes.c:479]   --->   Operation 346 'xor' 'xor_ln369_18' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln369_19 = xor i8 %xor_ln369_18, %xor_ln369_13" [aes.c:369->aes.c:479]   --->   Operation 347 'xor' 'xor_ln369_19' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.66ns)   --->   "%xor_ln370_10 = xor i8 %xor_ln240_37, %xor_ln240_36" [aes.c:370->aes.c:479]   --->   Operation 348 'xor' 'xor_ln370_10' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_14)   --->   "%xor_ln370_11 = xor i8 %xor_ln240_39, %xor_ln370_10" [aes.c:370->aes.c:479]   --->   Operation 349 'xor' 'xor_ln370_11' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_14)   --->   "%xor_ln370_12 = xor i8 %tmp_5_1, %tmp_1_5" [aes.c:370->aes.c:479]   --->   Operation 350 'xor' 'xor_ln370_12' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_14)   --->   "%xor_ln370_13 = xor i8 %xor_ln370_12, %tmp_2_1" [aes.c:370->aes.c:479]   --->   Operation 351 'xor' 'xor_ln370_13' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln370_14 = xor i8 %xor_ln370_13, %xor_ln370_11" [aes.c:370->aes.c:479]   --->   Operation 352 'xor' 'xor_ln370_14' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node temp_6)   --->   "%xor_ln370_15 = xor i8 %tmp_10, %tmp_11_1" [aes.c:370->aes.c:479]   --->   Operation 353 'xor' 'xor_ln370_15' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node temp_6)   --->   "%xor_ln370_16 = xor i8 %tmp_12, %tmp_18_1" [aes.c:370->aes.c:479]   --->   Operation 354 'xor' 'xor_ln370_16' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node temp_6)   --->   "%xor_ln370_17 = xor i8 %xor_ln370_16, %tmp_14_1" [aes.c:370->aes.c:479]   --->   Operation 355 'xor' 'xor_ln370_17' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node temp_6)   --->   "%xor_ln370_18 = xor i8 %xor_ln370_17, %xor_ln370_15" [aes.c:370->aes.c:479]   --->   Operation 356 'xor' 'xor_ln370_18' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_6 = xor i8 %xor_ln370_18, %xor_ln370_14" [aes.c:370->aes.c:479]   --->   Operation 357 'xor' 'temp_6' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_11)   --->   "%xor_ln371_8 = xor i8 %xor_ln240_38, %xor_ln370_10" [aes.c:371->aes.c:479]   --->   Operation 358 'xor' 'xor_ln371_8' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_11)   --->   "%xor_ln371_9 = xor i8 %tmp_5_1, %tmp_9" [aes.c:371->aes.c:479]   --->   Operation 359 'xor' 'xor_ln371_9' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_11)   --->   "%xor_ln371_10 = xor i8 %xor_ln371_9, %tmp_1" [aes.c:371->aes.c:479]   --->   Operation 360 'xor' 'xor_ln371_10' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln371_11 = xor i8 %xor_ln371_10, %xor_ln371_8" [aes.c:371->aes.c:479]   --->   Operation 361 'xor' 'xor_ln371_11' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_15)   --->   "%xor_ln371_12 = xor i8 %tmp_1_5, %tmp_14_1" [aes.c:371->aes.c:479]   --->   Operation 362 'xor' 'xor_ln371_12' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_15)   --->   "%xor_ln371_13 = xor i8 %xor_ln369_16, %tmp_12" [aes.c:371->aes.c:479]   --->   Operation 363 'xor' 'xor_ln371_13' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_15)   --->   "%xor_ln371_14 = xor i8 %xor_ln371_13, %xor_ln371_12" [aes.c:371->aes.c:479]   --->   Operation 364 'xor' 'xor_ln371_14' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln371_15 = xor i8 %xor_ln371_14, %xor_ln371_11" [aes.c:371->aes.c:479]   --->   Operation 365 'xor' 'xor_ln371_15' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln388_16 = zext i8 %xor_ln368_9 to i64" [aes.c:388->aes.c:481]   --->   Operation 366 'zext' 'zext_ln388_16' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%rsbox_addr_16 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_16" [aes.c:388->aes.c:481]   --->   Operation 367 'getelementptr' 'rsbox_addr_16' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 368 [2/2] (2.66ns)   --->   "%rsbox_load_16 = load i8* %rsbox_addr_16, align 1" [aes.c:388->aes.c:481]   --->   Operation 368 'load' 'rsbox_load_16' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln388_19 = zext i8 %xor_ln371_15 to i64" [aes.c:388->aes.c:481]   --->   Operation 369 'zext' 'zext_ln388_19' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%rsbox_addr_19 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_19" [aes.c:388->aes.c:481]   --->   Operation 370 'getelementptr' 'rsbox_addr_19' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 371 [2/2] (2.66ns)   --->   "%rsbox_load_19 = load i8* %rsbox_addr_19, align 1" [aes.c:388->aes.c:481]   --->   Operation 371 'load' 'rsbox_load_19' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln388_20 = zext i8 %xor_ln368_19 to i64" [aes.c:388->aes.c:481]   --->   Operation 372 'zext' 'zext_ln388_20' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%rsbox_addr_20 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_20" [aes.c:388->aes.c:481]   --->   Operation 373 'getelementptr' 'rsbox_addr_20' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 374 [2/2] (2.66ns)   --->   "%rsbox_load_20 = load i8* %rsbox_addr_20, align 1" [aes.c:388->aes.c:481]   --->   Operation 374 'load' 'rsbox_load_20' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln388_21 = zext i8 %xor_ln369_9 to i64" [aes.c:388->aes.c:481]   --->   Operation 375 'zext' 'zext_ln388_21' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%rsbox_addr_21 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_21" [aes.c:388->aes.c:481]   --->   Operation 376 'getelementptr' 'rsbox_addr_21' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 377 [2/2] (2.66ns)   --->   "%rsbox_load_21 = load i8* %rsbox_addr_21, align 1" [aes.c:388->aes.c:481]   --->   Operation 377 'load' 'rsbox_load_21' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln388_25 = zext i8 %xor_ln369_19 to i64" [aes.c:388->aes.c:481]   --->   Operation 378 'zext' 'zext_ln388_25' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%rsbox_addr_25 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_25" [aes.c:388->aes.c:481]   --->   Operation 379 'getelementptr' 'rsbox_addr_25' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 380 [2/2] (2.66ns)   --->   "%rsbox_load_25 = load i8* %rsbox_addr_25, align 1" [aes.c:388->aes.c:481]   --->   Operation 380 'load' 'rsbox_load_25' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln388_26 = zext i8 %temp_5 to i64" [aes.c:388->aes.c:481]   --->   Operation 381 'zext' 'zext_ln388_26' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%rsbox_addr_26 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_26" [aes.c:388->aes.c:481]   --->   Operation 382 'getelementptr' 'rsbox_addr_26' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 383 [2/2] (2.66ns)   --->   "%rsbox_load_26 = load i8* %rsbox_addr_26, align 1" [aes.c:388->aes.c:481]   --->   Operation 383 'load' 'rsbox_load_26' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 384 [1/1] (0.66ns)   --->   "%xor_ln240_40 = xor i8 %RoundKey_8_load_2, %state_load_17_2_0" [aes.c:240->aes.c:478]   --->   Operation 384 'xor' 'xor_ln240_40' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.66ns)   --->   "%xor_ln240_41 = xor i8 %RoundKey_9_load_2, %state_load_17_2_1" [aes.c:240->aes.c:478]   --->   Operation 385 'xor' 'xor_ln240_41' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.66ns)   --->   "%xor_ln240_42 = xor i8 %RoundKey_10_load_2, %state_load_17_2_2" [aes.c:240->aes.c:478]   --->   Operation 386 'xor' 'xor_ln240_42' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.66ns)   --->   "%xor_ln240_43 = xor i8 %RoundKey_11_load_2, %state_load_17_2_3" [aes.c:240->aes.c:478]   --->   Operation 387 'xor' 'xor_ln240_43' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.66ns)   --->   "%xor_ln240_44 = xor i8 %RoundKey_12_load_2, %state_load_17_3_0" [aes.c:240->aes.c:478]   --->   Operation 388 'xor' 'xor_ln240_44' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.66ns)   --->   "%xor_ln240_45 = xor i8 %RoundKey_13_load_2, %state_load_17_3_1" [aes.c:240->aes.c:478]   --->   Operation 389 'xor' 'xor_ln240_45' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.66ns)   --->   "%xor_ln240_46 = xor i8 %RoundKey_14_load_2, %state_load_17_3_2" [aes.c:240->aes.c:478]   --->   Operation 390 'xor' 'xor_ln240_46' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.66ns)   --->   "%xor_ln240_47 = xor i8 %RoundKey_15_load_2, %state_load_17_3_3" [aes.c:240->aes.c:478]   --->   Operation 391 'xor' 'xor_ln240_47' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.75ns)   --->   "%tmp_15 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_40) nounwind" [aes.c:368->aes.c:479]   --->   Operation 392 'call' 'tmp_15' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 393 [1/1] (0.75ns)   --->   "%tmp_2_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_15) nounwind" [aes.c:368->aes.c:479]   --->   Operation 393 'call' 'tmp_2_2' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 394 [1/1] (0.75ns)   --->   "%tmp_5_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_2_2) nounwind" [aes.c:368->aes.c:479]   --->   Operation 394 'call' 'tmp_5_2' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 395 [1/1] (0.75ns)   --->   "%tmp_6_2 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_41) nounwind" [aes.c:368->aes.c:479]   --->   Operation 395 'call' 'tmp_6_2' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 396 [1/1] (0.75ns)   --->   "%tmp_16 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_6_2) nounwind" [aes.c:368->aes.c:479]   --->   Operation 396 'call' 'tmp_16' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 397 [1/1] (0.75ns)   --->   "%tmp_2_6 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_16) nounwind" [aes.c:368->aes.c:479]   --->   Operation 397 'call' 'tmp_2_6' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 398 [1/1] (0.75ns)   --->   "%tmp_17 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_42) nounwind" [aes.c:368->aes.c:479]   --->   Operation 398 'call' 'tmp_17' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 399 [1/1] (0.75ns)   --->   "%tmp_11_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_17) nounwind" [aes.c:368->aes.c:479]   --->   Operation 399 'call' 'tmp_11_2' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 400 [1/1] (0.75ns)   --->   "%tmp_14_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_11_2) nounwind" [aes.c:368->aes.c:479]   --->   Operation 400 'call' 'tmp_14_2' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 401 [1/1] (0.75ns)   --->   "%tmp_19 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_43) nounwind" [aes.c:368->aes.c:479]   --->   Operation 401 'call' 'tmp_19' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 402 [1/1] (0.75ns)   --->   "%tmp_20 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_19) nounwind" [aes.c:368->aes.c:479]   --->   Operation 402 'call' 'tmp_20' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 403 [1/1] (0.75ns)   --->   "%tmp_18_2 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_20) nounwind" [aes.c:368->aes.c:479]   --->   Operation 403 'call' 'tmp_18_2' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_23)   --->   "%xor_ln368_20 = xor i8 %xor_ln240_42, %xor_ln240_41" [aes.c:368->aes.c:479]   --->   Operation 404 'xor' 'xor_ln368_20' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_23)   --->   "%xor_ln368_21 = xor i8 %tmp_15, %tmp_2_2" [aes.c:368->aes.c:479]   --->   Operation 405 'xor' 'xor_ln368_21' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_23)   --->   "%xor_ln368_22 = xor i8 %xor_ln368_21, %xor_ln240_43" [aes.c:368->aes.c:479]   --->   Operation 406 'xor' 'xor_ln368_22' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_23 = xor i8 %xor_ln368_22, %xor_ln368_20" [aes.c:368->aes.c:479]   --->   Operation 407 'xor' 'xor_ln368_23' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_28)   --->   "%xor_ln368_24 = xor i8 %tmp_6_2, %tmp_2_6" [aes.c:368->aes.c:479]   --->   Operation 408 'xor' 'xor_ln368_24' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_28)   --->   "%xor_ln368_25 = xor i8 %xor_ln368_24, %tmp_5_2" [aes.c:368->aes.c:479]   --->   Operation 409 'xor' 'xor_ln368_25' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_28)   --->   "%xor_ln368_26 = xor i8 %tmp_14_2, %tmp_18_2" [aes.c:368->aes.c:479]   --->   Operation 410 'xor' 'xor_ln368_26' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_28)   --->   "%xor_ln368_27 = xor i8 %xor_ln368_26, %tmp_11_2" [aes.c:368->aes.c:479]   --->   Operation 411 'xor' 'xor_ln368_27' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_28 = xor i8 %xor_ln368_27, %xor_ln368_25" [aes.c:368->aes.c:479]   --->   Operation 412 'xor' 'xor_ln368_28' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 413 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_29 = xor i8 %xor_ln368_28, %xor_ln368_23" [aes.c:368->aes.c:479]   --->   Operation 413 'xor' 'xor_ln368_29' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_23)   --->   "%xor_ln369_20 = xor i8 %xor_ln240_42, %xor_ln240_40" [aes.c:369->aes.c:479]   --->   Operation 414 'xor' 'xor_ln369_20' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_23)   --->   "%xor_ln369_21 = xor i8 %tmp_5_2, %tmp_6_2" [aes.c:369->aes.c:479]   --->   Operation 415 'xor' 'xor_ln369_21' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_23)   --->   "%xor_ln369_22 = xor i8 %xor_ln369_21, %xor_ln240_43" [aes.c:369->aes.c:479]   --->   Operation 416 'xor' 'xor_ln369_22' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln369_23 = xor i8 %xor_ln369_22, %xor_ln369_20" [aes.c:369->aes.c:479]   --->   Operation 417 'xor' 'xor_ln369_23' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_29)   --->   "%xor_ln369_24 = xor i8 %tmp_2_6, %tmp_17" [aes.c:369->aes.c:479]   --->   Operation 418 'xor' 'xor_ln369_24' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_29)   --->   "%xor_ln369_25 = xor i8 %xor_ln369_24, %tmp_16" [aes.c:369->aes.c:479]   --->   Operation 419 'xor' 'xor_ln369_25' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.66ns)   --->   "%xor_ln369_26 = xor i8 %tmp_20, %tmp_18_2" [aes.c:369->aes.c:479]   --->   Operation 420 'xor' 'xor_ln369_26' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_29)   --->   "%xor_ln369_27 = xor i8 %xor_ln369_26, %tmp_14_2" [aes.c:369->aes.c:479]   --->   Operation 421 'xor' 'xor_ln369_27' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_29)   --->   "%xor_ln369_28 = xor i8 %xor_ln369_27, %xor_ln369_25" [aes.c:369->aes.c:479]   --->   Operation 422 'xor' 'xor_ln369_28' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln369_29 = xor i8 %xor_ln369_28, %xor_ln369_23" [aes.c:369->aes.c:479]   --->   Operation 423 'xor' 'xor_ln369_29' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.66ns)   --->   "%xor_ln370_20 = xor i8 %xor_ln240_41, %xor_ln240_40" [aes.c:370->aes.c:479]   --->   Operation 424 'xor' 'xor_ln370_20' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_24)   --->   "%xor_ln370_21 = xor i8 %xor_ln240_43, %xor_ln370_20" [aes.c:370->aes.c:479]   --->   Operation 425 'xor' 'xor_ln370_21' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_24)   --->   "%xor_ln370_22 = xor i8 %tmp_5_2, %tmp_2_6" [aes.c:370->aes.c:479]   --->   Operation 426 'xor' 'xor_ln370_22' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_24)   --->   "%xor_ln370_23 = xor i8 %xor_ln370_22, %tmp_2_2" [aes.c:370->aes.c:479]   --->   Operation 427 'xor' 'xor_ln370_23' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln370_24 = xor i8 %xor_ln370_23, %xor_ln370_21" [aes.c:370->aes.c:479]   --->   Operation 428 'xor' 'xor_ln370_24' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_29)   --->   "%xor_ln370_25 = xor i8 %tmp_17, %tmp_11_2" [aes.c:370->aes.c:479]   --->   Operation 429 'xor' 'xor_ln370_25' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_29)   --->   "%xor_ln370_26 = xor i8 %tmp_19, %tmp_18_2" [aes.c:370->aes.c:479]   --->   Operation 430 'xor' 'xor_ln370_26' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_29)   --->   "%xor_ln370_27 = xor i8 %xor_ln370_26, %tmp_14_2" [aes.c:370->aes.c:479]   --->   Operation 431 'xor' 'xor_ln370_27' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_29)   --->   "%xor_ln370_28 = xor i8 %xor_ln370_27, %xor_ln370_25" [aes.c:370->aes.c:479]   --->   Operation 432 'xor' 'xor_ln370_28' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln370_29 = xor i8 %xor_ln370_28, %xor_ln370_24" [aes.c:370->aes.c:479]   --->   Operation 433 'xor' 'xor_ln370_29' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_19)   --->   "%xor_ln371_16 = xor i8 %xor_ln240_42, %xor_ln370_20" [aes.c:371->aes.c:479]   --->   Operation 434 'xor' 'xor_ln371_16' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_19)   --->   "%xor_ln371_17 = xor i8 %tmp_5_2, %tmp_16" [aes.c:371->aes.c:479]   --->   Operation 435 'xor' 'xor_ln371_17' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_19)   --->   "%xor_ln371_18 = xor i8 %xor_ln371_17, %tmp_15" [aes.c:371->aes.c:479]   --->   Operation 436 'xor' 'xor_ln371_18' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln371_19 = xor i8 %xor_ln371_18, %xor_ln371_16" [aes.c:371->aes.c:479]   --->   Operation 437 'xor' 'xor_ln371_19' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_23)   --->   "%xor_ln371_20 = xor i8 %tmp_2_6, %tmp_14_2" [aes.c:371->aes.c:479]   --->   Operation 438 'xor' 'xor_ln371_20' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_23)   --->   "%xor_ln371_21 = xor i8 %xor_ln369_26, %tmp_19" [aes.c:371->aes.c:479]   --->   Operation 439 'xor' 'xor_ln371_21' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_23)   --->   "%xor_ln371_22 = xor i8 %xor_ln371_21, %xor_ln371_20" [aes.c:371->aes.c:479]   --->   Operation 440 'xor' 'xor_ln371_22' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln371_23 = xor i8 %xor_ln371_22, %xor_ln371_19" [aes.c:371->aes.c:479]   --->   Operation 441 'xor' 'xor_ln371_23' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 442 [1/1] (0.75ns)   --->   "%tmp_21 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_44) nounwind" [aes.c:368->aes.c:479]   --->   Operation 442 'call' 'tmp_21' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 443 [1/1] (0.75ns)   --->   "%tmp_2_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_21) nounwind" [aes.c:368->aes.c:479]   --->   Operation 443 'call' 'tmp_2_3' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 444 [1/1] (0.75ns)   --->   "%tmp_5_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_2_3) nounwind" [aes.c:368->aes.c:479]   --->   Operation 444 'call' 'tmp_5_3' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 445 [1/1] (0.75ns)   --->   "%tmp_6_3 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_45) nounwind" [aes.c:368->aes.c:479]   --->   Operation 445 'call' 'tmp_6_3' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 446 [1/1] (0.75ns)   --->   "%tmp_22 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_6_3) nounwind" [aes.c:368->aes.c:479]   --->   Operation 446 'call' 'tmp_22' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 447 [1/1] (0.75ns)   --->   "%tmp_3_7 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_22) nounwind" [aes.c:368->aes.c:479]   --->   Operation 447 'call' 'tmp_3_7' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 448 [1/1] (0.75ns)   --->   "%tmp_23 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_46) nounwind" [aes.c:368->aes.c:479]   --->   Operation 448 'call' 'tmp_23' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 449 [1/1] (0.75ns)   --->   "%tmp_11_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_23) nounwind" [aes.c:368->aes.c:479]   --->   Operation 449 'call' 'tmp_11_3' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 450 [1/1] (0.75ns)   --->   "%tmp_14_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_11_3) nounwind" [aes.c:368->aes.c:479]   --->   Operation 450 'call' 'tmp_14_3' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 451 [1/1] (0.75ns)   --->   "%tmp_24 = call fastcc zeroext i8 @xtime(i8 zeroext %xor_ln240_47) nounwind" [aes.c:368->aes.c:479]   --->   Operation 451 'call' 'tmp_24' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 452 [1/1] (0.75ns)   --->   "%tmp_25 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_24) nounwind" [aes.c:368->aes.c:479]   --->   Operation 452 'call' 'tmp_25' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 453 [1/1] (0.75ns)   --->   "%tmp_18_3 = call fastcc zeroext i8 @xtime(i8 zeroext %tmp_25) nounwind" [aes.c:368->aes.c:479]   --->   Operation 453 'call' 'tmp_18_3' <Predicate = (!icmp_ln475)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_33)   --->   "%xor_ln368_30 = xor i8 %xor_ln240_46, %xor_ln240_45" [aes.c:368->aes.c:479]   --->   Operation 454 'xor' 'xor_ln368_30' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_33)   --->   "%xor_ln368_31 = xor i8 %tmp_21, %tmp_2_3" [aes.c:368->aes.c:479]   --->   Operation 455 'xor' 'xor_ln368_31' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_33)   --->   "%xor_ln368_32 = xor i8 %xor_ln368_31, %xor_ln240_47" [aes.c:368->aes.c:479]   --->   Operation 456 'xor' 'xor_ln368_32' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 457 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_33 = xor i8 %xor_ln368_32, %xor_ln368_30" [aes.c:368->aes.c:479]   --->   Operation 457 'xor' 'xor_ln368_33' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_38)   --->   "%xor_ln368_34 = xor i8 %tmp_6_3, %tmp_3_7" [aes.c:368->aes.c:479]   --->   Operation 458 'xor' 'xor_ln368_34' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_38)   --->   "%xor_ln368_35 = xor i8 %xor_ln368_34, %tmp_5_3" [aes.c:368->aes.c:479]   --->   Operation 459 'xor' 'xor_ln368_35' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_38)   --->   "%xor_ln368_36 = xor i8 %tmp_14_3, %tmp_18_3" [aes.c:368->aes.c:479]   --->   Operation 460 'xor' 'xor_ln368_36' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_38)   --->   "%xor_ln368_37 = xor i8 %xor_ln368_36, %tmp_11_3" [aes.c:368->aes.c:479]   --->   Operation 461 'xor' 'xor_ln368_37' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 462 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_38 = xor i8 %xor_ln368_37, %xor_ln368_35" [aes.c:368->aes.c:479]   --->   Operation 462 'xor' 'xor_ln368_38' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln368_39 = xor i8 %xor_ln368_38, %xor_ln368_33" [aes.c:368->aes.c:479]   --->   Operation 463 'xor' 'xor_ln368_39' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_33)   --->   "%xor_ln369_30 = xor i8 %xor_ln240_46, %xor_ln240_44" [aes.c:369->aes.c:479]   --->   Operation 464 'xor' 'xor_ln369_30' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_33)   --->   "%xor_ln369_31 = xor i8 %tmp_5_3, %tmp_6_3" [aes.c:369->aes.c:479]   --->   Operation 465 'xor' 'xor_ln369_31' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln369_33)   --->   "%xor_ln369_32 = xor i8 %xor_ln369_31, %xor_ln240_47" [aes.c:369->aes.c:479]   --->   Operation 466 'xor' 'xor_ln369_32' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln369_33 = xor i8 %xor_ln369_32, %xor_ln369_30" [aes.c:369->aes.c:479]   --->   Operation 467 'xor' 'xor_ln369_33' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node temp_4)   --->   "%xor_ln369_34 = xor i8 %tmp_3_7, %tmp_23" [aes.c:369->aes.c:479]   --->   Operation 468 'xor' 'xor_ln369_34' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node temp_4)   --->   "%xor_ln369_35 = xor i8 %xor_ln369_34, %tmp_22" [aes.c:369->aes.c:479]   --->   Operation 469 'xor' 'xor_ln369_35' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [1/1] (0.66ns)   --->   "%xor_ln369_36 = xor i8 %tmp_25, %tmp_18_3" [aes.c:369->aes.c:479]   --->   Operation 470 'xor' 'xor_ln369_36' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node temp_4)   --->   "%xor_ln369_37 = xor i8 %xor_ln369_36, %tmp_14_3" [aes.c:369->aes.c:479]   --->   Operation 471 'xor' 'xor_ln369_37' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node temp_4)   --->   "%xor_ln369_38 = xor i8 %xor_ln369_37, %xor_ln369_35" [aes.c:369->aes.c:479]   --->   Operation 472 'xor' 'xor_ln369_38' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 473 [1/1] (0.66ns) (out node of the LUT)   --->   "%temp_4 = xor i8 %xor_ln369_38, %xor_ln369_33" [aes.c:369->aes.c:479]   --->   Operation 473 'xor' 'temp_4' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [1/1] (0.66ns)   --->   "%xor_ln370_30 = xor i8 %xor_ln240_45, %xor_ln240_44" [aes.c:370->aes.c:479]   --->   Operation 474 'xor' 'xor_ln370_30' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_34)   --->   "%xor_ln370_31 = xor i8 %xor_ln240_47, %xor_ln370_30" [aes.c:370->aes.c:479]   --->   Operation 475 'xor' 'xor_ln370_31' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_34)   --->   "%xor_ln370_32 = xor i8 %tmp_5_3, %tmp_3_7" [aes.c:370->aes.c:479]   --->   Operation 476 'xor' 'xor_ln370_32' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_34)   --->   "%xor_ln370_33 = xor i8 %xor_ln370_32, %tmp_2_3" [aes.c:370->aes.c:479]   --->   Operation 477 'xor' 'xor_ln370_33' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln370_34 = xor i8 %xor_ln370_33, %xor_ln370_31" [aes.c:370->aes.c:479]   --->   Operation 478 'xor' 'xor_ln370_34' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_39)   --->   "%xor_ln370_35 = xor i8 %tmp_23, %tmp_11_3" [aes.c:370->aes.c:479]   --->   Operation 479 'xor' 'xor_ln370_35' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_39)   --->   "%xor_ln370_36 = xor i8 %tmp_24, %tmp_18_3" [aes.c:370->aes.c:479]   --->   Operation 480 'xor' 'xor_ln370_36' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_39)   --->   "%xor_ln370_37 = xor i8 %xor_ln370_36, %tmp_14_3" [aes.c:370->aes.c:479]   --->   Operation 481 'xor' 'xor_ln370_37' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln370_39)   --->   "%xor_ln370_38 = xor i8 %xor_ln370_37, %xor_ln370_35" [aes.c:370->aes.c:479]   --->   Operation 482 'xor' 'xor_ln370_38' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 483 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln370_39 = xor i8 %xor_ln370_38, %xor_ln370_34" [aes.c:370->aes.c:479]   --->   Operation 483 'xor' 'xor_ln370_39' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_27)   --->   "%xor_ln371_24 = xor i8 %xor_ln240_46, %xor_ln370_30" [aes.c:371->aes.c:479]   --->   Operation 484 'xor' 'xor_ln371_24' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_27)   --->   "%xor_ln371_25 = xor i8 %tmp_5_3, %tmp_22" [aes.c:371->aes.c:479]   --->   Operation 485 'xor' 'xor_ln371_25' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_27)   --->   "%xor_ln371_26 = xor i8 %xor_ln371_25, %tmp_21" [aes.c:371->aes.c:479]   --->   Operation 486 'xor' 'xor_ln371_26' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 487 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln371_27 = xor i8 %xor_ln371_26, %xor_ln371_24" [aes.c:371->aes.c:479]   --->   Operation 487 'xor' 'xor_ln371_27' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_31)   --->   "%xor_ln371_28 = xor i8 %tmp_3_7, %tmp_14_3" [aes.c:371->aes.c:479]   --->   Operation 488 'xor' 'xor_ln371_28' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_31)   --->   "%xor_ln371_29 = xor i8 %xor_ln369_36, %tmp_24" [aes.c:371->aes.c:479]   --->   Operation 489 'xor' 'xor_ln371_29' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln371_31)   --->   "%xor_ln371_30 = xor i8 %xor_ln371_29, %xor_ln371_28" [aes.c:371->aes.c:479]   --->   Operation 490 'xor' 'xor_ln371_30' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln371_31 = xor i8 %xor_ln371_30, %xor_ln371_27" [aes.c:371->aes.c:479]   --->   Operation 491 'xor' 'xor_ln371_31' <Predicate = (!icmp_ln475)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 492 [1/2] (2.66ns)   --->   "%rsbox_load_16 = load i8* %rsbox_addr_16, align 1" [aes.c:388->aes.c:481]   --->   Operation 492 'load' 'rsbox_load_16' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln388_17 = zext i8 %temp_4 to i64" [aes.c:388->aes.c:481]   --->   Operation 493 'zext' 'zext_ln388_17' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%rsbox_addr_17 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_17" [aes.c:388->aes.c:481]   --->   Operation 494 'getelementptr' 'rsbox_addr_17' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 495 [2/2] (2.66ns)   --->   "%rsbox_load_17 = load i8* %rsbox_addr_17, align 1" [aes.c:388->aes.c:481]   --->   Operation 495 'load' 'rsbox_load_17' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln388_18 = zext i8 %xor_ln370_29 to i64" [aes.c:388->aes.c:481]   --->   Operation 496 'zext' 'zext_ln388_18' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%rsbox_addr_18 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_18" [aes.c:388->aes.c:481]   --->   Operation 497 'getelementptr' 'rsbox_addr_18' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 498 [2/2] (2.66ns)   --->   "%rsbox_load_18 = load i8* %rsbox_addr_18, align 1" [aes.c:388->aes.c:481]   --->   Operation 498 'load' 'rsbox_load_18' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 499 [1/2] (2.66ns)   --->   "%rsbox_load_19 = load i8* %rsbox_addr_19, align 1" [aes.c:388->aes.c:481]   --->   Operation 499 'load' 'rsbox_load_19' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 500 [1/2] (2.66ns)   --->   "%rsbox_load_20 = load i8* %rsbox_addr_20, align 1" [aes.c:388->aes.c:481]   --->   Operation 500 'load' 'rsbox_load_20' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 501 [1/2] (2.66ns)   --->   "%rsbox_load_21 = load i8* %rsbox_addr_21, align 1" [aes.c:388->aes.c:481]   --->   Operation 501 'load' 'rsbox_load_21' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln388_22 = zext i8 %xor_ln370_39 to i64" [aes.c:388->aes.c:481]   --->   Operation 502 'zext' 'zext_ln388_22' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (0.00ns)   --->   "%rsbox_addr_22 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_22" [aes.c:388->aes.c:481]   --->   Operation 503 'getelementptr' 'rsbox_addr_22' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 504 [2/2] (2.66ns)   --->   "%rsbox_load_22 = load i8* %rsbox_addr_22, align 1" [aes.c:388->aes.c:481]   --->   Operation 504 'load' 'rsbox_load_22' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln388_23 = zext i8 %xor_ln371_23 to i64" [aes.c:388->aes.c:481]   --->   Operation 505 'zext' 'zext_ln388_23' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%rsbox_addr_23 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_23" [aes.c:388->aes.c:481]   --->   Operation 506 'getelementptr' 'rsbox_addr_23' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 507 [2/2] (2.66ns)   --->   "%rsbox_load_23 = load i8* %rsbox_addr_23, align 1" [aes.c:388->aes.c:481]   --->   Operation 507 'load' 'rsbox_load_23' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln388_24 = zext i8 %xor_ln368_29 to i64" [aes.c:388->aes.c:481]   --->   Operation 508 'zext' 'zext_ln388_24' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%rsbox_addr_24 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_24" [aes.c:388->aes.c:481]   --->   Operation 509 'getelementptr' 'rsbox_addr_24' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 510 [2/2] (2.66ns)   --->   "%rsbox_load_24 = load i8* %rsbox_addr_24, align 1" [aes.c:388->aes.c:481]   --->   Operation 510 'load' 'rsbox_load_24' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 511 [1/2] (2.66ns)   --->   "%rsbox_load_25 = load i8* %rsbox_addr_25, align 1" [aes.c:388->aes.c:481]   --->   Operation 511 'load' 'rsbox_load_25' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 512 [1/2] (2.66ns)   --->   "%rsbox_load_26 = load i8* %rsbox_addr_26, align 1" [aes.c:388->aes.c:481]   --->   Operation 512 'load' 'rsbox_load_26' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln388_27 = zext i8 %xor_ln371_31 to i64" [aes.c:388->aes.c:481]   --->   Operation 513 'zext' 'zext_ln388_27' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%rsbox_addr_27 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_27" [aes.c:388->aes.c:481]   --->   Operation 514 'getelementptr' 'rsbox_addr_27' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_6 : Operation 515 [2/2] (2.66ns)   --->   "%rsbox_load_27 = load i8* %rsbox_addr_27, align 1" [aes.c:388->aes.c:481]   --->   Operation 515 'load' 'rsbox_load_27' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 516 [1/1] (1.36ns)   --->   "%round = add i4 %round_assign, -1" [aes.c:475]   --->   Operation 516 'add' 'round' <Predicate = (!icmp_ln475)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 517 [1/2] (2.66ns)   --->   "%rsbox_load_17 = load i8* %rsbox_addr_17, align 1" [aes.c:388->aes.c:481]   --->   Operation 517 'load' 'rsbox_load_17' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 518 [1/2] (2.66ns)   --->   "%rsbox_load_18 = load i8* %rsbox_addr_18, align 1" [aes.c:388->aes.c:481]   --->   Operation 518 'load' 'rsbox_load_18' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 519 [1/2] (2.66ns)   --->   "%rsbox_load_22 = load i8* %rsbox_addr_22, align 1" [aes.c:388->aes.c:481]   --->   Operation 519 'load' 'rsbox_load_22' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 520 [1/2] (2.66ns)   --->   "%rsbox_load_23 = load i8* %rsbox_addr_23, align 1" [aes.c:388->aes.c:481]   --->   Operation 520 'load' 'rsbox_load_23' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 521 [1/2] (2.66ns)   --->   "%rsbox_load_24 = load i8* %rsbox_addr_24, align 1" [aes.c:388->aes.c:481]   --->   Operation 521 'load' 'rsbox_load_24' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 522 [1/2] (2.66ns)   --->   "%rsbox_load_27 = load i8* %rsbox_addr_27, align 1" [aes.c:388->aes.c:481]   --->   Operation 522 'load' 'rsbox_load_27' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln388_28 = zext i8 %xor_ln368_39 to i64" [aes.c:388->aes.c:481]   --->   Operation 523 'zext' 'zext_ln388_28' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%rsbox_addr_28 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_28" [aes.c:388->aes.c:481]   --->   Operation 524 'getelementptr' 'rsbox_addr_28' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_7 : Operation 525 [2/2] (2.66ns)   --->   "%rsbox_load_28 = load i8* %rsbox_addr_28, align 1" [aes.c:388->aes.c:481]   --->   Operation 525 'load' 'rsbox_load_28' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln388_29 = zext i8 %xor_ln369_29 to i64" [aes.c:388->aes.c:481]   --->   Operation 526 'zext' 'zext_ln388_29' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%rsbox_addr_29 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_29" [aes.c:388->aes.c:481]   --->   Operation 527 'getelementptr' 'rsbox_addr_29' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_7 : Operation 528 [2/2] (2.66ns)   --->   "%rsbox_load_29 = load i8* %rsbox_addr_29, align 1" [aes.c:388->aes.c:481]   --->   Operation 528 'load' 'rsbox_load_29' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln388_30 = zext i8 %temp_6 to i64" [aes.c:388->aes.c:481]   --->   Operation 529 'zext' 'zext_ln388_30' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%rsbox_addr_30 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_30" [aes.c:388->aes.c:481]   --->   Operation 530 'getelementptr' 'rsbox_addr_30' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_7 : Operation 531 [2/2] (2.66ns)   --->   "%rsbox_load_30 = load i8* %rsbox_addr_30, align 1" [aes.c:388->aes.c:481]   --->   Operation 531 'load' 'rsbox_load_30' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln388_31 = zext i8 %temp_7 to i64" [aes.c:388->aes.c:481]   --->   Operation 532 'zext' 'zext_ln388_31' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%rsbox_addr_31 = getelementptr inbounds [256 x i8]* @rsbox, i64 0, i64 %zext_ln388_31" [aes.c:388->aes.c:481]   --->   Operation 533 'getelementptr' 'rsbox_addr_31' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_7 : Operation 534 [2/2] (2.66ns)   --->   "%rsbox_load_31 = load i8* %rsbox_addr_31, align 1" [aes.c:388->aes.c:481]   --->   Operation 534 'load' 'rsbox_load_31' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 535 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [aes.c:476]   --->   Operation 535 'specregionbegin' 'tmp' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 536 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [aes.c:477]   --->   Operation 536 'specpipeline' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 537 [1/2] (2.66ns)   --->   "%rsbox_load_28 = load i8* %rsbox_addr_28, align 1" [aes.c:388->aes.c:481]   --->   Operation 537 'load' 'rsbox_load_28' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 538 [1/2] (2.66ns)   --->   "%rsbox_load_29 = load i8* %rsbox_addr_29, align 1" [aes.c:388->aes.c:481]   --->   Operation 538 'load' 'rsbox_load_29' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 539 [1/2] (2.66ns)   --->   "%rsbox_load_30 = load i8* %rsbox_addr_30, align 1" [aes.c:388->aes.c:481]   --->   Operation 539 'load' 'rsbox_load_30' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 540 [1/2] (2.66ns)   --->   "%rsbox_load_31 = load i8* %rsbox_addr_31, align 1" [aes.c:388->aes.c:481]   --->   Operation 540 'load' 'rsbox_load_31' <Predicate = (!icmp_ln475)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 541 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp) nounwind" [aes.c:482]   --->   Operation 541 'specregionend' 'empty_8' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_8 : Operation 542 [1/1] (0.00ns)   --->   "br label %InvSubBytes.exit27" [aes.c:475]   --->   Operation 542 'br' <Predicate = (!icmp_ln475)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.42>
ST_9 : Operation 543 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_1 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 543 'getelementptr' 'RoundKey_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 544 [2/2] (1.42ns)   --->   "%RoundKey_0_load_1 = load i8* %RoundKey_0_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 544 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 545 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_1 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 545 'getelementptr' 'RoundKey_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 546 [2/2] (1.42ns)   --->   "%RoundKey_1_load_1 = load i8* %RoundKey_1_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 546 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 547 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_1 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 547 'getelementptr' 'RoundKey_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 548 [2/2] (1.42ns)   --->   "%RoundKey_2_load_1 = load i8* %RoundKey_2_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 548 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_1 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 549 'getelementptr' 'RoundKey_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 550 [2/2] (1.42ns)   --->   "%RoundKey_3_load_1 = load i8* %RoundKey_3_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 550 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_1 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 551 'getelementptr' 'RoundKey_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 552 [2/2] (1.42ns)   --->   "%RoundKey_4_load_1 = load i8* %RoundKey_4_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 552 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 553 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_1 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 553 'getelementptr' 'RoundKey_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 554 [2/2] (1.42ns)   --->   "%RoundKey_5_load_1 = load i8* %RoundKey_5_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 554 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 555 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_1 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 555 'getelementptr' 'RoundKey_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 556 [2/2] (1.42ns)   --->   "%RoundKey_6_load_1 = load i8* %RoundKey_6_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 556 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_1 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 557 'getelementptr' 'RoundKey_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 558 [2/2] (1.42ns)   --->   "%RoundKey_7_load_1 = load i8* %RoundKey_7_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 558 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_1 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 559 'getelementptr' 'RoundKey_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 560 [2/2] (1.42ns)   --->   "%RoundKey_8_load_1 = load i8* %RoundKey_8_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 560 'load' 'RoundKey_8_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_1 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 561 'getelementptr' 'RoundKey_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 562 [2/2] (1.42ns)   --->   "%RoundKey_9_load_1 = load i8* %RoundKey_9_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 562 'load' 'RoundKey_9_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 563 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_1 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 563 'getelementptr' 'RoundKey_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 564 [2/2] (1.42ns)   --->   "%RoundKey_10_load_1 = load i8* %RoundKey_10_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 564 'load' 'RoundKey_10_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 565 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_1 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 565 'getelementptr' 'RoundKey_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 566 [2/2] (1.42ns)   --->   "%RoundKey_11_load_1 = load i8* %RoundKey_11_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 566 'load' 'RoundKey_11_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 567 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_1 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 567 'getelementptr' 'RoundKey_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 568 [2/2] (1.42ns)   --->   "%RoundKey_12_load_1 = load i8* %RoundKey_12_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 568 'load' 'RoundKey_12_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 569 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_1 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 569 'getelementptr' 'RoundKey_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 570 [2/2] (1.42ns)   --->   "%RoundKey_13_load_1 = load i8* %RoundKey_13_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 570 'load' 'RoundKey_13_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 571 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_1 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 571 'getelementptr' 'RoundKey_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 572 [2/2] (1.42ns)   --->   "%RoundKey_14_load_1 = load i8* %RoundKey_14_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 572 'load' 'RoundKey_14_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_9 : Operation 573 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_1 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 0" [aes.c:240->aes.c:483]   --->   Operation 573 'getelementptr' 'RoundKey_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 574 [2/2] (1.42ns)   --->   "%RoundKey_15_load_1 = load i8* %RoundKey_15_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 574 'load' 'RoundKey_15_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 10 <SV = 5> <Delay = 2.08>
ST_10 : Operation 575 [1/2] (1.42ns)   --->   "%RoundKey_0_load_1 = load i8* %RoundKey_0_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 575 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 576 [1/1] (0.66ns)   --->   "%xor_ln240_16 = xor i8 %RoundKey_0_load_1, %state_load_17_0_0" [aes.c:240->aes.c:483]   --->   Operation 576 'xor' 'xor_ln240_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 577 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_0, i8 %xor_ln240_16)" [aes.c:240->aes.c:483]   --->   Operation 577 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 578 [1/2] (1.42ns)   --->   "%RoundKey_1_load_1 = load i8* %RoundKey_1_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 578 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 579 [1/1] (0.66ns)   --->   "%xor_ln240_17 = xor i8 %RoundKey_1_load_1, %state_load_17_0_1" [aes.c:240->aes.c:483]   --->   Operation 579 'xor' 'xor_ln240_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_1, i8 %xor_ln240_17)" [aes.c:240->aes.c:483]   --->   Operation 580 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 581 [1/2] (1.42ns)   --->   "%RoundKey_2_load_1 = load i8* %RoundKey_2_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 581 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 582 [1/1] (0.66ns)   --->   "%xor_ln240_18 = xor i8 %RoundKey_2_load_1, %state_load_17_0_2" [aes.c:240->aes.c:483]   --->   Operation 582 'xor' 'xor_ln240_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_2, i8 %xor_ln240_18)" [aes.c:240->aes.c:483]   --->   Operation 583 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 584 [1/2] (1.42ns)   --->   "%RoundKey_3_load_1 = load i8* %RoundKey_3_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 584 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 585 [1/1] (0.66ns)   --->   "%xor_ln240_19 = xor i8 %RoundKey_3_load_1, %state_load_17_0_3" [aes.c:240->aes.c:483]   --->   Operation 585 'xor' 'xor_ln240_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 586 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_3, i8 %xor_ln240_19)" [aes.c:240->aes.c:483]   --->   Operation 586 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 587 [1/2] (1.42ns)   --->   "%RoundKey_4_load_1 = load i8* %RoundKey_4_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 587 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 588 [1/1] (0.66ns)   --->   "%xor_ln240_20 = xor i8 %RoundKey_4_load_1, %state_load_17_1_0" [aes.c:240->aes.c:483]   --->   Operation 588 'xor' 'xor_ln240_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 589 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_0, i8 %xor_ln240_20)" [aes.c:240->aes.c:483]   --->   Operation 589 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 590 [1/2] (1.42ns)   --->   "%RoundKey_5_load_1 = load i8* %RoundKey_5_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 590 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 591 [1/1] (0.66ns)   --->   "%xor_ln240_21 = xor i8 %RoundKey_5_load_1, %state_load_17_1_1" [aes.c:240->aes.c:483]   --->   Operation 591 'xor' 'xor_ln240_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 592 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_1, i8 %xor_ln240_21)" [aes.c:240->aes.c:483]   --->   Operation 592 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 593 [1/2] (1.42ns)   --->   "%RoundKey_6_load_1 = load i8* %RoundKey_6_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 593 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 594 [1/1] (0.66ns)   --->   "%xor_ln240_22 = xor i8 %RoundKey_6_load_1, %state_load_17_1_2" [aes.c:240->aes.c:483]   --->   Operation 594 'xor' 'xor_ln240_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_2, i8 %xor_ln240_22)" [aes.c:240->aes.c:483]   --->   Operation 595 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 596 [1/2] (1.42ns)   --->   "%RoundKey_7_load_1 = load i8* %RoundKey_7_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 596 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 597 [1/1] (0.66ns)   --->   "%xor_ln240_23 = xor i8 %RoundKey_7_load_1, %state_load_17_1_3" [aes.c:240->aes.c:483]   --->   Operation 597 'xor' 'xor_ln240_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 598 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_3, i8 %xor_ln240_23)" [aes.c:240->aes.c:483]   --->   Operation 598 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 599 [1/2] (1.42ns)   --->   "%RoundKey_8_load_1 = load i8* %RoundKey_8_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 599 'load' 'RoundKey_8_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 600 [1/1] (0.66ns)   --->   "%xor_ln240_24 = xor i8 %RoundKey_8_load_1, %state_load_17_2_0" [aes.c:240->aes.c:483]   --->   Operation 600 'xor' 'xor_ln240_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_0, i8 %xor_ln240_24)" [aes.c:240->aes.c:483]   --->   Operation 601 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 602 [1/2] (1.42ns)   --->   "%RoundKey_9_load_1 = load i8* %RoundKey_9_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 602 'load' 'RoundKey_9_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 603 [1/1] (0.66ns)   --->   "%xor_ln240_25 = xor i8 %RoundKey_9_load_1, %state_load_17_2_1" [aes.c:240->aes.c:483]   --->   Operation 603 'xor' 'xor_ln240_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_1, i8 %xor_ln240_25)" [aes.c:240->aes.c:483]   --->   Operation 604 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 605 [1/2] (1.42ns)   --->   "%RoundKey_10_load_1 = load i8* %RoundKey_10_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 605 'load' 'RoundKey_10_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 606 [1/1] (0.66ns)   --->   "%xor_ln240_26 = xor i8 %RoundKey_10_load_1, %state_load_17_2_2" [aes.c:240->aes.c:483]   --->   Operation 606 'xor' 'xor_ln240_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 607 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_2, i8 %xor_ln240_26)" [aes.c:240->aes.c:483]   --->   Operation 607 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 608 [1/2] (1.42ns)   --->   "%RoundKey_11_load_1 = load i8* %RoundKey_11_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 608 'load' 'RoundKey_11_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 609 [1/1] (0.66ns)   --->   "%xor_ln240_27 = xor i8 %RoundKey_11_load_1, %state_load_17_2_3" [aes.c:240->aes.c:483]   --->   Operation 609 'xor' 'xor_ln240_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_3, i8 %xor_ln240_27)" [aes.c:240->aes.c:483]   --->   Operation 610 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 611 [1/2] (1.42ns)   --->   "%RoundKey_12_load_1 = load i8* %RoundKey_12_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 611 'load' 'RoundKey_12_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 612 [1/1] (0.66ns)   --->   "%xor_ln240_28 = xor i8 %RoundKey_12_load_1, %state_load_17_3_0" [aes.c:240->aes.c:483]   --->   Operation 612 'xor' 'xor_ln240_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 613 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_0, i8 %xor_ln240_28)" [aes.c:240->aes.c:483]   --->   Operation 613 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 614 [1/2] (1.42ns)   --->   "%RoundKey_13_load_1 = load i8* %RoundKey_13_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 614 'load' 'RoundKey_13_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 615 [1/1] (0.66ns)   --->   "%xor_ln240_29 = xor i8 %RoundKey_13_load_1, %state_load_17_3_1" [aes.c:240->aes.c:483]   --->   Operation 615 'xor' 'xor_ln240_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_1, i8 %xor_ln240_29)" [aes.c:240->aes.c:483]   --->   Operation 616 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 617 [1/2] (1.42ns)   --->   "%RoundKey_14_load_1 = load i8* %RoundKey_14_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 617 'load' 'RoundKey_14_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 618 [1/1] (0.66ns)   --->   "%xor_ln240_30 = xor i8 %RoundKey_14_load_1, %state_load_17_3_2" [aes.c:240->aes.c:483]   --->   Operation 618 'xor' 'xor_ln240_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 619 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_2, i8 %xor_ln240_30)" [aes.c:240->aes.c:483]   --->   Operation 619 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 620 [1/2] (1.42ns)   --->   "%RoundKey_15_load_1 = load i8* %RoundKey_15_addr_1, align 1" [aes.c:240->aes.c:483]   --->   Operation 620 'load' 'RoundKey_15_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_10 : Operation 621 [1/1] (0.66ns)   --->   "%xor_ln240_31 = xor i8 %RoundKey_15_load_1, %state_load_17_3_3" [aes.c:240->aes.c:483]   --->   Operation 621 'xor' 'xor_ln240_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_3, i8 %xor_ln240_31)" [aes.c:240->aes.c:483]   --->   Operation 622 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 623 [1/1] (0.00ns)   --->   "ret void" [aes.c:488]   --->   Operation 623 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_0_addr', aes.c:240->aes.c:469) [68]  (0 ns)
	'load' operation ('RoundKey_0_load', aes.c:240->aes.c:469) on array 'RoundKey_0' [69]  (1.43 ns)

 <State 2>: 4.75ns
The critical path consists of the following:
	'load' operation ('RoundKey_0_load', aes.c:240->aes.c:469) on array 'RoundKey_0' [69]  (1.43 ns)
	'xor' operation ('xor_ln240', aes.c:240->aes.c:469) [71]  (0.66 ns)
	'getelementptr' operation ('rsbox_addr', aes.c:388->aes.c:471) [133]  (0 ns)
	'load' operation ('rsbox_load', aes.c:388->aes.c:471) on array 'rsbox' [134]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('rsbox_load', aes.c:388->aes.c:471) on array 'rsbox' [134]  (2.66 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'phi' operation ('round') with incoming values : ('round', aes.c:475) [198]  (0 ns)
	'getelementptr' operation ('RoundKey_0_addr_2', aes.c:240->aes.c:478) [206]  (0 ns)
	'load' operation ('RoundKey_0_load_2', aes.c:240->aes.c:478) on array 'RoundKey_0' [207]  (1.43 ns)

 <State 5>: 8.34ns
The critical path consists of the following:
	'load' operation ('RoundKey_0_load_2', aes.c:240->aes.c:478) on array 'RoundKey_0' [207]  (1.43 ns)
	'xor' operation ('xor_ln240_32', aes.c:240->aes.c:478) [208]  (0.66 ns)
	'call' operation ('tmp1', aes.c:368->aes.c:479) to 'xtime' [254]  (0.757 ns)
	'call' operation ('tmp_2', aes.c:368->aes.c:479) to 'xtime' [255]  (0.757 ns)
	'call' operation ('tmp_5', aes.c:368->aes.c:479) to 'xtime' [256]  (0.757 ns)
	'xor' operation ('xor_ln368_5', aes.c:368->aes.c:479) [271]  (0 ns)
	'xor' operation ('xor_ln368_8', aes.c:368->aes.c:479) [274]  (0.66 ns)
	'xor' operation ('xor_ln368_9', aes.c:368->aes.c:479) [275]  (0.66 ns)
	'getelementptr' operation ('rsbox_addr_16', aes.c:388->aes.c:481) [455]  (0 ns)
	'load' operation ('rsbox_load_16', aes.c:388->aes.c:481) on array 'rsbox' [456]  (2.66 ns)

 <State 6>: 6.92ns
The critical path consists of the following:
	'xor' operation ('xor_ln240_40', aes.c:240->aes.c:478) [232]  (0.66 ns)
	'call' operation ('tmp_15', aes.c:368->aes.c:479) to 'xtime' [354]  (0.757 ns)
	'call' operation ('tmp_2_2', aes.c:368->aes.c:479) to 'xtime' [355]  (0.757 ns)
	'call' operation ('tmp_5_2', aes.c:368->aes.c:479) to 'xtime' [356]  (0.757 ns)
	'xor' operation ('xor_ln370_22', aes.c:370->aes.c:479) [388]  (0 ns)
	'xor' operation ('xor_ln370_23', aes.c:370->aes.c:479) [389]  (0 ns)
	'xor' operation ('xor_ln370_24', aes.c:370->aes.c:479) [390]  (0.66 ns)
	'xor' operation ('state[2][2]', aes.c:370->aes.c:479) [395]  (0.66 ns)
	'getelementptr' operation ('rsbox_addr_18', aes.c:388->aes.c:481) [461]  (0 ns)
	'load' operation ('rsbox_load_18', aes.c:388->aes.c:481) on array 'rsbox' [462]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('rsbox_load_17', aes.c:388->aes.c:481) on array 'rsbox' [459]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'load' operation ('rsbox_load_28', aes.c:388->aes.c:481) on array 'rsbox' [492]  (2.66 ns)

 <State 9>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_0_addr_1', aes.c:240->aes.c:483) [506]  (0 ns)
	'load' operation ('RoundKey_0_load_1', aes.c:240->aes.c:483) on array 'RoundKey_0' [507]  (1.43 ns)

 <State 10>: 2.08ns
The critical path consists of the following:
	'load' operation ('RoundKey_0_load_1', aes.c:240->aes.c:483) on array 'RoundKey_0' [507]  (1.43 ns)
	'xor' operation ('xor_ln240_16', aes.c:240->aes.c:483) [508]  (0.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
