# EYRC'22 Swatchhta Bot

- ## Task - 1

<u>Objective</u>: To understand Verilog HDL basics and design methodologies. 

- ## Task - 2

<u>Objective</u>: To study ADC, UART communication protocol, and path planning algorithm. 
