{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 15:33:37 2018 " "Info: Processing started: Tue Dec 18 15:33:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ktmt -c haiz --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ktmt -c haiz --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register inst16 inst17 420.17 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 420.17 MHz between source register \"inst16\" and destination register \"inst17\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.862 ns + Longest register register " "Info: + Longest register to register delay is 0.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst16 1 REG LCFF_X28_Y33_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y33_N7; Fanout = 2; REG Node = 'inst16'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 144 16 80 224 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.437 ns) 0.778 ns MUX41:inst1\|6~0 2 COMB LCCOMB_X28_Y33_N12 1 " "Info: 2: + IC(0.341 ns) + CELL(0.437 ns) = 0.778 ns; Loc. = LCCOMB_X28_Y33_N12; Fanout = 1; COMB Node = 'MUX41:inst1\|6~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { inst16 MUX41:inst1|6~0 } "NODE_NAME" } } { "MUX41.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/MUX41.bdf" { { 152 624 688 224 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.862 ns inst17 3 REG LCFF_X28_Y33_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.862 ns; Loc. = LCFF_X28_Y33_N13; Fanout = 3; REG Node = 'inst17'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MUX41:inst1|6~0 inst17 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 144 160 224 224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 60.44 % ) " "Info: Total cell delay = 0.521 ns ( 60.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.341 ns ( 39.56 % ) " "Info: Total interconnect delay = 0.341 ns ( 39.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { inst16 MUX41:inst1|6~0 inst17 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "0.862 ns" { inst16 {} MUX41:inst1|6~0 {} inst17 {} } { 0.000ns 0.341ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.694 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns inst17 3 REG LCFF_X28_Y33_N13 3 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X28_Y33_N13; Fanout = 3; REG Node = 'inst17'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK~clkctrl inst17 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 144 160 224 224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst17 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst17 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.694 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns inst16 3 REG LCFF_X28_Y33_N7 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X28_Y33_N7; Fanout = 2; REG Node = 'inst16'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK~clkctrl inst16 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 144 16 80 224 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst16 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst16 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst17 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst17 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst16 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst16 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 144 16 80 224 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 144 160 224 224 "inst17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { inst16 MUX41:inst1|6~0 inst17 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "0.862 ns" { inst16 {} MUX41:inst1|6~0 {} inst17 {} } { 0.000ns 0.341ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst17 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst17 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst16 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst16 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst17 {} } {  } {  } "" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 144 160 224 224 "inst17" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst31 S1 CLOCK 4.521 ns register " "Info: tsu for register \"inst31\" (data pin = \"S1\", clock pin = \"CLOCK\") is 4.521 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.251 ns + Longest pin register " "Info: + Longest pin to register delay is 7.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns S1 1 PIN PIN_F12 17 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F12; Fanout = 17; PIN Node = 'S1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 552 40 208 568 "S1" "" } { -208 -32 8 -192 "S1" "" } { -208 184 224 -192 "S1" "" } { -208 408 440 -192 "S1" "" } { -208 616 648 -192 "S1" "" } { -208 832 872 -192 "S1" "" } { -208 1048 1088 -192 "S1" "" } { -208 1264 1304 -192 "S1" "" } { -208 1472 1512 -192 "S1" "" } { 24 -32 8 40 "S1" "" } { 24 184 224 40 "S1" "" } { 24 408 440 40 "S1" "" } { 24 608 648 40 "S1" "" } { 24 824 872 40 "S1" "" } { 24 1048 1088 40 "S1" "" } { 24 1272 1304 40 "S1" "" } { 24 1480 1512 40 "S1" "" } { 544 208 232 560 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.818 ns) + CELL(0.245 ns) 5.883 ns MUX41:inst15\|6~1 2 COMB LCCOMB_X28_Y35_N8 16 " "Info: 2: + IC(4.818 ns) + CELL(0.245 ns) = 5.883 ns; Loc. = LCCOMB_X28_Y35_N8; Fanout = 16; COMB Node = 'MUX41:inst15\|6~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.063 ns" { S1 MUX41:inst15|6~1 } "NODE_NAME" } } { "MUX41.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/MUX41.bdf" { { 152 624 688 224 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.660 ns) 7.251 ns inst31 3 REG LCFF_X28_Y33_N1 2 " "Info: 3: + IC(0.708 ns) + CELL(0.660 ns) = 7.251 ns; Loc. = LCFF_X28_Y33_N1; Fanout = 2; REG Node = 'inst31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { MUX41:inst15|6~1 inst31 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 304 1032 1096 384 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.725 ns ( 23.79 % ) " "Info: Total cell delay = 1.725 ns ( 23.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.526 ns ( 76.21 % ) " "Info: Total interconnect delay = 5.526 ns ( 76.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.251 ns" { S1 MUX41:inst15|6~1 inst31 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "7.251 ns" { S1 {} S1~combout {} MUX41:inst15|6~1 {} inst31 {} } { 0.000ns 0.000ns 4.818ns 0.708ns } { 0.000ns 0.820ns 0.245ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 304 1032 1096 384 "inst31" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.694 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns inst31 3 REG LCFF_X28_Y33_N1 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X28_Y33_N1; Fanout = 2; REG Node = 'inst31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK~clkctrl inst31 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 304 1032 1096 384 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst31 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst31 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.251 ns" { S1 MUX41:inst15|6~1 inst31 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "7.251 ns" { S1 {} S1~combout {} MUX41:inst15|6~1 {} inst31 {} } { 0.000ns 0.000ns 4.818ns 0.708ns } { 0.000ns 0.820ns 0.245ns 0.660ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst31 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst31 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK OUT\[14\] inst30 9.067 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"OUT\[14\]\" through register \"inst30\" is 9.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.694 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns inst30 3 REG LCFF_X28_Y33_N27 3 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X28_Y33_N27; Fanout = 3; REG Node = 'inst30'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK~clkctrl inst30 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 304 888 952 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst30 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst30 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 304 888 952 384 "inst30" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.123 ns + Longest register pin " "Info: + Longest register to pin delay is 6.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst30 1 REG LCFF_X28_Y33_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y33_N27; Fanout = 3; REG Node = 'inst30'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst30 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 304 888 952 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(2.798 ns) 6.123 ns OUT\[14\] 2 PIN PIN_AE11 0 " "Info: 2: + IC(3.325 ns) + CELL(2.798 ns) = 6.123 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'OUT\[14\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { inst30 OUT[14] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 464 584 760 480 "OUT\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 45.70 % ) " "Info: Total cell delay = 2.798 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.325 ns ( 54.30 % ) " "Info: Total interconnect delay = 3.325 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { inst30 OUT[14] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "6.123 ns" { inst30 {} OUT[14] {} } { 0.000ns 3.325ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst30 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst30 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { inst30 OUT[14] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "6.123 ns" { inst30 {} OUT[14] {} } { 0.000ns 3.325ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst31 IR CLOCK 0.752 ns register " "Info: th for register \"inst31\" (data pin = \"IR\", clock pin = \"CLOCK\") is 0.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.694 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 528 40 208 544 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns inst31 3 REG LCFF_X28_Y33_N1 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X28_Y33_N1; Fanout = 2; REG Node = 'inst31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK~clkctrl inst31 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 304 1032 1096 384 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst31 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst31 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 304 1032 1096 384 "inst31" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.208 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns IR 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'IR'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 480 40 208 496 "IR" "" } { -8 1480 1512 8 "IR" "" } { 472 208 232 488 "IR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.271 ns) 2.124 ns MUX41:inst15\|6~0 2 COMB LCCOMB_X28_Y33_N0 1 " "Info: 2: + IC(0.874 ns) + CELL(0.271 ns) = 2.124 ns; Loc. = LCCOMB_X28_Y33_N0; Fanout = 1; COMB Node = 'MUX41:inst15\|6~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { IR MUX41:inst15|6~0 } "NODE_NAME" } } { "MUX41.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/MUX41.bdf" { { 152 624 688 224 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.208 ns inst31 3 REG LCFF_X28_Y33_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.208 ns; Loc. = LCFF_X28_Y33_N1; Fanout = 2; REG Node = 'inst31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MUX41:inst15|6~0 inst31 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 304 1032 1096 384 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 60.42 % ) " "Info: Total cell delay = 1.334 ns ( 60.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.874 ns ( 39.58 % ) " "Info: Total interconnect delay = 0.874 ns ( 39.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { IR MUX41:inst15|6~0 inst31 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.208 ns" { IR {} IR~combout {} MUX41:inst15|6~0 {} inst31 {} } { 0.000ns 0.000ns 0.874ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK CLOCK~clkctrl inst31 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst31 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { IR MUX41:inst15|6~0 inst31 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.208 ns" { IR {} IR~combout {} MUX41:inst15|6~0 {} inst31 {} } { 0.000ns 0.000ns 0.874ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 15:33:37 2018 " "Info: Processing ended: Tue Dec 18 15:33:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
