// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_3mm_kernel_3mm,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.007960,HLS_SYN_LAT=7937,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2947,HLS_SYN_LUT=7500,HLS_VERSION=2023_1_1}" *)

module kernel_3mm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        E_address0,
        E_ce0,
        E_we0,
        E_d0,
        E_q0,
        E_address1,
        E_ce1,
        E_q1,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        B_address0,
        B_ce0,
        B_q0,
        B_address1,
        B_ce1,
        B_q1,
        F_address0,
        F_ce0,
        F_we0,
        F_d0,
        F_q0,
        F_address1,
        F_ce1,
        F_q1,
        C_address0,
        C_ce0,
        C_q0,
        C_address1,
        C_ce1,
        C_q1,
        D_address0,
        D_ce0,
        D_q0,
        D_address1,
        D_ce1,
        D_q1,
        G_address0,
        G_ce0,
        G_we0,
        G_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] E_address0;
output   E_ce0;
output   E_we0;
output  [31:0] E_d0;
input  [31:0] E_q0;
output  [8:0] E_address1;
output   E_ce1;
input  [31:0] E_q1;
output  [8:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [8:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [8:0] B_address0;
output   B_ce0;
input  [31:0] B_q0;
output  [8:0] B_address1;
output   B_ce1;
input  [31:0] B_q1;
output  [8:0] F_address0;
output   F_ce0;
output   F_we0;
output  [31:0] F_d0;
input  [31:0] F_q0;
output  [8:0] F_address1;
output   F_ce1;
input  [31:0] F_q1;
output  [8:0] C_address0;
output   C_ce0;
input  [31:0] C_q0;
output  [8:0] C_address1;
output   C_ce1;
input  [31:0] C_q1;
output  [9:0] D_address0;
output   D_ce0;
input  [31:0] D_q0;
output  [9:0] D_address1;
output   D_ce1;
input  [31:0] D_q1;
output  [8:0] G_address0;
output   G_ce0;
output   G_we0;
output  [31:0] G_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] E_address0;
reg E_ce0;
reg E_we0;
reg E_ce1;
reg[8:0] F_address0;
reg F_ce0;
reg F_we0;
reg F_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_start;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_done;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_idle;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_ready;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_address0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_ce0;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_address1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_ce1;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_address0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_ce0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_we0;
wire   [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_d0;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_address0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_ce0;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_address1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_ce1;
wire  signed [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_66_p_din0;
wire  signed [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_66_p_din1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_66_p_ce;
wire  signed [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_70_p_din0;
wire  signed [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_70_p_din1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_70_p_ce;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_start;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_done;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_idle;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_ready;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_address0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_ce0;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_address1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_ce1;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_address0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_ce0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_we0;
wire   [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_d0;
wire   [9:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_address0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_ce0;
wire   [9:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_address1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_ce1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_start;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_done;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_idle;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_ready;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_address0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_ce0;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_address1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_ce1;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_address0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_ce0;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_address1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_ce1;
wire   [8:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_address0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_ce0;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_we0;
wire   [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_d0;
wire  signed [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_66_p_din0;
wire  signed [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_66_p_din1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_66_p_ce;
wire  signed [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_70_p_din0;
wire  signed [31:0] grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_70_p_din1;
wire    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_70_p_ce;
reg    grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_start_reg;
reg    grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [47:0] grp_fu_66_p2;
reg  signed [31:0] grp_fu_66_p0;
reg  signed [31:0] grp_fu_66_p1;
reg    grp_fu_66_ce;
wire   [47:0] grp_fu_70_p2;
reg  signed [31:0] grp_fu_70_p0;
reg  signed [31:0] grp_fu_70_p1;
reg    grp_fu_70_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_start_reg = 1'b0;
#0 grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_start_reg = 1'b0;
#0 grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_start_reg = 1'b0;
end

kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_start),
    .ap_done(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_done),
    .ap_idle(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_idle),
    .ap_ready(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_ready),
    .A_address0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_address0),
    .A_ce0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_address1),
    .A_ce1(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_ce1),
    .A_q1(A_q1),
    .E_address0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_address0),
    .E_ce0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_ce0),
    .E_we0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_we0),
    .E_d0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_d0),
    .B_address0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_address0),
    .B_ce0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_ce0),
    .B_q0(B_q0),
    .B_address1(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_address1),
    .B_ce1(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_ce1),
    .B_q1(B_q1),
    .grp_fu_66_p_din0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_66_p_din0),
    .grp_fu_66_p_din1(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_66_p_din1),
    .grp_fu_66_p_dout0(grp_fu_66_p2),
    .grp_fu_66_p_ce(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_66_p_ce),
    .grp_fu_70_p_din0(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_70_p_din0),
    .grp_fu_70_p_din1(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_70_p_din1),
    .grp_fu_70_p_dout0(grp_fu_70_p2),
    .grp_fu_70_p_ce(grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_70_p_ce)
);

kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_start),
    .ap_done(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_done),
    .ap_idle(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_idle),
    .ap_ready(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_ready),
    .C_address0(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_address0),
    .C_ce0(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_ce0),
    .C_q0(C_q0),
    .C_address1(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_address1),
    .C_ce1(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_ce1),
    .C_q1(C_q1),
    .F_address0(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_address0),
    .F_ce0(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_ce0),
    .F_we0(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_we0),
    .F_d0(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_d0),
    .D_address0(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_address0),
    .D_ce0(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_ce0),
    .D_q0(D_q0),
    .D_address1(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_address1),
    .D_ce1(grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_ce1),
    .D_q1(D_q1)
);

kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8 grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_start),
    .ap_done(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_done),
    .ap_idle(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_idle),
    .ap_ready(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_ready),
    .E_address0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_address0),
    .E_ce0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_ce0),
    .E_q0(E_q0),
    .E_address1(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_address1),
    .E_ce1(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_ce1),
    .E_q1(E_q1),
    .F_address0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_address0),
    .F_ce0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_ce0),
    .F_q0(F_q0),
    .F_address1(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_address1),
    .F_ce1(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_ce1),
    .F_q1(F_q1),
    .G_address0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_address0),
    .G_ce0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_ce0),
    .G_we0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_we0),
    .G_d0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_d0),
    .grp_fu_66_p_din0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_66_p_din0),
    .grp_fu_66_p_din1(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_66_p_din1),
    .grp_fu_66_p_dout0(grp_fu_66_p2),
    .grp_fu_66_p_ce(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_66_p_ce),
    .grp_fu_70_p_din0(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_70_p_din0),
    .grp_fu_70_p_din1(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_70_p_din1),
    .grp_fu_70_p_dout0(grp_fu_70_p2),
    .grp_fu_70_p_ce(grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_70_p_ce)
);

kernel_3mm_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_66_p0),
    .din1(grp_fu_66_p1),
    .ce(grp_fu_66_ce),
    .dout(grp_fu_66_p2)
);

kernel_3mm_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_70_p0),
    .din1(grp_fu_70_p1),
    .ce(grp_fu_70_ce),
    .dout(grp_fu_70_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_ready == 1'b1)) begin
            grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_ready == 1'b1)) begin
            grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_ready == 1'b1)) begin
            grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        E_address0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        E_address0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_address0;
    end else begin
        E_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        E_ce0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        E_ce0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_ce0;
    end else begin
        E_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        E_ce1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_ce1;
    end else begin
        E_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        E_we0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_we0;
    end else begin
        E_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        F_address0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        F_address0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_address0;
    end else begin
        F_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        F_ce0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        F_ce0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_ce0;
    end else begin
        F_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        F_ce1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_ce1;
    end else begin
        F_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        F_we0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_we0;
    end else begin
        F_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_66_ce = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_66_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_66_ce = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_66_p_ce;
    end else begin
        grp_fu_66_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_66_p0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_66_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_66_p0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_66_p_din0;
    end else begin
        grp_fu_66_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_66_p1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_66_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_66_p1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_66_p_din1;
    end else begin
        grp_fu_66_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_70_ce = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_70_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_70_ce = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_70_p_ce;
    end else begin
        grp_fu_70_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_70_p0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_70_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_70_p0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_70_p_din0;
    end else begin
        grp_fu_70_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_70_p1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_grp_fu_70_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_70_p1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_grp_fu_70_p_din1;
    end else begin
        grp_fu_70_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_address0;

assign A_address1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_address1;

assign A_ce0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_ce0;

assign A_ce1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_A_ce1;

assign B_address0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_address0;

assign B_address1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_address1;

assign B_ce0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_ce0;

assign B_ce1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_B_ce1;

assign C_address0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_address0;

assign C_address1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_address1;

assign C_ce0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_ce0;

assign C_ce1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_C_ce1;

assign D_address0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_address0;

assign D_address1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_address1;

assign D_ce0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_ce0;

assign D_ce1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_D_ce1;

assign E_address1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_E_address1;

assign E_d0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_E_d0;

assign F_address1 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_F_address1;

assign F_d0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_F_d0;

assign G_address0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_address0;

assign G_ce0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_ce0;

assign G_d0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_d0;

assign G_we0 = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_G_we0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_done == 1'b0) | (grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_done == 1'b0));
end

assign grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_start = grp_kernel_3mm_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_36_ap_start_reg;

assign grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_start = grp_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_46_ap_start_reg;

assign grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_start = grp_kernel_3mm_Pipeline_VITIS_LOOP_44_7_VITIS_LOOP_45_8_fu_56_ap_start_reg;

endmodule //kernel_3mm
