cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0~porta_address_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0~porta_datain_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0~porta_we_reg cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0~portb_address_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0~portb_datain_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0~portb_we_reg cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~porta_address_reg0 auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~porta_datain_reg0 auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~porta_we_reg auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portb_address_reg0 auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portb_datain_reg0 auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portb_we_reg auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2~porta_address_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2~porta_datain_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2~porta_we_reg cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2~portb_address_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2~portb_datain_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2~portb_we_reg cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a2
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6~porta_address_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6~porta_datain_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6~porta_we_reg cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6~portb_address_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6~portb_datain_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6~portb_we_reg cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a6
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1~porta_address_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1~porta_datain_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1~porta_we_reg cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1~portb_address_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1~portb_datain_reg0 cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1~portb_we_reg cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[6] clken_ctrl_X10_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[5] clken_ctrl_X10_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] clken_ctrl_X10_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2] clken_ctrl_X10_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[5] clken_ctrl_X10_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[5] clken_ctrl_X10_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[2] clken_ctrl_X10_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] clken_ctrl_X10_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] clken_ctrl_X10_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[4] clken_ctrl_X10_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5] clken_ctrl_X10_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[2] clken_ctrl_X10_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] clken_ctrl_X10_Y9_N0
auto_signaltap_0|acq_trigger_in_reg[6] clken_ctrl_X11_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] clken_ctrl_X11_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] clken_ctrl_X11_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff clken_ctrl_X11_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] clken_ctrl_X11_Y14_N1
auto_signaltap_0|acq_trigger_in_reg[7] clken_ctrl_X11_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] clken_ctrl_X11_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff clken_ctrl_X11_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] clken_ctrl_X11_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] clken_ctrl_X11_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] clken_ctrl_X11_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff clken_ctrl_X11_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] clken_ctrl_X11_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff clken_ctrl_X11_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] clken_ctrl_X11_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] clken_ctrl_X11_Y16_N0
auto_signaltap_0|acq_data_in_reg[7] clken_ctrl_X11_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] clken_ctrl_X11_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] clken_ctrl_X11_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] clken_ctrl_X11_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] clken_ctrl_X11_Y16_N0
auto_signaltap_0|acq_data_in_reg[6] clken_ctrl_X11_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] clken_ctrl_X11_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] clken_ctrl_X11_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] clken_ctrl_X11_Y16_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3] clken_ctrl_X11_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4] clken_ctrl_X11_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[7] clken_ctrl_X11_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] clken_ctrl_X11_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] clken_ctrl_X11_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[7] clken_ctrl_X11_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] clken_ctrl_X11_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[4] clken_ctrl_X11_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[4] clken_ctrl_X11_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] clken_ctrl_X11_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] clken_ctrl_X11_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[7] clken_ctrl_X11_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] clken_ctrl_X11_Y9_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff clken_ctrl_X12_Y14_N0
auto_signaltap_0|acq_trigger_in_reg[0] clken_ctrl_X12_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff clken_ctrl_X12_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] clken_ctrl_X12_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] clken_ctrl_X12_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] clken_ctrl_X12_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] clken_ctrl_X12_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] clken_ctrl_X12_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] clken_ctrl_X12_Y14_N0
auto_signaltap_0|acq_trigger_in_reg[5] clken_ctrl_X12_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff clken_ctrl_X12_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff clken_ctrl_X12_Y14_N0
auto_signaltap_0|acq_data_in_reg[5] clken_ctrl_X12_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] clken_ctrl_X12_Y16_N0
auto_signaltap_0|acq_data_in_reg[1] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] clken_ctrl_X12_Y16_N0
auto_signaltap_0|acq_data_in_reg[0] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] clken_ctrl_X12_Y16_N0
auto_signaltap_0|acq_data_in_reg[4] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] clken_ctrl_X12_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] clken_ctrl_X12_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] clken_ctrl_X12_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff clken_ctrl_X12_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff clken_ctrl_X12_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] clken_ctrl_X12_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] clken_ctrl_X12_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] clken_ctrl_X12_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] clken_ctrl_X12_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff clken_ctrl_X12_Y18_N1
auto_signaltap_0|acq_trigger_in_reg[1] clken_ctrl_X12_Y18_N1
auto_signaltap_0|acq_trigger_in_reg[2] clken_ctrl_X12_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] clken_ctrl_X12_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] clken_ctrl_X12_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff clken_ctrl_X12_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] clken_ctrl_X12_Y18_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[10] clken_ctrl_X12_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[8] clken_ctrl_X12_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[0] clken_ctrl_X12_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a2 clken_ctrl_X13_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a4 clken_ctrl_X13_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4] clken_ctrl_X13_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3] clken_ctrl_X13_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0] clken_ctrl_X13_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a1 clken_ctrl_X13_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity6 clken_ctrl_X13_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[0] clken_ctrl_X13_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a0 clken_ctrl_X13_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a3 clken_ctrl_X13_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a5 clken_ctrl_X13_Y10_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] clken_ctrl_X13_Y16_N0
auto_signaltap_0|acq_data_in_reg[3] clken_ctrl_X13_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] clken_ctrl_X13_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] clken_ctrl_X13_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] clken_ctrl_X13_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] clken_ctrl_X13_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] clken_ctrl_X13_Y16_N0
auto_signaltap_0|acq_data_in_reg[2] clken_ctrl_X13_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] clken_ctrl_X13_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] clken_ctrl_X13_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] clken_ctrl_X13_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] clken_ctrl_X13_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff clken_ctrl_X13_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] clken_ctrl_X13_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] clken_ctrl_X13_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff clken_ctrl_X13_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff clken_ctrl_X13_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] clken_ctrl_X13_Y18_N0
auto_signaltap_0|acq_trigger_in_reg[4] clken_ctrl_X13_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] clken_ctrl_X13_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff clken_ctrl_X13_Y18_N1
auto_signaltap_0|acq_trigger_in_reg[3] clken_ctrl_X13_Y18_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2] clken_ctrl_X13_Y7_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[9] clken_ctrl_X13_Y7_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a1 clken_ctrl_X13_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[3] clken_ctrl_X13_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[7] clken_ctrl_X13_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[2] clken_ctrl_X13_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[8] clken_ctrl_X13_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[1] clken_ctrl_X13_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a2 clken_ctrl_X13_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity8 clken_ctrl_X13_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a0 clken_ctrl_X13_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[9] clken_ctrl_X13_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[6] clken_ctrl_X13_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[10] clken_ctrl_X13_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[7] clken_ctrl_X14_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[8] clken_ctrl_X14_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a10 clken_ctrl_X14_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6] clken_ctrl_X14_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a8 clken_ctrl_X14_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a9 clken_ctrl_X14_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a6 clken_ctrl_X14_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter5a7 clken_ctrl_X14_Y10_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5] clken_ctrl_X14_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[9] clken_ctrl_X14_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[2] clken_ctrl_X14_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity7a[1] clken_ctrl_X14_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[10] clken_ctrl_X14_Y10_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[8] clken_ctrl_X14_Y11_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[5] clken_ctrl_X14_Y11_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[9] clken_ctrl_X14_Y11_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[4] clken_ctrl_X14_Y11_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[7] clken_ctrl_X14_Y11_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[6] clken_ctrl_X14_Y11_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] clken_ctrl_X14_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] clken_ctrl_X14_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] clken_ctrl_X14_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] clken_ctrl_X14_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] clken_ctrl_X14_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] clken_ctrl_X14_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] clken_ctrl_X14_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] clken_ctrl_X14_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] clken_ctrl_X14_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] clken_ctrl_X14_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] clken_ctrl_X14_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] clken_ctrl_X14_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] clken_ctrl_X14_Y20_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[3] clken_ctrl_X14_Y8_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[2] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[3] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[0] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_brp|dffe12a[1] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[0] clken_ctrl_X14_Y8_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[0] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[3] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1] clken_ctrl_X14_Y8_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[2] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[1] clken_ctrl_X14_Y8_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0] clken_ctrl_X14_Y8_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4] clken_ctrl_X14_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5] clken_ctrl_X14_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[3] clken_ctrl_X14_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[0] clken_ctrl_X14_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[1] clken_ctrl_X14_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[7] clken_ctrl_X14_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6] clken_ctrl_X14_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[1] clken_ctrl_X14_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3] clken_ctrl_X14_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[4] clken_ctrl_X14_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[5] clken_ctrl_X14_Y9_N1
cmos1_fifo_inst|q[11] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[6] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[5] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[10] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[7] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[14] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[8] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[4] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[9] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[12] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[13] clken_ctrl_X16_Y10_N0
cmos1_fifo_inst|q[3] clken_ctrl_X16_Y10_N0
camera_if_inst|u_I2C_AV_Config|LUT_INDEX[1] clken_ctrl_X16_Y11_N0
camera_if_inst|u_I2C_AV_Config|LUT_INDEX[2] clken_ctrl_X16_Y11_N0
camera_if_inst|u_I2C_AV_Config|LUT_INDEX[3] clken_ctrl_X16_Y11_N0
camera_if_inst|u_I2C_AV_Config|LUT_INDEX[4] clken_ctrl_X16_Y11_N0
camera_if_inst|u_I2C_AV_Config|LUT_INDEX[5] clken_ctrl_X16_Y11_N0
camera_if_inst|u_I2C_AV_Config|LUT_INDEX[6] clken_ctrl_X16_Y11_N0
camera_if_inst|u_I2C_AV_Config|LUT_INDEX[7] clken_ctrl_X16_Y11_N0
camera_if_inst|u_I2C_AV_Config|mSetup_ST.10 clken_ctrl_X16_Y11_N1
camera_if_inst|u_I2C_AV_Config|mSetup_ST.00 clken_ctrl_X16_Y11_N1
camera_if_inst|u_I2C_AV_Config|mSetup_ST.01 clken_ctrl_X16_Y11_N1
cmos1_fifo_inst|q[25] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[15] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[18] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[23] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[21] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[16] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[17] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[20] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[24] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[19] clken_ctrl_X16_Y12_N0
cmos1_fifo_inst|q[22] clken_ctrl_X16_Y12_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] clken_ctrl_X16_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] clken_ctrl_X16_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] clken_ctrl_X16_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] clken_ctrl_X16_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] clken_ctrl_X16_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] clken_ctrl_X16_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] clken_ctrl_X16_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] clken_ctrl_X16_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] clken_ctrl_X16_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] clken_ctrl_X16_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] clken_ctrl_X16_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] clken_ctrl_X16_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] clken_ctrl_X16_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] clken_ctrl_X16_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] clken_ctrl_X16_Y16_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] clken_ctrl_X16_Y16_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] clken_ctrl_X16_Y16_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] clken_ctrl_X16_Y16_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] clken_ctrl_X16_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] clken_ctrl_X16_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] clken_ctrl_X16_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] clken_ctrl_X16_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] clken_ctrl_X16_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] clken_ctrl_X16_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] clken_ctrl_X16_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] clken_ctrl_X16_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] clken_ctrl_X16_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] clken_ctrl_X16_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] clken_ctrl_X16_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] clken_ctrl_X16_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] clken_ctrl_X16_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] clken_ctrl_X16_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] clken_ctrl_X16_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] clken_ctrl_X16_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] clken_ctrl_X16_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] clken_ctrl_X16_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] clken_ctrl_X16_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] clken_ctrl_X16_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] clken_ctrl_X16_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] clken_ctrl_X16_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] clken_ctrl_X16_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] clken_ctrl_X16_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] clken_ctrl_X16_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] clken_ctrl_X16_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] clken_ctrl_X16_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] clken_ctrl_X16_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] clken_ctrl_X16_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] clken_ctrl_X16_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] clken_ctrl_X16_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] clken_ctrl_X16_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] clken_ctrl_X16_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] clken_ctrl_X16_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] clken_ctrl_X16_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] clken_ctrl_X16_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] clken_ctrl_X16_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] clken_ctrl_X16_Y19_N0
cmos1_fifo_inst|q[1] clken_ctrl_X16_Y8_N0
cmos1_fifo_inst|q[27] clken_ctrl_X16_Y8_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1] clken_ctrl_X16_Y8_N1
cmos1_fifo_inst|q[31] clken_ctrl_X16_Y8_N0
cmos1_fifo_inst|q[28] clken_ctrl_X16_Y8_N0
cmos1_fifo_inst|q[26] clken_ctrl_X16_Y8_N0
cmos1_fifo_inst|q[30] clken_ctrl_X16_Y8_N0
cmos1_fifo_inst|q[2] clken_ctrl_X16_Y8_N0
cmos1_fifo_inst|q[29] clken_ctrl_X16_Y8_N0
cmos1_fifo_inst|q[0] clken_ctrl_X16_Y8_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[12] clken_ctrl_X16_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[10] clken_ctrl_X16_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[8] clken_ctrl_X16_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[6] clken_ctrl_X16_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1] clken_ctrl_X16_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[9] clken_ctrl_X16_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[10] clken_ctrl_X16_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[11] clken_ctrl_X16_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit[0] clken_ctrl_X16_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit[1] clken_ctrl_X16_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0] clken_ctrl_X16_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2] clken_ctrl_X16_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[8] clken_ctrl_X16_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe19a[9] clken_ctrl_X16_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[10] clken_ctrl_X16_Y9_N1
camera_if_inst|u_I2C_AV_Config|u0|I2C_BIT clken_ctrl_X17_Y10_N0
camera_if_inst|u_I2C_AV_Config|mI2C_GO clken_ctrl_X17_Y11_N0
camera_if_inst|u_I2C_AV_Config|mI2C_WR clken_ctrl_X17_Y11_N0
camera_if_inst|u_I2C_AV_Config|u0|ACKW3 clken_ctrl_X17_Y11_N0
camera_if_inst|u_I2C_AV_Config|LUT_INDEX[0] clken_ctrl_X17_Y11_N1
camera_if_inst|u_I2C_AV_Config|u0|ACKR3 clken_ctrl_X17_Y11_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] clken_ctrl_X17_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] clken_ctrl_X17_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] clken_ctrl_X17_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] clken_ctrl_X17_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] clken_ctrl_X17_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] clken_ctrl_X17_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] clken_ctrl_X17_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] clken_ctrl_X17_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] clken_ctrl_X17_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] clken_ctrl_X17_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] clken_ctrl_X17_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] clken_ctrl_X17_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] clken_ctrl_X17_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] clken_ctrl_X17_Y14_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] clken_ctrl_X17_Y14_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] clken_ctrl_X17_Y14_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 clken_ctrl_X17_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] clken_ctrl_X17_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] clken_ctrl_X17_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg clken_ctrl_X17_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] clken_ctrl_X17_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] clken_ctrl_X17_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] clken_ctrl_X17_Y15_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] clken_ctrl_X17_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] clken_ctrl_X17_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] clken_ctrl_X17_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] clken_ctrl_X17_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] clken_ctrl_X17_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] clken_ctrl_X17_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] clken_ctrl_X17_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] clken_ctrl_X17_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] clken_ctrl_X17_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] clken_ctrl_X17_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] clken_ctrl_X17_Y17_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] clken_ctrl_X17_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] clken_ctrl_X17_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] clken_ctrl_X17_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] clken_ctrl_X17_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] clken_ctrl_X17_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] clken_ctrl_X17_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] clken_ctrl_X17_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] clken_ctrl_X17_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] clken_ctrl_X17_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] clken_ctrl_X17_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] clken_ctrl_X17_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] clken_ctrl_X17_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] clken_ctrl_X17_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] clken_ctrl_X17_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] clken_ctrl_X17_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] clken_ctrl_X17_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] clken_ctrl_X17_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] clken_ctrl_X17_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] clken_ctrl_X17_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] clken_ctrl_X17_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] clken_ctrl_X17_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] clken_ctrl_X17_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] clken_ctrl_X17_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] clken_ctrl_X17_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] clken_ctrl_X17_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] clken_ctrl_X17_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] clken_ctrl_X17_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] clken_ctrl_X17_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] clken_ctrl_X17_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] clken_ctrl_X17_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] clken_ctrl_X17_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] clken_ctrl_X17_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] clken_ctrl_X17_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] clken_ctrl_X17_Y20_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17|dffe18a[6] clken_ctrl_X17_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[9] clken_ctrl_X17_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[8] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[7] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_bwp|dffe12a[9] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6] clken_ctrl_X17_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[8] clken_ctrl_X17_Y9_N1
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] clken_ctrl_X17_Y9_N0
cmos1_fifo_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] clken_ctrl_X17_Y9_N0
camera_if_inst|u_I2C_AV_Config|u0|END clken_ctrl_X18_Y10_N0
camera_if_inst|u_I2C_AV_Config|u0|SCLK clken_ctrl_X18_Y10_N0
camera_if_inst|u_I2C_AV_Config|u0|ACKW2 clken_ctrl_X18_Y11_N0
camera_if_inst|u_I2C_AV_Config|u0|ACKR1 clken_ctrl_X18_Y11_N0
camera_if_inst|u_I2C_AV_Config|u0|ACKR2 clken_ctrl_X18_Y11_N0
camera_if_inst|u_I2C_AV_Config|u0|ACKW1 clken_ctrl_X18_Y11_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] clken_ctrl_X18_Y13_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] clken_ctrl_X18_Y13_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] clken_ctrl_X18_Y13_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] clken_ctrl_X18_Y13_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg clken_ctrl_X18_Y13_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] clken_ctrl_X18_Y13_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] clken_ctrl_X18_Y13_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] clken_ctrl_X18_Y13_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] clken_ctrl_X18_Y13_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] clken_ctrl_X18_Y13_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] clken_ctrl_X18_Y13_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg clken_ctrl_X18_Y13_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] clken_ctrl_X18_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] clken_ctrl_X18_Y15_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] clken_ctrl_X18_Y15_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] clken_ctrl_X18_Y15_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] clken_ctrl_X18_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] clken_ctrl_X18_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] clken_ctrl_X18_Y15_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] clken_ctrl_X18_Y15_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo clken_ctrl_X18_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] clken_ctrl_X18_Y16_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] clken_ctrl_X18_Y16_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] clken_ctrl_X18_Y16_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] clken_ctrl_X18_Y16_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] clken_ctrl_X18_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] clken_ctrl_X18_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] clken_ctrl_X18_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] clken_ctrl_X18_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] clken_ctrl_X18_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] clken_ctrl_X18_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] clken_ctrl_X18_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] clken_ctrl_X18_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] clken_ctrl_X18_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] clken_ctrl_X18_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] clken_ctrl_X18_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] clken_ctrl_X18_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] clken_ctrl_X18_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] clken_ctrl_X18_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] clken_ctrl_X18_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] clken_ctrl_X18_Y17_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] clken_ctrl_X18_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] clken_ctrl_X18_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] clken_ctrl_X18_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] clken_ctrl_X18_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all clken_ctrl_X18_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|power_up_mode_source_reg clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff clken_ctrl_X18_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] clken_ctrl_X18_Y20_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] clken_ctrl_X18_Y20_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] clken_ctrl_X19_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] clken_ctrl_X19_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] clken_ctrl_X19_Y16_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] clken_ctrl_X19_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] clken_ctrl_X19_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] clken_ctrl_X19_Y16_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] clken_ctrl_X19_Y16_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] clken_ctrl_X19_Y16_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] clken_ctrl_X19_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] clken_ctrl_X19_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] clken_ctrl_X19_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg clken_ctrl_X19_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg clken_ctrl_X19_Y17_N1
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] clken_ctrl_X19_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] clken_ctrl_X19_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] clken_ctrl_X19_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] clken_ctrl_X19_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] clken_ctrl_X19_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] clken_ctrl_X19_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] clken_ctrl_X19_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] clken_ctrl_X19_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] clken_ctrl_X19_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] clken_ctrl_X19_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] clken_ctrl_X19_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] clken_ctrl_X19_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] clken_ctrl_X19_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] clken_ctrl_X19_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] clken_ctrl_X19_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] clken_ctrl_X19_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] clken_ctrl_X19_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] clken_ctrl_X19_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] clken_ctrl_X19_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] clken_ctrl_X19_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] clken_ctrl_X19_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] clken_ctrl_X19_Y19_N0
camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[0] clken_ctrl_X19_Y8_N1
camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[1] clken_ctrl_X19_Y8_N1
camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[2] clken_ctrl_X19_Y8_N1
camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[3] clken_ctrl_X19_Y8_N1
camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[4] clken_ctrl_X19_Y8_N1
camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[5] clken_ctrl_X19_Y8_N1
alt_pll_inst|altpll_component|auto_generated|pll_lock_sync clken_ctrl_X1_Y1_N0
camera_if_inst|h_cnt[0] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[5] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[6] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[7] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[8] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[9] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[1] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[10] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[11] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[12] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[13] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[14] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[15] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[2] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[3] clken_ctrl_X1_Y7_N0
camera_if_inst|h_cnt[4] clken_ctrl_X1_Y7_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][21] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][22] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][23] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][24] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][25] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][17] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][26] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][27] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][28] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][29] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][30] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][31] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][18] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][19] clken_ctrl_X21_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[1][20] clken_ctrl_X21_Y14_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] clken_ctrl_X21_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] clken_ctrl_X21_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] clken_ctrl_X21_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] clken_ctrl_X21_Y15_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] clken_ctrl_X21_Y16_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] clken_ctrl_X21_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] clken_ctrl_X21_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] clken_ctrl_X21_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] clken_ctrl_X21_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] clken_ctrl_X21_Y17_N0
auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] clken_ctrl_X21_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig clken_ctrl_X21_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out clken_ctrl_X21_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] clken_ctrl_X21_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] clken_ctrl_X21_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] clken_ctrl_X21_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] clken_ctrl_X21_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed clken_ctrl_X21_Y20_N0
eth_udp_inst|ip_send_inst|check_sum[8] clken_ctrl_X22_Y14_N0
eth_udp_inst|ip_send_inst|check_sum[13] clken_ctrl_X22_Y14_N0
eth_udp_inst|ip_send_inst|check_sum[14] clken_ctrl_X22_Y14_N0
eth_udp_inst|ip_send_inst|check_sum[15] clken_ctrl_X22_Y14_N0
eth_udp_inst|ip_send_inst|check_sum[16] clken_ctrl_X22_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[2][11] clken_ctrl_X22_Y14_N1
eth_udp_inst|ip_send_inst|check_sum[9] clken_ctrl_X22_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[2][10] clken_ctrl_X22_Y14_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][12] clken_ctrl_X22_Y14_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][8] clken_ctrl_X22_Y14_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][14] clken_ctrl_X22_Y14_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][9] clken_ctrl_X22_Y14_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][13] clken_ctrl_X22_Y14_N1
eth_udp_inst|ip_send_inst|check_sum[10] clken_ctrl_X22_Y14_N0
eth_udp_inst|ip_send_inst|check_sum[11] clken_ctrl_X22_Y14_N0
eth_udp_inst|ip_send_inst|check_sum[12] clken_ctrl_X22_Y14_N0
eth_udp_inst|ip_send_inst|ip_udp_head[2][2] clken_ctrl_X22_Y15_N0
eth_udp_inst|ip_send_inst|ip_udp_head[2][5] clken_ctrl_X22_Y15_N0
eth_udp_inst|ip_send_inst|check_sum[18] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][7] clken_ctrl_X22_Y15_N0
eth_udp_inst|ip_send_inst|check_sum[0] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|check_sum[1] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][6] clken_ctrl_X22_Y15_N0
eth_udp_inst|ip_send_inst|check_sum[2] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|check_sum[3] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|check_sum[4] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|check_sum[5] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|check_sum[6] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|check_sum[7] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][3] clken_ctrl_X22_Y15_N0
eth_udp_inst|ip_send_inst|check_sum[17] clken_ctrl_X22_Y15_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][1] clken_ctrl_X22_Y15_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] clken_ctrl_X22_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] clken_ctrl_X22_Y17_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] clken_ctrl_X22_Y17_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] clken_ctrl_X22_Y17_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] clken_ctrl_X22_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] clken_ctrl_X22_Y17_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] clken_ctrl_X22_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] clken_ctrl_X22_Y17_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] clken_ctrl_X22_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] clken_ctrl_X22_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] clken_ctrl_X22_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] clken_ctrl_X22_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] clken_ctrl_X22_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] clken_ctrl_X22_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] clken_ctrl_X22_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] clken_ctrl_X22_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] clken_ctrl_X22_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] clken_ctrl_X22_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] clken_ctrl_X22_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] clken_ctrl_X22_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] clken_ctrl_X22_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] clken_ctrl_X22_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] clken_ctrl_X22_Y18_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] clken_ctrl_X22_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set clken_ctrl_X22_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var clken_ctrl_X22_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] clken_ctrl_X22_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] clken_ctrl_X22_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done clken_ctrl_X22_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] clken_ctrl_X22_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped clken_ctrl_X22_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var clken_ctrl_X22_Y19_N1
eth_udp_inst|ip_send_inst|state.IP_UDP_HEAD clken_ctrl_X23_Y16_N0
eth_udp_inst|ip_send_inst|eth_tx_data[2] clken_ctrl_X23_Y16_N1
eth_udp_inst|ip_send_inst|eth_tx_data[0] clken_ctrl_X23_Y16_N1
eth_udp_inst|ip_send_inst|packet_head[7][7] clken_ctrl_X23_Y16_N1
eth_udp_inst|ip_send_inst|eth_tx_data[3] clken_ctrl_X23_Y16_N1
eth_udp_inst|ip_send_inst|state.ETH_HEAD clken_ctrl_X23_Y16_N0
eth_udp_inst|ip_send_inst|eth_tx_data[1] clken_ctrl_X23_Y16_N1
eth_udp_inst|ip_send_inst|state.PACKET_HEAD clken_ctrl_X23_Y16_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] clken_ctrl_X23_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] clken_ctrl_X23_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] clken_ctrl_X23_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] clken_ctrl_X23_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] clken_ctrl_X23_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] clken_ctrl_X23_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] clken_ctrl_X23_Y19_N0
eth_udp_inst|ip_send_inst|send_end clken_ctrl_X24_Y12_N0
eth_udp_inst|ip_send_inst|cnt[1] clken_ctrl_X24_Y15_N1
eth_udp_inst|ip_send_inst|cnt[2] clken_ctrl_X24_Y15_N1
eth_udp_inst|ip_send_inst|cnt[3] clken_ctrl_X24_Y15_N1
eth_udp_inst|ip_send_inst|cnt[4] clken_ctrl_X24_Y15_N1
eth_udp_inst|ip_send_inst|cnt[0] clken_ctrl_X24_Y15_N1
eth_udp_inst|ip_send_inst|state.SEND_DATA clken_ctrl_X24_Y16_N0
eth_udp_inst|ip_send_inst|send_en_r clken_ctrl_X24_Y16_N1
eth_udp_inst|ip_send_inst|data_len[10] clken_ctrl_X24_Y16_N1
eth_udp_inst|ip_send_inst|state.CRC clken_ctrl_X24_Y16_N0
eth_udp_inst|ip_send_inst|sw_en clken_ctrl_X24_Y16_N1
led_r clken_ctrl_X24_Y18_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] clken_ctrl_X24_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] clken_ctrl_X24_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] clken_ctrl_X24_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] clken_ctrl_X24_Y19_N0
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] clken_ctrl_X24_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] clken_ctrl_X24_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] clken_ctrl_X24_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] clken_ctrl_X24_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] clken_ctrl_X24_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] clken_ctrl_X24_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] clken_ctrl_X24_Y19_N1
auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] clken_ctrl_X24_Y19_N0
eth_udp_inst|crc32_inst|crc_data[9] clken_ctrl_X25_Y12_N0
eth_udp_inst|crc32_inst|crc_data[13] clken_ctrl_X25_Y12_N0
eth_udp_inst|crc32_inst|crc_data[17] clken_ctrl_X25_Y12_N0
eth_udp_inst|crc32_inst|crc_data[23] clken_ctrl_X25_Y12_N0
eth_udp_inst|crc32_inst|crc_data[27] clken_ctrl_X25_Y12_N0
eth_udp_inst|crc32_inst|crc_data[5] clken_ctrl_X25_Y12_N0
eth_udp_inst|crc32_inst|crc_data[31] clken_ctrl_X25_Y12_N0
eth_udp_inst|ip_send_inst|crc_clr clken_ctrl_X25_Y12_N1
eth_udp_inst|crc32_inst|crc_data[1] clken_ctrl_X25_Y12_N0
eth_udp_inst|crc32_inst|crc_data[26] clken_ctrl_X25_Y13_N0
eth_udp_inst|crc32_inst|crc_data[24] clken_ctrl_X25_Y13_N0
eth_udp_inst|crc32_inst|crc_data[30] clken_ctrl_X25_Y13_N0
eth_udp_inst|ip_send_inst|cnt_send_bit[1] clken_ctrl_X25_Y13_N1
eth_udp_inst|crc32_inst|crc_data[28] clken_ctrl_X25_Y13_N0
eth_udp_inst|crc32_inst|crc_data[18] clken_ctrl_X25_Y13_N0
eth_udp_inst|crc32_inst|crc_data[22] clken_ctrl_X25_Y13_N0
eth_udp_inst|ip_send_inst|cnt_send_bit[0] clken_ctrl_X25_Y13_N1
eth_udp_inst|crc32_inst|crc_data[20] clken_ctrl_X25_Y13_N0
eth_udp_inst|ip_send_inst|cnt_send_bit[2] clken_ctrl_X25_Y13_N1
eth_udp_inst|ip_send_inst|eth_tx_en clken_ctrl_X25_Y15_N0
eth_udp_inst|ip_send_inst|read_data_req clken_ctrl_X25_Y15_N0
eth_udp_inst|ip_send_inst|ip_udp_head[0][10] clken_ctrl_X25_Y15_N0
eth_udp_inst|ip_send_inst|ip_udp_head[2][0] clken_ctrl_X25_Y15_N1
eth_udp_inst|ip_send_inst|ip_udp_head[2][4] clken_ctrl_X25_Y15_N1
eth_udp_inst|ip_send_inst|ip_udp_head[1][16] clken_ctrl_X25_Y15_N0
eth_udp_inst|ip_send_inst|ip_udp_head[2][15] clken_ctrl_X25_Y15_N1
eth_udp_inst|ip_send_inst|crc_en clken_ctrl_X25_Y15_N0
timer[12] clken_ctrl_X25_Y18_N0
timer[17] clken_ctrl_X25_Y18_N0
timer[18] clken_ctrl_X25_Y18_N0
timer[19] clken_ctrl_X25_Y18_N0
timer[20] clken_ctrl_X25_Y18_N0
timer[21] clken_ctrl_X25_Y18_N0
timer[13] clken_ctrl_X25_Y18_N0
timer[22] clken_ctrl_X25_Y18_N0
timer[23] clken_ctrl_X25_Y18_N0
timer[24] clken_ctrl_X25_Y18_N0
timer[14] clken_ctrl_X25_Y18_N0
timer[15] clken_ctrl_X25_Y18_N0
timer[16] clken_ctrl_X25_Y18_N0
timer[1] clken_ctrl_X25_Y19_N0
timer[2] clken_ctrl_X25_Y19_N0
timer[3] clken_ctrl_X25_Y19_N0
timer[4] clken_ctrl_X25_Y19_N0
timer[5] clken_ctrl_X25_Y19_N0
timer[6] clken_ctrl_X25_Y19_N0
timer[7] clken_ctrl_X25_Y19_N0
timer[8] clken_ctrl_X25_Y19_N0
timer[9] clken_ctrl_X25_Y19_N0
timer[10] clken_ctrl_X25_Y19_N0
timer[11] clken_ctrl_X25_Y19_N0
timer[0] clken_ctrl_X25_Y19_N0
eth_udp_inst|crc32_inst|crc_data[7] clken_ctrl_X26_Y12_N0
eth_udp_inst|crc32_inst|crc_data[25] clken_ctrl_X26_Y12_N0
eth_udp_inst|crc32_inst|crc_data[11] clken_ctrl_X26_Y12_N0
eth_udp_inst|crc32_inst|crc_data[15] clken_ctrl_X26_Y12_N0
eth_udp_inst|crc32_inst|crc_data[29] clken_ctrl_X26_Y12_N0
eth_udp_inst|crc32_inst|crc_data[3] clken_ctrl_X26_Y12_N0
eth_udp_inst|crc32_inst|crc_data[19] clken_ctrl_X26_Y12_N0
eth_udp_inst|crc32_inst|crc_data[21] clken_ctrl_X26_Y12_N0
eth_udp_inst|crc32_inst|crc_data[8] clken_ctrl_X26_Y13_N0
eth_udp_inst|crc32_inst|crc_data[4] clken_ctrl_X26_Y13_N0
eth_udp_inst|crc32_inst|crc_data[12] clken_ctrl_X26_Y13_N0
eth_udp_inst|crc32_inst|crc_data[2] clken_ctrl_X26_Y13_N0
eth_udp_inst|crc32_inst|crc_data[6] clken_ctrl_X26_Y13_N0
eth_udp_inst|crc32_inst|crc_data[14] clken_ctrl_X26_Y13_N0
eth_udp_inst|crc32_inst|crc_data[16] clken_ctrl_X26_Y13_N0
eth_udp_inst|crc32_inst|crc_data[10] clken_ctrl_X26_Y13_N0
eth_udp_inst|crc32_inst|crc_data[0] clken_ctrl_X26_Y13_N0
eth_udp_inst|ip_send_inst|data_cnt[0] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[5] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[6] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[7] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[8] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[9] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[1] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[10] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[11] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[12] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[13] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[14] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[15] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[2] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[3] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|data_cnt[4] clken_ctrl_X26_Y15_N1
eth_udp_inst|ip_send_inst|cnt_add[2] clken_ctrl_X26_Y16_N0
eth_udp_inst|ip_send_inst|cnt_add[3] clken_ctrl_X26_Y16_N0
eth_udp_inst|ip_send_inst|cnt_add[4] clken_ctrl_X26_Y16_N0
eth_udp_inst|ip_send_inst|state.CHECK_SUM clken_ctrl_X26_Y16_N1
eth_udp_inst|ip_send_inst|state.IDLE clken_ctrl_X26_Y16_N1
eth_udp_inst|ip_send_inst|cnt_add[0] clken_ctrl_X26_Y16_N0
eth_udp_inst|ip_send_inst|cnt_add[1] clken_ctrl_X26_Y16_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CTRL_CLK clken_ctrl_X28_Y9_N0
camera_if_inst|u_I2C_AV_Config|i2c_en_r1 clken_ctrl_X28_Y9_N0
camera_if_inst|u_I2C_AV_Config|i2c_en_r0 clken_ctrl_X28_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[0] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[5] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[6] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[7] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[8] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[9] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[1] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[10] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[11] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[12] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[13] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[14] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[15] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[2] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[3] clken_ctrl_X29_Y9_N0
camera_if_inst|u_I2C_AV_Config|mI2C_CLK_DIV[4] clken_ctrl_X29_Y9_N0
camera_if_inst|cam_hsync_r[1] clken_ctrl_X2_Y7_N0
camera_if_inst|cam_vsync_r[0] clken_ctrl_X2_Y7_N0
camera_if_inst|f_cnt[0] clken_ctrl_X2_Y7_N0
camera_if_inst|f_cnt[2] clken_ctrl_X2_Y7_N0
camera_if_inst|cam_vsync_r[1] clken_ctrl_X2_Y7_N0
camera_if_inst|cam_hsync_r[0] clken_ctrl_X2_Y7_N0
camera_if_inst|f_cnt[1] clken_ctrl_X2_Y7_N0
camera_if_inst|cam_data_r0[7] clken_ctrl_X2_Y7_N0
camera_if_inst|f_cnt[3] clken_ctrl_X2_Y7_N0
reset_init[1] clken_ctrl_X33_Y12_N0
reset_init[2] clken_ctrl_X33_Y12_N0
reset_init[3] clken_ctrl_X33_Y12_N0
reset_init[4] clken_ctrl_X33_Y12_N0
reset_init[0] clken_ctrl_X33_Y12_N0
reset_init[5] clken_ctrl_X33_Y12_N1
mii_to_rmii_inst|tx_dv_reg clken_ctrl_X33_Y16_N0
mii_to_rmii_inst|rd_flag clken_ctrl_X33_Y16_N0
mii_to_rmii_inst|tx_data_reg[2] clken_ctrl_X33_Y16_N0
mii_to_rmii_inst|tx_data_reg[3] clken_ctrl_X33_Y16_N0
mii_to_rmii_inst|eth_tx_data_reg[0] clken_ctrl_X33_Y16_N1
mii_to_rmii_inst|tx_data_reg[0] clken_ctrl_X33_Y16_N0
mii_to_rmii_inst|eth_tx_dv clken_ctrl_X33_Y16_N0
mii_to_rmii_inst|tx_data_reg[1] clken_ctrl_X33_Y16_N0
mii_to_rmii_inst|eth_tx_data[0] clken_ctrl_X33_Y16_N0
mii_to_rmii_inst|eth_tx_data_reg[1] clken_ctrl_X33_Y16_N1
mii_to_rmii_inst|eth_tx_data[1] clken_ctrl_X33_Y16_N0
clk_25m clken_ctrl_X33_Y16_N0
camera_if_inst|v_cnt[0] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[5] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[6] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[7] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[8] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[9] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[1] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[10] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[11] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[12] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[13] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[14] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[15] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[2] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[3] clken_ctrl_X5_Y7_N1
camera_if_inst|v_cnt[4] clken_ctrl_X5_Y7_N1
camera_if_inst|cam_data_r0[6] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r1[3] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r0[4] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r0[1] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r1[6] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r1[7] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r1[0] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r0[5] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r1[1] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r0[3] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r1[5] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r1[2] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r0[0] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r1[4] clken_ctrl_X9_Y7_N0
camera_if_inst|cam_data_r0[2] clken_ctrl_X9_Y7_N0
