<dec f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='393' type='bool llvm::PPCInstrInfo::isCoalescableExtInstr(const llvm::MachineInstr &amp; MI, llvm::Register &amp; SrcReg, llvm::Register &amp; DstReg, unsigned int &amp; SubIdx) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='246' c='_ZNK4llvm15TargetInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1054' ll='1067' type='bool llvm::PPCInstrInfo::isCoalescableExtInstr(const llvm::MachineInstr &amp; MI, llvm::Register &amp; SrcReg, llvm::Register &amp; DstReg, unsigned int &amp; SubIdx) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1053'>// Detect 32 -&gt; 64-bit extensions where we may reuse the low sub-register.</doc>
