// Seed: 1783776337
module module_0;
  logic id_1;
  logic id_2;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd93
) (
    output supply0 id_0,
    output uwire   _id_1
);
  integer [id_1 : -1 'b0 ==  id_1] id_3;
  ;
  integer id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri id_3
    , id_6,
    output tri1 id_4
);
  wire id_7;
  initial id_6 = id_1 ? id_2 : -1;
  module_0 modCall_1 ();
  logic id_8;
  ;
endmodule
