$version Generated by VerilatedVcd $end
$date Sat Oct 19 21:21:10 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 % clock $end
  $var wire 10 ' io_Address [9:0] $end
  $var wire 32 ( io_DataIn [31:0] $end
  $var wire 32 ) io_DataOut [31:0] $end
  $var wire  1 + io_ld $end
  $var wire  1 * io_str $end
  $var wire  1 & reset $end
  $scope module MainMem $end
   $var wire  1 % clock $end
   $var wire 10 $ dMem__T_20_addr [9:0] $end
   $var wire 10 $ dMem__T_20_addr_pipe_0 [9:0] $end
   $var wire 32 # dMem__T_20_data [31:0] $end
   $var wire 10 ' dMem__T_24_addr [9:0] $end
   $var wire 32 ( dMem__T_24_data [31:0] $end
   $var wire  1 , dMem__T_24_en $end
   $var wire  1 - dMem__T_24_mask $end
   $var wire 10 ' io_Address [9:0] $end
   $var wire 32 ( io_DataIn [31:0] $end
   $var wire 32 ) io_DataOut [31:0] $end
   $var wire  1 + io_ld $end
   $var wire  1 * io_str $end
   $var wire  1 & reset $end
   $scope module BindsTo_0_MainMem_Inst $end
    $var wire  1 % clock $end
    $var wire 10 ' io_Address [9:0] $end
    $var wire 32 ( io_DataIn [31:0] $end
    $var wire 32 ) io_DataOut [31:0] $end
    $var wire  1 + io_ld $end
    $var wire  1 * io_str $end
    $var wire  1 & reset $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000101 #
b0000000000 $
0%
1&
b0000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
0*
0+
0,
1-
#1
1%
#2
0%
#3
1%
#4
0%
#5
1%
#6
0%
#7
1%
#8
0%
#9
1%
#10
0%
0&
b0000000001 '
b00000000000000000000000000000101 (
1*
1,
#11
1%
#12
0%
#13
1%
#14
0%
#15
1%
#16
0%
b00000000000000000000000000000101 )
1+
0,
#17
b0000000001 $
1%
#18
0%
#19
1%
#20
0%
#21
1%
