// Seed: 2288111907
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3
);
  tri0 id_5 = id_0;
  wand id_6 = {1{id_3 | id_2}};
  assign id_5 = id_1;
  assign module_1.id_0 = 0;
  localparam time id_7 = "";
  assign id_5 = -1;
  wire id_8;
  logic [1 : -1] id_9;
  wire id_10 = -1;
  always @(1 or posedge id_2);
  wire id_11 = id_7;
  assign id_10 = 1'b0;
  initial id_9 = id_5;
  assign id_9 = id_11;
endmodule
module module_1 #(
    parameter id_6 = 32'd1
) (
    output wire id_0,
    input supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire _id_6,
    input uwire id_7,
    input wand id_8,
    input supply0 id_9,
    output tri1 id_10,
    input tri id_11
);
  logic [!  id_6 : -1] id_13;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_4
  );
  always assign id_10 = id_5;
endmodule
