// Seed: 578507556
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign module_1.type_2 = 0;
  wire id_3;
  tri  id_4, id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wand id_5,
    output logic id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri id_10,
    input tri1 id_11,
    input logic id_12,
    input tri0 id_13,
    input uwire id_14,
    output tri1 id_15,
    output tri1 id_16,
    output supply0 id_17
);
  assign id_17 = id_1;
  always_ff #1 id_6 <= id_12;
  wire id_19 = id_13;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  initial begin : LABEL_0
    #1 id_3 = 1;
  end
endmodule
