{"Source Block": ["oh/elink/dv/elink_e16_model.v@1298:1310@HdlStmProcess", "\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (start_tran | burst_tran))\n       dstaddr_int[31:28] <= dstaddr_in[31:28];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (dstaddr_2712_en | burst_tran))\n       dstaddr_int[27:12] <= dstaddr_in[27:12];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (dstaddr_1100_en | burst_tran))\n       dstaddr_int[11:0] <= dstaddr_in[11:0];\n       \n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1302:1314", "\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (dstaddr_2712_en | burst_tran))\n       dstaddr_int[27:12] <= dstaddr_in[27:12];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (dstaddr_1100_en | burst_tran))\n       dstaddr_int[11:0] <= dstaddr_in[11:0];\n       \n   //# data mode\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & datamode_en)\n       datamode[1:0] <= fifo_data_reg[3:2];\n"]], "Diff Content": {"Delete": [[1303, "   always @ (posedge rxi_lclk)\n"], [1304, "     if(fifo_data_val & (dstaddr_2712_en | burst_tran))\n"], [1305, "       dstaddr_int[27:12] <= dstaddr_in[27:12];\n"]], "Add": [[1305, "   input  reset;  //do we need this???\n"]]}}