

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Tue Nov 28 22:20:04 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        test
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |            |           |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |    LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |+ example                            |     -|  0.00|      177|  1.770e+03|         -|      178|     -|        no|  2 (~0%)|   -|  1121 (~0%)|  2004 (3%)|    -|
    | + example_Pipeline_1                |     -|  0.00|       53|    530.000|         -|       53|     -|        no|        -|   -|    56 (~0%)|   75 (~0%)|    -|
    |  o Loop 1                           |     -|  7.30|       51|    510.000|         3|        1|    50|       yes|        -|   -|           -|          -|    -|
    | + example_Pipeline_VITIS_LOOP_39_1  |     -|  1.34|       53|    530.000|         -|       53|     -|        no|        -|   -|    55 (~0%)|  101 (~0%)|    -|
    |  o VITIS_LOOP_39_1                  |     -|  7.30|       51|    510.000|         3|        1|    50|       yes|        -|   -|           -|          -|    -|
    | + example_Pipeline_3                |     -|  0.00|       53|    530.000|         -|       53|     -|        no|        -|   -|    44 (~0%)|   73 (~0%)|    -|
    |  o Loop 1                           |     -|  7.30|       51|    510.000|         3|        1|    50|       yes|        -|   -|           -|          -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | a_1      | 0x10   | 32    | W      | Data signal of a |
| s_axi_control | a_2      | 0x14   | 32    | W      | Data signal of a |
+---------------+----------+--------+-------+--------+------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | inout     | pointer  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| a        | m_axi_gmem    | interface |          |                               |
| a        | s_axi_control | register  | offset   | name=a_1 offset=0x10 range=32 |
| a        | s_axi_control | register  | offset   | name=a_2 offset=0x14 range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+-----------+--------+-------+-----------------------+
| HW Interface | Loop      | Direction | Length | Width | Location              |
+--------------+-----------+-----------+--------+-------+-----------------------+
| m_axi_gmem   | anonymous | read      | 50     | 32    | test/example.cpp:37:5 |
| m_axi_gmem   | anonymous | write     | 50     | 32    | test/example.cpp:43:5 |
+--------------+-----------+-----------+--------+-------+-----------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------+-------------------------------------------------------------------------------------------------------+------------+-----------------------+
| HW Interface | Variable | Loop      | Problem                                                                                               | Resolution | Location              |
+--------------+----------+-----------+-------------------------------------------------------------------------------------------------------+------------+-----------------------+
| m_axi_gmem   | a        | anonymous | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | test/example.cpp:43:5 |
| m_axi_gmem   | a        | anonymous | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | test/example.cpp:37:5 |
+--------------+----------+-----------+-------------------------------------------------------------------------------------------------------+------------+-----------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| + example                           | 0   |        |          |     |        |         |
|  + example_Pipeline_1               | 0   |        |          |     |        |         |
|    empty_16_fu_94_p2                | -   |        | empty_16 | add | fabric | 0       |
|  + example_Pipeline_VITIS_LOOP_39_1 | 0   |        |          |     |        |         |
|    add_ln39_fu_65_p2                | -   |        | add_ln39 | add | fabric | 0       |
|    buff_d0                          | -   |        | add_ln40 | add | fabric | 0       |
|  + example_Pipeline_3               | 0   |        |          |     |        |         |
|    empty_15_fu_99_p2                | -   |        | empty_15 | add | fabric | 0       |
+-------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+------+------+--------+----------+---------+------+---------+
| + example | 2    | 0    |        |          |         |      |         |
|   buff_U  | 2    | -    |        | buff     | ram_s2p | auto | 1       |
+-----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+--------------------------------+
| Type      | Options                   | Location                       |
+-----------+---------------------------+--------------------------------+
| interface | m_axi port = a depth = 50 | test/example.cpp:28 in example |
+-----------+---------------------------+--------------------------------+


