{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698840656766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698840656766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 20:10:56 2023 " "Processing started: Wed Nov 01 20:10:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698840656766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698840656766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp03_lxy -c exp03_lxy " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp03_lxy -c exp03_lxy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698840656766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698840656891 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "13 exp03_lxy.v(18) " "Verilog HDL Expression warning at exp03_lxy.v(18): truncated literal to match 13 bits" {  } { { "exp03_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1698840656907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp03_lxy.v 6 6 " "Found 6 design units, including 6 entities, in source file exp03_lxy.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp03_lxy " "Found entity 1: exp03_lxy" {  } { { "exp03_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698840656907 ""} { "Info" "ISGN_ENTITY_NAME" "2 devender " "Found entity 2: devender" {  } { { "exp03_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698840656907 ""} { "Info" "ISGN_ENTITY_NAME" "3 seq_gen1 " "Found entity 3: seq_gen1" {  } { { "exp03_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698840656907 ""} { "Info" "ISGN_ENTITY_NAME" "4 seq_gen2 " "Found entity 4: seq_gen2" {  } { { "exp03_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698840656907 ""} { "Info" "ISGN_ENTITY_NAME" "5 seq_sel " "Found entity 5: seq_sel" {  } { { "exp03_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698840656907 ""} { "Info" "ISGN_ENTITY_NAME" "6 seq_detector " "Found entity 6: seq_detector" {  } { { "exp03_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698840656907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698840656907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp03_lxy_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file exp03_lxy_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp03_lxy_tb " "Found entity 1: exp03_lxy_tb" {  } { { "exp03_lxy_tb.v" "" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698840656907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698840656907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp03_lxy " "Elaborating entity \"exp03_lxy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698840656922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "devender devender:devender_1 " "Elaborating entity \"devender\" for hierarchy \"devender:devender_1\"" {  } { { "exp03_lxy.v" "devender_1" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698840656922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 exp03_lxy.v(23) " "Verilog HDL assignment warning at exp03_lxy.v(23): truncated value with size 32 to match size of target (13)" {  } { { "exp03_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698840656922 "|exp03_lxy|devender:devender_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_gen1 seq_gen1:seq_gen1_1 " "Elaborating entity \"seq_gen1\" for hierarchy \"seq_gen1:seq_gen1_1\"" {  } { { "exp03_lxy.v" "seq_gen1_1" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698840656922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_gen2 seq_gen2:seq_gen2_1 " "Elaborating entity \"seq_gen2\" for hierarchy \"seq_gen2:seq_gen2_1\"" {  } { { "exp03_lxy.v" "seq_gen2_1" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698840656922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_sel seq_sel:seq_sel_1 " "Elaborating entity \"seq_sel\" for hierarchy \"seq_sel:seq_sel_1\"" {  } { { "exp03_lxy.v" "seq_sel_1" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698840656938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_detector seq_detector:seq_detector_1 " "Elaborating entity \"seq_detector\" for hierarchy \"seq_detector:seq_detector_1\"" {  } { { "exp03_lxy.v" "seq_detector_1" { Text "C:/Users/Administrator/Desktop/exp03_lxy/exp03_lxy.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698840656938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698840657203 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1698840657282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698840657328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698840657328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698840657344 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698840657344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698840657344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698840657344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698840657344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 20:10:57 2023 " "Processing ended: Wed Nov 01 20:10:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698840657344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698840657344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698840657344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698840657344 ""}
