//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_3,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_4,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_5,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_6,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_7,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_8,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_9,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_10,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_11
)
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<93>;
	.reg .b64 	%rd<47>;


	ld.param.u64 	%rd2, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_0];
	ld.param.u64 	%rd3, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_1];
	ld.param.u64 	%rd4, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_2];
	ld.param.u64 	%rd5, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_3];
	ld.param.u64 	%rd6, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_4];
	ld.param.u64 	%rd7, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_5];
	ld.param.u64 	%rd8, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_6];
	ld.param.u64 	%rd9, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_7];
	ld.param.u64 	%rd10, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_8];
	ld.param.u64 	%rd11, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_9];
	ld.param.u64 	%rd12, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_10];
	ld.param.u64 	%rd13, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_S_more_parallel_7690545909342987450_kernel0_param_11];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 4;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_18;
	bra.uni 	BB0_1;

BB0_18:
	setp.gt.s32	%p13, %r2, 31;
	@%p13 bra 	BB0_20;

	shr.s32 	%r80, %r1, 31;
	shr.u32 	%r81, %r80, 30;
	add.s32 	%r82, %r1, %r81;
	and.b32  	%r83, %r82, 33554428;
	sub.s32 	%r84, %r1, %r83;
	shl.b32 	%r85, %r84, 7;
	shr.s32 	%r86, %r2, 31;
	shr.u32 	%r87, %r86, 27;
	add.s32 	%r88, %r2, %r87;
	and.b32  	%r89, %r88, 1073741792;
	sub.s32 	%r90, %r2, %r89;
	shl.b32 	%r91, %r90, 2;
	add.s32 	%r92, %r91, %r85;
	cvta.to.global.u64 	%rd44, %rd5;
	mul.wide.s32 	%rd45, %r92, 4;
	add.s64 	%rd46, %rd44, %rd45;
	mov.f32 	%f10, 0f00000000;
	st.global.v4.f32 	[%rd46], {%f10, %f10, %f10, %f10};
	bra.uni 	BB0_20;

BB0_1:
	setp.lt.s32	%p2, %r1, 8;
	@%p2 bra 	BB0_16;
	bra.uni 	BB0_2;

BB0_16:
	setp.gt.s32	%p12, %r2, 31;
	@%p12 bra 	BB0_20;

	add.s32 	%r66, %r1, -4;
	shr.s32 	%r67, %r66, 31;
	shr.u32 	%r68, %r67, 30;
	add.s32 	%r69, %r66, %r68;
	and.b32  	%r70, %r69, 33554428;
	sub.s32 	%r71, %r66, %r70;
	shl.b32 	%r72, %r71, 7;
	shr.s32 	%r73, %r2, 31;
	shr.u32 	%r74, %r73, 27;
	add.s32 	%r75, %r2, %r74;
	and.b32  	%r76, %r75, 1073741792;
	sub.s32 	%r77, %r2, %r76;
	shl.b32 	%r78, %r77, 2;
	add.s32 	%r79, %r78, %r72;
	cvta.to.global.u64 	%rd41, %rd6;
	mul.wide.s32 	%rd42, %r79, 4;
	add.s64 	%rd43, %rd41, %rd42;
	mov.f32 	%f9, 0f00000000;
	st.global.v4.f32 	[%rd43], {%f9, %f9, %f9, %f9};
	bra.uni 	BB0_20;

BB0_2:
	setp.lt.s32	%p3, %r1, 664;
	mul.lo.s32 	%r6, %r2, 3;
	mad.lo.s32 	%r7, %r1, 192, %r6;
	add.s32 	%r8, %r7, -253439;
	cvta.to.global.u64 	%rd14, %rd4;
	mul.wide.s32 	%rd15, %r8, 4;
	add.s64 	%rd1, %rd14, %rd15;
	@%p3 bra 	BB0_14;
	bra.uni 	BB0_3;

BB0_14:
	shl.b32 	%r63, %r1, 6;
	add.s32 	%r5, %r63, %r2;
	setp.gt.s32	%p11, %r5, 41790;
	@%p11 bra 	BB0_20;

	ld.global.nc.u32 	%r64, [%rd1+1007612];
	add.s32 	%r65, %r5, -512;
	cvta.to.global.u64 	%rd38, %rd7;
	mul.wide.s32 	%rd39, %r65, 4;
	add.s64 	%rd40, %rd38, %rd39;
	st.global.u32 	[%rd40], %r64;
	bra.uni 	BB0_20;

BB0_3:
	setp.lt.s32	%p4, %r1, 1320;
	@%p4 bra 	BB0_12;
	bra.uni 	BB0_4;

BB0_12:
	shl.b32 	%r60, %r1, 6;
	add.s32 	%r4, %r60, %r2;
	setp.gt.s32	%p10, %r4, 83774;
	@%p10 bra 	BB0_20;

	ld.global.nc.u32 	%r61, [%rd1+503812];
	add.s32 	%r62, %r4, -42496;
	cvta.to.global.u64 	%rd35, %rd8;
	mul.wide.s32 	%rd36, %r62, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.global.u32 	[%rd37], %r61;
	bra.uni 	BB0_20;

BB0_4:
	setp.lt.s32	%p5, %r1, 1976;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	shl.b32 	%r57, %r1, 6;
	add.s32 	%r3, %r57, %r2;
	setp.gt.s32	%p9, %r3, 125758;
	@%p9 bra 	BB0_20;

	ld.global.nc.u32 	%r58, [%rd1];
	add.s32 	%r59, %r3, -84480;
	cvta.to.global.u64 	%rd32, %rd9;
	mul.wide.s32 	%rd33, %r59, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.global.u32 	[%rd34], %r58;
	bra.uni 	BB0_20;

BB0_5:
	setp.lt.s32	%p6, %r1, 1992;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 23;
	@%p8 bra 	BB0_20;

	shl.b32 	%r33, %r2, 2;
	mad.lo.s32 	%r34, %r1, 96, %r33;
	add.s32 	%r35, %r34, -189696;
	cvta.to.global.u64 	%rd24, %rd2;
	mul.wide.s32 	%rd25, %r35, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.nc.v4.u32 	{%r36, %r37, %r38, %r39}, [%rd26];
	add.s32 	%r44, %r1, -1976;
	shr.s32 	%r45, %r44, 31;
	shr.u32 	%r46, %r45, 28;
	add.s32 	%r47, %r44, %r46;
	and.b32  	%r48, %r47, -16;
	sub.s32 	%r49, %r44, %r48;
	shr.s32 	%r50, %r2, 31;
	shr.u32 	%r51, %r50, 27;
	add.s32 	%r52, %r2, %r51;
	and.b32  	%r53, %r52, 1073741792;
	sub.s32 	%r54, %r2, %r53;
	shl.b32 	%r55, %r54, 2;
	mad.lo.s32 	%r56, %r49, 96, %r55;
	cvta.to.global.u64 	%rd27, %rd11;
	mul.wide.s32 	%rd28, %r56, 4;
	add.s64 	%rd29, %rd27, %rd28;
	cvt.rn.f32.s32	%f5, %r39;
	cvt.rn.f32.s32	%f6, %r38;
	cvt.rn.f32.s32	%f7, %r37;
	cvt.rn.f32.s32	%f8, %r36;
	st.global.v4.f32 	[%rd29], {%f8, %f7, %f6, %f5};
	cvta.to.global.u64 	%rd30, %rd10;
	add.s64 	%rd31, %rd30, %rd28;
	st.global.v4.f32 	[%rd31], {%f8, %f7, %f6, %f5};
	bra.uni 	BB0_20;

BB0_6:
	setp.gt.s32	%p7, %r2, 23;
	@%p7 bra 	BB0_20;

	shl.b32 	%r9, %r2, 2;
	mad.lo.s32 	%r10, %r1, 96, %r9;
	add.s32 	%r11, %r10, -191232;
	cvta.to.global.u64 	%rd16, %rd3;
	mul.wide.s32 	%rd17, %r11, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.v4.u32 	{%r12, %r13, %r14, %r15}, [%rd18];
	add.s32 	%r20, %r1, -1992;
	shr.s32 	%r21, %r20, 31;
	shr.u32 	%r22, %r21, 28;
	add.s32 	%r23, %r20, %r22;
	and.b32  	%r24, %r23, -16;
	sub.s32 	%r25, %r20, %r24;
	shr.s32 	%r26, %r2, 31;
	shr.u32 	%r27, %r26, 27;
	add.s32 	%r28, %r2, %r27;
	and.b32  	%r29, %r28, 1073741792;
	sub.s32 	%r30, %r2, %r29;
	shl.b32 	%r31, %r30, 2;
	mad.lo.s32 	%r32, %r25, 96, %r31;
	cvta.to.global.u64 	%rd19, %rd13;
	mul.wide.s32 	%rd20, %r32, 4;
	add.s64 	%rd21, %rd19, %rd20;
	cvt.rn.f32.s32	%f1, %r15;
	cvt.rn.f32.s32	%f2, %r14;
	cvt.rn.f32.s32	%f3, %r13;
	cvt.rn.f32.s32	%f4, %r12;
	st.global.v4.f32 	[%rd21], {%f4, %f3, %f2, %f1};
	cvta.to.global.u64 	%rd22, %rd12;
	add.s64 	%rd23, %rd22, %rd20;
	st.global.v4.f32 	[%rd23], {%f4, %f3, %f2, %f1};

BB0_20:
	ret;
}


