system_top_tb.UART_transmitter_busy_tb: 82 toggles
system_top_tb.serial_data_out_tb.system_top_tb.U_system_top.serial_data_out.system_top_tb.U_system_top.U_UART.serial_data_transmitter.system_top_tb.U_system_top.U_UART.U_UART_transmitter.serial_data_out.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_output_multiplexer.mux_out: 153 toggles
system_top_tb.parity_error_tb.system_top_tb.U_system_top.parity_error.system_top_tb.U_system_top.U_UART.parity_error_receiver.system_top_tb.U_system_top.U_UART.U_UART_receiver.parity_error.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.parity_bit_error.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_parity_bit_checker.parity_bit_error: 1 toggles
system_top_tb.frame_error_tb.system_top_tb.U_system_top.frame_error.system_top_tb.U_system_top.U_UART.frame_error_receiver.system_top_tb.U_system_top.U_UART.U_UART_receiver.frame_error: 1 toggles
system_top_tb.UART_clk_tb.system_top_tb.U_system_top.UART_clk.system_top_tb.U_system_top.U_UART.receiver_clk.system_top_tb.U_system_top.U_UART.U_UART_receiver.clk.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.clk.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.clk.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_deserializer.clk.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_edge_counter.clk.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_parity_bit_checker.clk.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_start_bit_checker.clk.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_stop_bit_checker.clk.system_top_tb.U_system_top.U_UART_reset_synchronizer.clk.system_top_tb.U_system_top.U_clock_divider.reference_clk: 21982 toggles
system_top_tb.out[10:0]: 165 toggles
system_top_tb.reference_clk_tb.system_top_tb.U_system_top.reference_clk.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.clk.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.register_instance[1].U_register.clk.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.U0_register.clk.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.clk.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.clk.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.register_instance[1].U_register.clk.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.U0_register.clk.system_top_tb.U_system_top.U_busy_bit_synchronizer.clk.system_top_tb.U_system_top.U_busy_bit_synchronizer.register_instance[1].U_register.clk.system_top_tb.U_system_top.U_busy_bit_synchronizer.U0_register.clk.system_top_tb.U_system_top.U_clock_gating_cell.clk.system_top_tb.U_system_top.U_reference_reset_synchronizer.clk.system_top_tb.U_system_top.U_register_file.clk.system_top_tb.U_system_top.U_system_controller.clk.system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.clk.system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.clk: 238295 toggles
system_top_tb.reset_tb.system_top_tb.U_system_top.reset.system_top_tb.U_system_top.U_UART_reset_synchronizer.reset.system_top_tb.U_system_top.U_reference_reset_synchronizer.reset: 2 toggles
system_top_tb.serial_data_in_tb.system_top_tb.U_system_top.serial_data_in.system_top_tb.U_system_top.U_UART.serial_data_receiver.system_top_tb.U_system_top.U_UART.U_UART_receiver.serial_data_in.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.serial_data_in.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.serial_data_in: 360 toggles
system_top_tb.current_test_case[31:0]: 25 toggles
system_top_tb.i[31:0]: 1226 toggles
system_top_tb.internal_index[31:0]: 64 toggles
system_top_tb.output_file[31:0]: 0 toggles
system_top_tb.U_system_top.UART_parity_configuration[7:0]: 1 toggles
system_top_tb.U_system_top.UART_prescale_configuration[7:0]: 1 toggles
system_top_tb.U_system_top.clk_divider_enable.system_top_tb.U_system_top.U_clock_divider.clk_divider_enable: 0 toggles
system_top_tb.U_system_top.transmitter_parallel_data_valid_synchronized.system_top_tb.U_system_top.U_UART.transmitter_parallel_data_valid.system_top_tb.U_system_top.U_UART.U_UART_transmitter.data_valid.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.data_valid.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_parity_calculator.data_valid.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.synchronous_data_valid: 83 toggles
system_top_tb.U_system_top.transmitter_parallel_data_valid.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.asynchronous_data_valid.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.asynchronous_data.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.U0_register.D.system_top_tb.U_system_top.U_system_controller.transmitter_parallel_data_valid.system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.transmitter_parallel_data_valid: 82 toggles
system_top_tb.U_system_top.transmitter_parallel_data_synchronized[7:0]: 39 toggles
system_top_tb.U_system_top.transmitter_parallel_data[7:0]: 49 toggles
system_top_tb.U_system_top.transmitter_Q_pulse_generator_synchronized.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.synchronous_data.system_top_tb.U_system_top.U_system_controller.transmitter_Q_pulse_generator.system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.transmitter_Q_pulse_generator: 82 toggles
system_top_tb.U_system_top.transmitter_Q_pulse_generator.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.asynchronous_data.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.U0_register.D.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.Q_pulse_generator: 82 toggles
system_top_tb.U_system_top.register_file_write_enable.system_top_tb.U_system_top.U_register_file.write_enable.system_top_tb.U_system_top.U_system_controller.register_file_write_enable.system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.write_enable: 27 toggles
system_top_tb.U_system_top.register_file_write_data[7:0]: 27 toggles
system_top_tb.U_system_top.register_file_read_enable.system_top_tb.U_system_top.U_register_file.read_enable.system_top_tb.U_system_top.U_system_controller.register_file_read_enable.system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.read_enable: 7 toggles
system_top_tb.U_system_top.register_file_read_data_valid.system_top_tb.U_system_top.U_register_file.read_data_valid.system_top_tb.U_system_top.U_system_controller.register_file_read_data_valid.system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.read_data_valid: 7 toggles
system_top_tb.U_system_top.register_file_read_data[7:0]: 3 toggles
system_top_tb.U_system_top.register_file_address[3:0]: 17 toggles
system_top_tb.U_system_top.reference_reset_synchronized.system_top_tb.U_system_top.U_ALU.reset.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.reset.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.register_instance[1].U_register.reset.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.U0_register.reset.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.reset.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.reset.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.register_instance[1].U_register.reset.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.U0_register.reset.system_top_tb.U_system_top.U_busy_bit_synchronizer.reset.system_top_tb.U_system_top.U_busy_bit_synchronizer.register_instance[1].U_register.reset.system_top_tb.U_system_top.U_busy_bit_synchronizer.U0_register.reset.system_top_tb.U_system_top.U_reference_reset_synchronizer.reset_synchronized.system_top_tb.U_system_top.U_register_file.reset.system_top_tb.U_system_top.U_system_controller.reset.system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.reset.system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.reset: 3 toggles
system_top_tb.U_system_top.receiver_parallel_data_valid_synchronized.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.synchronous_data_valid.system_top_tb.U_system_top.U_system_controller.receiver_parallel_data_valid_synchronized.system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.parallel_data_valid_synchronized: 127 toggles
system_top_tb.U_system_top.receiver_parallel_data_valid.system_top_tb.U_system_top.U_UART.receiver_parallel_data_valid.system_top_tb.U_system_top.U_UART.U_UART_receiver.data_valid.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.data_valid.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.asynchronous_data_valid.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.asynchronous_data.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.U0_register.D: 127 toggles
system_top_tb.U_system_top.receiver_parallel_data_synchronized[7:0]: 64 toggles
system_top_tb.U_system_top.receiver_parallel_data[7:0]: 284 toggles
system_top_tb.U_system_top.receiver_Q_pulse_generator.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.Q_pulse_generator: 127 toggles
system_top_tb.U_system_top.UART_transmitter_clk.system_top_tb.U_system_top.U_UART.transmitter_clk.system_top_tb.U_system_top.U_UART.U_UART_transmitter.clk.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.clk.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_parity_calculator.clk.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_serializer.clk.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.clk.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.clk.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.register_instance[1].U_register.clk.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.U0_register.clk.system_top_tb.U_system_top.U_clock_divider.output_clk.system_top_tb.U_system_top.U_clock_divider.divided_clk: 2747 toggles
system_top_tb.U_system_top.UART_transmitter_busy_synchronized.system_top_tb.U_system_top.U_busy_bit_synchronizer.synchronous_data.system_top_tb.U_system_top.U_system_controller.transmitter_busy_synchronized.system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.transmitter_busy_synchronized: 82 toggles
system_top_tb.U_system_top.UART_transmitter_busy.system_top_tb.U_system_top.U_UART.transmitter_busy.system_top_tb.U_system_top.U_UART.U_UART_transmitter.busy.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.busy.system_top_tb.U_system_top.U_busy_bit_synchronizer.asynchronous_data.system_top_tb.U_system_top.U_busy_bit_synchronizer.U0_register.D: 82 toggles
system_top_tb.U_system_top.UART_reset_synchronized.system_top_tb.U_system_top.U_UART.reset.system_top_tb.U_system_top.U_UART.U_UART_receiver.reset.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.reset.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.reset.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_deserializer.reset.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_edge_counter.reset.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_parity_bit_checker.reset.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_start_bit_checker.reset.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_stop_bit_checker.reset.system_top_tb.U_system_top.U_UART.U_UART_transmitter.reset.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.reset.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_parity_calculator.reset.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_serializer.reset.system_top_tb.U_system_top.U_UART_reset_synchronizer.reset_synchronized.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.reset.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.reset.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.register_instance[1].U_register.reset.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.U0_register.reset.system_top_tb.U_system_top.U_clock_divider.reset: 2 toggles
system_top_tb.U_system_top.ALU_result_valid.system_top_tb.U_system_top.U_ALU.ALU_result_valid.system_top_tb.U_system_top.U_system_controller.ALU_result_valid.system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.ALU_result_valid: 39 toggles
system_top_tb.U_system_top.ALU_result[15:0]: 37 toggles
system_top_tb.U_system_top.ALU_operand_B[7:0]: 6 toggles
system_top_tb.U_system_top.ALU_operand_A[7:0]: 8 toggles
system_top_tb.U_system_top.ALU_function[3:0]: 35 toggles
system_top_tb.U_system_top.ALU_enable.system_top_tb.U_system_top.U_ALU.enable.system_top_tb.U_system_top.U_system_controller.ALU_enable.system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.ALU_enable: 39 toggles
system_top_tb.U_system_top.ALU_clk_enable.system_top_tb.U_system_top.U_clock_gating_cell.clk_enable.system_top_tb.U_system_top.U_system_controller.ALU_clk_enable.system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.ALU_clk_enable: 39 toggles
system_top_tb.U_system_top.ALU_clk.system_top_tb.U_system_top.U_ALU.clk.system_top_tb.U_system_top.U_clock_gating_cell.gated_clock: 116 toggles
system_top_tb.U_system_top.U_ALU.B[7:0]: 6 toggles
system_top_tb.U_system_top.U_ALU.ALU_function[3:0]: 35 toggles
system_top_tb.U_system_top.U_ALU.A[7:0]: 8 toggles
system_top_tb.U_system_top.U_ALU.ALU_result[15:0]: 37 toggles
system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.register_instance[1].U_register.D.system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.U0_register.Q: 82 toggles
system_top_tb.U_system_top.U_Q_pulse_generator_bit_synchronizer.register_instance[1].U_register.Q: 82 toggles
system_top_tb.U_system_top.U_UART.parity_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.parity_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.parity_enable.system_top_tb.U_system_top.U_UART.U_UART_transmitter.parity_enable.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.parity_enable.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_parity_calculator.parity_enable: 1 toggles
system_top_tb.U_system_top.U_UART.parity_type.system_top_tb.U_system_top.U_UART.U_UART_receiver.parity_type.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_parity_bit_checker.parity_type.system_top_tb.U_system_top.U_UART.U_UART_transmitter.parity_type.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_parity_calculator.parity_type: 1 toggles
system_top_tb.U_system_top.U_UART.prescale[5:0]: 1 toggles
system_top_tb.U_system_top.U_UART.transmitter_parallel_data[7:0]: 39 toggles
system_top_tb.U_system_top.U_UART.receiver_parallel_data[7:0]: 284 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.prescale[5:0]: 1 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.stop_bit_error.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.stop_bit_error.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_stop_bit_checker.stop_bit_error: 1 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.stop_bit_check_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.stop_bit_check_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_stop_bit_checker.enable: 127 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.start_bit_error.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.start_bit_error.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_start_bit_checker.start_bit_error: 1 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.start_bit_check_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.start_bit_check_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_start_bit_checker.enable: 127 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.sampled_bit.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.sampled_bit.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_deserializer.sampled_bit.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_parity_bit_checker.sampled_bit.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_start_bit_checker.sampled_bit.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_stop_bit_checker.sampled_bit: 575 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.parity_bit_check_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.parity_bit_check_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_parity_bit_checker.enable: 127 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.parallel_data[7:0]: 284 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.edge_counter_and_data_sampler_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.edge_counter_and_data_sampler_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_edge_counter.enable: 127 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.edge_count_done.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.edge_count_done.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_edge_counter.edge_count_done: 1387 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.edge_count[4:0]: 5545 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.deserializer_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.deserializer_enable.system_top_tb.U_system_top.U_UART.U_UART_receiver.U_deserializer.enable: 1009 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.data_index[2:0]: 505 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.prescale[5:0]: 1 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.sampling_edge_number[5:0]: 1 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.final_edge_number[5:0]: 1 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.edge_count[4:0]: 5545 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.data_index[2:0]: 505 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.current_state[2:0]: 379 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.data_transmission_state[3:0]: 568 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_UART_receiver_FSM.next_state[2:0]: 378 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.prescale[4:0]: 1 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.sampling_edge_number[4:0]: 1 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.edge_count[4:0]: 5545 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.sample_enable: 1387 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_data_sampler.samples[2:0]: 1078 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_deserializer.data_index[2:0]: 505 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_deserializer.parallel_data[7:0]: 284 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_edge_counter.prescale[5:0]: 1 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_edge_counter.edge_count[4:0]: 5545 toggles
system_top_tb.U_system_top.U_UART.U_UART_receiver.U_parity_bit_checker.parallel_data[7:0]: 284 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.serial_enable.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.serial_enable.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_serializer.serial_enable: 83 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.serial_data_index[2:0]: 329 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.serial_data.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_output_multiplexer.serial_data.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_serializer.serial_data: 63 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.parity_bit.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_output_multiplexer.parity_bit.system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_parity_calculator.parity_bit: 19 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.parallel_data[7:0]: 39 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.bit_select[1:0]: 165 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.serial_data_index[2:0]: 329 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.bit_select[1:0]: 165 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.current_state[2:0]: 205 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.next_state[2:0]: 206 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_UART_transmitter_FSM.serial_data_transmission_state[3:0]: 370 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_output_multiplexer.bit_select[1:0]: 165 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_parity_calculator.parallel_data[7:0]: 39 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_serializer.serial_data_index[2:0]: 329 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_serializer.parallel_data[7:0]: 39 toggles
system_top_tb.U_system_top.U_UART.U_UART_transmitter.U_serializer.D_serial_data: 73 toggles
system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.asynchronous_data[7:0]: 284 toggles
system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.pulse_generator_output: 127 toggles
system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.synchronized_enable.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.synchronous_data: 127 toggles
system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.synchronous_data[7:0]: 64 toggles
system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.register_instance[1].U_register.D.system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.U0_register.Q: 127 toggles
system_top_tb.U_system_top.U_UART_receiver_data_synchronizer.U_bus_synchronizer.register_instance[1].U_register.Q: 127 toggles
system_top_tb.U_system_top.U_UART_reset_synchronizer.Q[0:1]: 4 toggles
system_top_tb.U_system_top.U_UART_reset_synchronizer.i[31:0]: 1 toggles
system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.pulse_generator_output: 83 toggles
system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.synchronized_enable.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.synchronous_data: 82 toggles
system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.asynchronous_data[7:0]: 49 toggles
system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.synchronous_data[7:0]: 39 toggles
system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.register_instance[1].U_register.D.system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.U0_register.Q: 82 toggles
system_top_tb.U_system_top.U_UART_transmitter_data_synchronizer.U_bus_synchronizer.register_instance[1].U_register.Q: 82 toggles
system_top_tb.U_system_top.U_busy_bit_synchronizer.register_instance[1].U_register.D.system_top_tb.U_system_top.U_busy_bit_synchronizer.U0_register.Q: 82 toggles
system_top_tb.U_system_top.U_busy_bit_synchronizer.register_instance[1].U_register.Q: 82 toggles
system_top_tb.U_system_top.U_clock_divider.division_ratio[5:0]: 1 toggles
system_top_tb.U_system_top.U_clock_divider.enable: 1 toggles
system_top_tb.U_system_top.U_clock_divider.ratio_divided_by_two[4:0]: 1 toggles
system_top_tb.U_system_top.U_clock_divider.counter[4:0]: 10988 toggles
system_top_tb.U_system_top.U_clock_divider.odd_toggle: 1 toggles
system_top_tb.U_system_top.U_clock_gating_cell.Q: 39 toggles
system_top_tb.U_system_top.U_reference_reset_synchronizer.Q[0:1]: 5 toggles
system_top_tb.U_system_top.U_reference_reset_synchronizer.i[31:0]: 1 toggles
system_top_tb.U_system_top.U_register_file.register0[7:0]: 8 toggles
system_top_tb.U_system_top.U_register_file.register1[7:0]: 6 toggles
system_top_tb.U_system_top.U_register_file.register2[7:0]: 1 toggles
system_top_tb.U_system_top.U_register_file.register3[7:0]: 1 toggles
system_top_tb.U_system_top.U_register_file.write_data[7:0]: 27 toggles
system_top_tb.U_system_top.U_register_file.address[3:0]: 17 toggles
system_top_tb.U_system_top.U_register_file.read_data[7:0]: 3 toggles
system_top_tb.U_system_top.U_register_file.i[31:0]: 1 toggles
system_top_tb.U_system_top.U_system_controller.ALU_result[15:0]: 37 toggles
system_top_tb.U_system_top.U_system_controller.receiver_parallel_data_synchronized[7:0]: 64 toggles
system_top_tb.U_system_top.U_system_controller.register_file_read_data[7:0]: 3 toggles
system_top_tb.U_system_top.U_system_controller.transmitter_parallel_data[7:0]: 49 toggles
system_top_tb.U_system_top.U_system_controller.register_file_write_data[7:0]: 27 toggles
system_top_tb.U_system_top.U_system_controller.register_file_address[3:0]: 17 toggles
system_top_tb.U_system_top.U_system_controller.receiver_controller_enable.system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.enable.system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.UART_receiver_controller_enable: 44 toggles
system_top_tb.U_system_top.U_system_controller.ALU_function[3:0]: 35 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.parallel_data_synchronized[7:0]: 64 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.ALU_function[3:0]: 35 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.Q_write_address_register[3:0]: 3 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.address[3:0]: 17 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.counter[1:0]: 146 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.current_state[2:0]: 83 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.enable_write_address_register: 7 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.next_state[2:0]: 83 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_receiver_controller.write_data[7:0]: 27 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.ALU_result[15:0]: 37 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.read_data[7:0]: 3 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.D_UART_receiver_controller_enable: 44 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.current_state[2:0]: 82 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.message[15:0]: 20 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.next_state[2:0]: 82 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.transmission_current_state[1:0]: 122 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.transmission_next_state[1:0]: 122 toggles
system_top_tb.U_system_top.U_system_controller.U_UART_transmitter_controller.transmitter_parallel_data[7:0]: 49 toggles
