Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 14 16:28:58 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_cnt32_timing_summary_routed.rpt -pb my_cnt32_timing_summary_routed.pb -rpx my_cnt32_timing_summary_routed.rpx -warn_on_violation
| Design       : my_cnt32
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.987ns (60.188%)  route 2.637ns (39.812%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  LED_reg[5]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[5]/Q
                         net (fo=4, routed)           2.637     3.093    LED_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.624 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.624    LED[5]
    W16                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 4.117ns (63.828%)  route 2.333ns (36.172%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  LED_reg[4]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LED_reg[4]/Q
                         net (fo=4, routed)           2.333     2.752    LED_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.698     6.450 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.450    LED[4]
    V16                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 4.214ns (66.206%)  route 2.151ns (33.794%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  LED_reg[2]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LED_reg[2]/Q
                         net (fo=4, routed)           2.151     2.570    LED_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.795     6.365 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.365    LED[2]
    T11                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.350ns  (logic 4.068ns (64.067%)  route 2.282ns (35.933%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  LED_reg[3]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[3]/Q
                         net (fo=4, routed)           2.282     2.738    LED_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     6.350 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.350    LED[3]
    T10                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 4.181ns (68.269%)  route 1.943ns (31.731%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  LED_reg[6]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LED_reg[6]/Q
                         net (fo=4, routed)           1.943     2.362    LED_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.762     6.125 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.125    LED[6]
    V12                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.943ns  (logic 4.096ns (68.928%)  route 1.847ns (31.072%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  LED_reg[1]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[1]/Q
                         net (fo=4, routed)           1.847     2.303    LED_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     5.943 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.943    LED[1]
    Y14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 4.050ns (68.261%)  route 1.883ns (31.739%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  LED_reg[7]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[7]/Q
                         net (fo=3, routed)           1.883     2.339    LED_OBUF[7]
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.933 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.933    LED[7]
    W13                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 4.094ns (72.550%)  route 1.549ns (27.450%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  LED_reg[0]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg[0]/Q
                         net (fo=4, routed)           1.549     2.005    LED_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     5.642 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.642    LED[0]
    W14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIR
                            (input port)
  Destination:            LED_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.696ns  (logic 1.623ns (43.910%)  route 2.073ns (56.090%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  DIR (IN)
                         net (fo=0)                   0.000     0.000    DIR
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  DIR_IBUF_inst/O
                         net (fo=7, routed)           2.073     3.546    DIR_IBUF
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.150     3.696 r  LED[6]_i_1/O
                         net (fo=1, routed)           0.000     3.696    LED[6]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIR
                            (input port)
  Destination:            LED_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 1.597ns (43.513%)  route 2.073ns (56.487%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  DIR (IN)
                         net (fo=0)                   0.000     0.000    DIR
    W18                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  DIR_IBUF_inst/O
                         net (fo=7, routed)           2.073     3.546    DIR_IBUF
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.124     3.670 r  LED[5]_i_1/O
                         net (fo=1, routed)           0.000     3.670    LED[5]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.306%)  route 0.244ns (56.694%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  LED_reg[0]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LED_reg[0]/Q
                         net (fo=4, routed)           0.244     0.385    LED_OBUF[0]
    SLICE_X43Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.430 r  LED[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    OUT_A0__0[0]
    SLICE_X43Y34         FDRE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.359ns (49.834%)  route 0.361ns (50.166%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  LED_reg[3]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_reg[3]/Q
                         net (fo=4, routed)           0.146     0.287    LED_OBUF[3]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.397 r  LED_reg[1]_i_2/O[2]
                         net (fo=1, routed)           0.216     0.612    OUT_A00_in[3]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.108     0.720 r  LED[3]_i_1/O
                         net (fo=1, routed)           0.000     0.720    LED[3]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.395ns (54.233%)  route 0.333ns (45.767%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  LED_reg[3]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LED_reg[3]/Q
                         net (fo=4, routed)           0.141     0.282    LED_OBUF[3]
    SLICE_X43Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.327 r  LED[1]_i_5/O
                         net (fo=1, routed)           0.000     0.327    LED[1]_i_5_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.426 r  LED_reg[1]_i_3/O[3]
                         net (fo=1, routed)           0.193     0.618    OUT_A0[4]
    SLICE_X43Y31         LUT3 (Prop_lut3_I2_O)        0.110     0.728 r  LED[4]_i_1/O
                         net (fo=1, routed)           0.000     0.728    LED[4]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            LED_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.296ns (40.124%)  route 0.441ns (59.876%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  RST_IBUF_inst/O
                         net (fo=8, routed)           0.441     0.737    RST_IBUF
    SLICE_X43Y31         FDRE                                         r  LED_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            LED_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.296ns (40.124%)  route 0.441ns (59.876%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  RST_IBUF_inst/O
                         net (fo=8, routed)           0.441     0.737    RST_IBUF
    SLICE_X43Y31         FDRE                                         r  LED_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            LED_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.296ns (40.124%)  route 0.441ns (59.876%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  RST_IBUF_inst/O
                         net (fo=8, routed)           0.441     0.737    RST_IBUF
    SLICE_X43Y31         FDRE                                         r  LED_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            LED_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.296ns (40.124%)  route 0.441ns (59.876%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  RST_IBUF_inst/O
                         net (fo=8, routed)           0.441     0.737    RST_IBUF
    SLICE_X43Y31         FDRE                                         r  LED_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.462ns (62.217%)  route 0.281ns (37.783%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  LED_reg[3]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LED_reg[3]/Q
                         net (fo=4, routed)           0.141     0.282    LED_OBUF[3]
    SLICE_X43Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.327 r  LED[1]_i_5/O
                         net (fo=1, routed)           0.000     0.327    LED[1]_i_5_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.442 r  LED_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.442    LED_reg[1]_i_3_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.496 r  LED_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.140     0.636    OUT_A0[5]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.107     0.743 r  LED[5]_i_1/O
                         net (fo=1, routed)           0.000     0.743    LED[5]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.398ns (51.389%)  route 0.376ns (48.611%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE                         0.000     0.000 r  LED_reg[2]/C
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LED_reg[2]/Q
                         net (fo=4, routed)           0.157     0.285    LED_OBUF[2]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.165     0.450 r  LED_reg[1]_i_2/O[1]
                         net (fo=1, routed)           0.219     0.669    OUT_A00_in[2]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.105     0.774 r  LED[2]_i_1/O
                         net (fo=1, routed)           0.000     0.774    LED[2]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.371ns (47.020%)  route 0.418ns (52.980%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  LED_reg[5]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_reg[5]/Q
                         net (fo=4, routed)           0.141     0.282    LED_OBUF[5]
    SLICE_X43Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.406 r  LED_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.277     0.683    OUT_A0[6]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.106     0.789 r  LED[6]_i_1/O
                         net (fo=1, routed)           0.000     0.789    LED[6]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  LED_reg[6]/D
  -------------------------------------------------------------------    -------------------





