{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715966295525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715966295526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 20:18:15 2024 " "Processing started: Fri May 17 20:18:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715966295526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715966295526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off orga_assgiment_Q2_v1 -c orga_assgiment_Q2_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off orga_assgiment_Q2_v1 -c orga_assgiment_Q2_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715966295526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715966295737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arthimtic_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file arthimtic_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arthimtic_circuit " "Found entity 1: arthimtic_circuit" {  } { { "arthimtic_circuit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/arthimtic_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "logic_circuit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/logic_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_4_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4_bit " "Found entity 1: mux2x1_4_bit" {  } { { "mux2x1_4_bit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/mux2x1_4_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8_bit " "Found entity 1: mux2x1_8_bit" {  } { { "mux2x1_8_bit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/mux2x1_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295777 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic ALU.v(3) " "Verilog HDL Declaration warning at ALU.v(3): \"logic\" is SystemVerilog-2005 keyword" {  } { { "ALU.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1715966295779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_reg " "Found entity 1: one_bit_reg" {  } { { "one_bit_reg.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/one_bit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Found entity 1: reg_8_bit" {  } { { "reg_8_bit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/reg_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orga_assgiment_q2_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file orga_assgiment_q2_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 orga_assgiment_Q2_v1 " "Found entity 1: orga_assgiment_Q2_v1" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_test.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_test " "Found entity 1: control_unit_test" {  } { { "control_unit_test.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file state_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_controller " "Found entity 1: state_controller" {  } { { "state_controller.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/state_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_with_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_with_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALI_with_control " "Found entity 1: ALI_with_control" {  } { { "ALU_with_Control.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU_with_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715966295793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715966295793 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 ALU.v(6) " "Verilog HDL Implicit Net warning at ALU.v(6): created implicit net for \"S0\"" {  } { { "ALU.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "td0 control_unit.v(14) " "Verilog HDL Implicit Net warning at control_unit.v(14): created implicit net for \"td0\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "td1 control_unit.v(15) " "Verilog HDL Implicit Net warning at control_unit.v(15): created implicit net for \"td1\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "td2 control_unit.v(16) " "Verilog HDL Implicit Net warning at control_unit.v(16): created implicit net for \"td2\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "td3 control_unit.v(17) " "Verilog HDL Implicit Net warning at control_unit.v(17): created implicit net for \"td3\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "td4 control_unit.v(18) " "Verilog HDL Implicit Net warning at control_unit.v(18): created implicit net for \"td4\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "td5 control_unit.v(19) " "Verilog HDL Implicit Net warning at control_unit.v(19): created implicit net for \"td5\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "td6 control_unit.v(20) " "Verilog HDL Implicit Net warning at control_unit.v(20): created implicit net for \"td6\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "td7 control_unit.v(21) " "Verilog HDL Implicit Net warning at control_unit.v(21): created implicit net for \"td7\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resest control_unit_test.v(6) " "Verilog HDL Implicit Net warning at control_unit_test.v(6): created implicit net for \"resest\"" {  } { { "control_unit_test.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit_test.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.v(6) " "Verilog HDL Instantiation warning at ALU.v(6): instance has no name" {  } { { "ALU.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.v(7) " "Verilog HDL Instantiation warning at ALU.v(7): instance has no name" {  } { { "ALU.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "one_bit_reg.v(4) " "Verilog HDL Instantiation warning at one_bit_reg.v(4): instance has no name" {  } { { "one_bit_reg.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/one_bit_reg.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "one_bit_reg.v(5) " "Verilog HDL Instantiation warning at one_bit_reg.v(5): instance has no name" {  } { { "one_bit_reg.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/one_bit_reg.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "control_unit_test.v(6) " "Verilog HDL Instantiation warning at control_unit_test.v(6): instance has no name" {  } { { "control_unit_test.v" "" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit_test.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1715966295794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "orga_assgiment_Q2_v1 " "Elaborating entity \"orga_assgiment_Q2_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715966295811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "orga_assgiment_Q2_v1.bdf" "ALU" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 272 1128 1280 416 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arthimtic_circuit ALU:ALU\|arthimtic_circuit:comb_3 " "Elaborating entity \"arthimtic_circuit\" for hierarchy \"ALU:ALU\|arthimtic_circuit:comb_3\"" {  } { { "ALU.v" "comb_3" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 ALU:ALU\|arthimtic_circuit:comb_3\|mux4x1:mx0 " "Elaborating entity \"mux4x1\" for hierarchy \"ALU:ALU\|arthimtic_circuit:comb_3\|mux4x1:mx0\"" {  } { { "arthimtic_circuit.v" "mx0" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/arthimtic_circuit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:ALU\|arthimtic_circuit:comb_3\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"ALU:ALU\|arthimtic_circuit:comb_3\|full_adder:FA0\"" {  } { { "arthimtic_circuit.v" "FA0" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/arthimtic_circuit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit ALU:ALU\|logic_circuit:comb_4 " "Elaborating entity \"logic_circuit\" for hierarchy \"ALU:ALU\|logic_circuit:comb_4\"" {  } { { "ALU.v" "comb_4" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8_bit ALU:ALU\|mux2x1_8_bit:main_mx " "Elaborating entity \"mux2x1_8_bit\" for hierarchy \"ALU:ALU\|mux2x1_8_bit:main_mx\"" {  } { { "ALU.v" "main_mx" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_test control_unit_test:countrol_nit " "Elaborating entity \"control_unit_test\" for hierarchy \"control_unit_test:countrol_nit\"" {  } { { "orga_assgiment_Q2_v1.bdf" "countrol_nit" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 504 872 1008 712 "countrol_nit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_controller control_unit_test:countrol_nit\|state_controller:comb_3 " "Elaborating entity \"state_controller\" for hierarchy \"control_unit_test:countrol_nit\|state_controller:comb_3\"" {  } { { "control_unit_test.v" "comb_3" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/control_unit_test.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit reg_8_bit:REG_A " "Elaborating entity \"reg_8_bit\" for hierarchy \"reg_8_bit:REG_A\"" {  } { { "orga_assgiment_Q2_v1.bdf" "REG_A" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 160 776 944 304 "REG_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_reg reg_8_bit:REG_A\|one_bit_reg:r0 " "Elaborating entity \"one_bit_reg\" for hierarchy \"reg_8_bit:REG_A\|one_bit_reg:r0\"" {  } { { "reg_8_bit.v" "r0" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/reg_8_bit.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 reg_8_bit:REG_A\|one_bit_reg:r0\|mux2x1:comb_3 " "Elaborating entity \"mux2x1\" for hierarchy \"reg_8_bit:REG_A\|one_bit_reg:r0\|mux2x1:comb_3\"" {  } { { "one_bit_reg.v" "comb_3" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/one_bit_reg.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF reg_8_bit:REG_A\|one_bit_reg:r0\|D_FF:comb_4 " "Elaborating entity \"D_FF\" for hierarchy \"reg_8_bit:REG_A\|one_bit_reg:r0\|D_FF:comb_4\"" {  } { { "one_bit_reg.v" "comb_4" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/one_bit_reg.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715966295912 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU\|S0 " "Net \"ALU:ALU\|S0\" is missing source, defaulting to GND" {  } { { "ALU.v" "S0" { Text "C:/altera/13.1/orga_assgiment_Q2_v1/ALU.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1715966295952 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1715966295952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cout GND " "Pin \"cout\" is stuck at GND" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 312 1408 1584 328 "cout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715966296190 "|orga_assgiment_Q2_v1|cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715966296190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715966296257 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715966296317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715966296429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296429 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i0\[0\] " "No output dependent on input pin \"i0\[0\]\"" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 184 240 408 200 "i0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296453 "|orga_assgiment_Q2_v1|i0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A_out_load " "No output dependent on input pin \"A_out_load\"" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 216 248 416 232 "A_out_load" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296453 "|orga_assgiment_Q2_v1|A_out_load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i0\[1\] " "No output dependent on input pin \"i0\[1\]\"" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 184 240 408 200 "i0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296453 "|orga_assgiment_Q2_v1|i0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i0\[2\] " "No output dependent on input pin \"i0\[2\]\"" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 184 240 408 200 "i0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296453 "|orga_assgiment_Q2_v1|i0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i0\[3\] " "No output dependent on input pin \"i0\[3\]\"" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 184 240 408 200 "i0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296453 "|orga_assgiment_Q2_v1|i0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i0\[4\] " "No output dependent on input pin \"i0\[4\]\"" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 184 240 408 200 "i0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296453 "|orga_assgiment_Q2_v1|i0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i0\[5\] " "No output dependent on input pin \"i0\[5\]\"" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 184 240 408 200 "i0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296453 "|orga_assgiment_Q2_v1|i0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i0\[6\] " "No output dependent on input pin \"i0\[6\]\"" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 184 240 408 200 "i0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296453 "|orga_assgiment_Q2_v1|i0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i0\[7\] " "No output dependent on input pin \"i0\[7\]\"" {  } { { "orga_assgiment_Q2_v1.bdf" "" { Schematic "C:/altera/13.1/orga_assgiment_Q2_v1/orga_assgiment_Q2_v1.bdf" { { 184 240 408 200 "i0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715966296453 "|orga_assgiment_Q2_v1|i0[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715966296453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715966296454 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715966296454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715966296454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715966296454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715966296474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 20:18:16 2024 " "Processing ended: Fri May 17 20:18:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715966296474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715966296474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715966296474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715966296474 ""}
