<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.6</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_fa4188e170fd3516abcd352f3364e970.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Is to describe the global memory surface for atomic store For atomic store, we need to prepare necessary information for each simd channel.  
 <a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="payload__xe_8hpp_source.html">payload_xe.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aad49255d942f92896e015d772c059cce"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;</td></tr>
<tr class="separator:aad49255d942f92896e015d772c059cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c805de615db5c48b9a25d0a47c0fefe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a> = dtype_</td></tr>
<tr class="separator:a2c805de615db5c48b9a25d0a47c0fefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77317226ca90b8591ea2dd895f007d06"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a77317226ca90b8591ea2dd895f007d06">tile_desc</a> = tile_desc_</td></tr>
<tr class="separator:a77317226ca90b8591ea2dd895f007d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aebc841c54be8babb1dab45e8a90ffe61"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aebc841c54be8babb1dab45e8a90ffe61">mem_payload_t</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a> &amp;mem_tdesc)</td></tr>
<tr class="separator:aebc841c54be8babb1dab45e8a90ffe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4668cb27eed028719d855ec3e6529ada"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a4668cb27eed028719d855ec3e6529ada">mem_payload_t</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a> *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</td></tr>
<tr class="separator:a4668cb27eed028719d855ec3e6529ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5245e2ceb861be1dfbb77450f81230a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ac5245e2ceb861be1dfbb77450f81230a">init</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a> *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</td></tr>
<tr class="separator:ac5245e2ceb861be1dfbb77450f81230a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3663940ef09c95ccb3c95762c4f58c82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a3663940ef09c95ccb3c95762c4f58c82">init</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a> &amp;mem_tdesc)</td></tr>
<tr class="separator:a3663940ef09c95ccb3c95762c4f58c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74495b96a32e55c0b453938c0fd67a9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ae74495b96a32e55c0b453938c0fd67a9">mem_payload_t</a> (const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs)</td></tr>
<tr class="separator:ae74495b96a32e55c0b453938c0fd67a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7282509106724a99082a91e64fb37fd7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a7282509106724a99082a91e64fb37fd7">mem_payload_t</a> ()=default</td></tr>
<tr class="separator:a7282509106724a99082a91e64fb37fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afbd39f243bacdf1fa67f806488b0cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a0afbd39f243bacdf1fa67f806488b0cf">operator=</a> (const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs)</td></tr>
<tr class="separator:a0afbd39f243bacdf1fa67f806488b0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae91e9d05f8063f114bb779b768fc7b4"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir = tdesc_update_dir::x_dir&gt; </td></tr>
<tr class="memitem:aae91e9d05f8063f114bb779b768fc7b4"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aae91e9d05f8063f114bb779b768fc7b4">update_tdesc</a> (int offset)</td></tr>
<tr class="separator:aae91e9d05f8063f114bb779b768fc7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a7ab0a3812435269ee236043b106a52e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">num_channel</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a7ab0a3812435269ee236043b106a52e5">channel_offset</a></td></tr>
<tr class="separator:a7ab0a3812435269ee236043b106a52e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96e3a7c292ba65b6932e1fb74bb5451"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">num_channel</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa96e3a7c292ba65b6932e1fb74bb5451">step_x</a></td></tr>
<tr class="separator:aa96e3a7c292ba65b6932e1fb74bb5451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ecff33cafcdb08803f49219f237192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">num_channel</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a02ecff33cafcdb08803f49219f237192">step_y</a></td></tr>
<tr class="separator:a02ecff33cafcdb08803f49219f237192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d492581ee8c3626da5d8a1c884ee0c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a55d492581ee8c3626da5d8a1c884ee0c">pitch_in_bytes</a></td></tr>
<tr class="separator:a55d492581ee8c3626da5d8a1c884ee0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c6f820b67250260db8e2d0a0087844"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ac9c6f820b67250260db8e2d0a0087844">width_in_elems</a></td></tr>
<tr class="separator:ac9c6f820b67250260db8e2d0a0087844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1827af77402c23634c2989acbf97326"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa1827af77402c23634c2989acbf97326">height_in_elems</a></td></tr>
<tr class="separator:aa1827af77402c23634c2989acbf97326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b37fc04e13de66091706675d45b7c7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a62b37fc04e13de66091706675d45b7c7">base_x</a></td></tr>
<tr class="separator:a62b37fc04e13de66091706675d45b7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00550867412a9e01f9c6dbf92486581c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a00550867412a9e01f9c6dbf92486581c">base_y</a></td></tr>
<tr class="separator:a00550867412a9e01f9c6dbf92486581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d4edfd453e401d305449bbb77b6f39"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ab8d4edfd453e401d305449bbb77b6f39">base_pointer</a></td></tr>
<tr class="separator:ab8d4edfd453e401d305449bbb77b6f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:ab337f3868157c395b97f0081f5960da4"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ab337f3868157c395b97f0081f5960da4">memory_space</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:ab337f3868157c395b97f0081f5960da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3814ef2af7d7415f7d2c1141376e4a0e"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a3814ef2af7d7415f7d2c1141376e4a0e">memory_layout</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:a3814ef2af7d7415f7d2c1141376e4a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d35cf3c214c9a43327e011a2102a47"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ad5d35cf3c214c9a43327e011a2102a47">message_type</a> = <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a></td></tr>
<tr class="separator:ad5d35cf3c214c9a43327e011a2102a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83cd9cfab7d23c31068de32310e474a3"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a83cd9cfab7d23c31068de32310e474a3">alignment_in_bytes</a> = mem_desc_t::alignment_in_bytes</td></tr>
<tr class="separator:a83cd9cfab7d23c31068de32310e474a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a751da81b7f878d372329a62c617ca65f"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a751da81b7f878d372329a62c617ca65f">arch_tag</a> = arch_tag_</td></tr>
<tr class="separator:a751da81b7f878d372329a62c617ca65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57914621f18e6587f1d1ea20eb180df"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa57914621f18e6587f1d1ea20eb180df">tile_bytes</a> = tile_size_x * tile_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>)</td></tr>
<tr class="separator:aa57914621f18e6587f1d1ea20eb180df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b2a38fc189e2e4de3eb4dc1b716a80"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ae1b2a38fc189e2e4de3eb4dc1b716a80">block_bytes</a> = block_size_x * block_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>)</td></tr>
<tr class="separator:ae1b2a38fc189e2e4de3eb4dc1b716a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c4ed3275dba3f782d86d0f182f0e15"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a48c4ed3275dba3f782d86d0f182f0e15">min_store_bytes</a> = 16 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>)</td></tr>
<tr class="separator:a48c4ed3275dba3f782d86d0f182f0e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba83588b6606de1f564c1021f8b3c6c"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#acba83588b6606de1f564c1021f8b3c6c">max_store_bytes</a> = 32 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>)</td></tr>
<tr class="separator:acba83588b6606de1f564c1021f8b3c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db4603517642b5fb8c9f2120f889668"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">num_channel</a></td></tr>
<tr class="separator:a8db4603517642b5fb8c9f2120f889668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2dea87b73b55e15997d1d1efd62a82"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c2dea87b73b55e15997d1d1efd62a82">num_channel_x</a> = block_size_x</td></tr>
<tr class="separator:a2c2dea87b73b55e15997d1d1efd62a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabac1dea2f81bb297320e74155f9a564"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aabac1dea2f81bb297320e74155f9a564">num_channel_y</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">num_channel</a> / <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c2dea87b73b55e15997d1d1efd62a82">num_channel_x</a></td></tr>
<tr class="separator:aabac1dea2f81bb297320e74155f9a564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efc0e06e04515ea0e0b87d1e6950d7a"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a5efc0e06e04515ea0e0b87d1e6950d7a">store_elems</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aabac1dea2f81bb297320e74155f9a564">num_channel_y</a> * block_size_x</td></tr>
<tr class="separator:a5efc0e06e04515ea0e0b87d1e6950d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename dtype_, typename tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt;<br />
struct gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</div><p>Is to describe the global memory surface for atomic store For atomic store, we need to prepare necessary information for each simd channel. </p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">dtype</td><td>Is the data type </td></tr>
    <tr><td class="paramname">tile_desc_</td><td>Is the tile descriptor </td></tr>
    <tr><td class="paramname">mem_layout_</td><td>Is the memory layout </td></tr>
  </table>
  </dd>
</dl>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a2c805de615db5c48b9a25d0a47c0fefe" name="a2c805de615db5c48b9a25d0a47c0fefe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c805de615db5c48b9a25d0a47c0fefe">&#9670;&#160;</a></span>dtype</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::dtype =  dtype_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad49255d942f92896e015d772c059cce" name="aad49255d942f92896e015d772c059cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad49255d942f92896e015d772c059cce">&#9670;&#160;</a></span>mem_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt;dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77317226ca90b8591ea2dd895f007d06" name="a77317226ca90b8591ea2dd895f007d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77317226ca90b8591ea2dd895f007d06">&#9670;&#160;</a></span>tile_desc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::tile_desc =  tile_desc_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aebc841c54be8babb1dab45e8a90ffe61" name="aebc841c54be8babb1dab45e8a90ffe61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc841c54be8babb1dab45e8a90ffe61">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a> &amp;&#160;</td>
          <td class="paramname"><em>mem_tdesc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4668cb27eed028719d855ec3e6529ada" name="a4668cb27eed028719d855ec3e6529ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4668cb27eed028719d855ec3e6529ada">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a> *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_pitch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae74495b96a32e55c0b453938c0fd67a9" name="ae74495b96a32e55c0b453938c0fd67a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74495b96a32e55c0b453938c0fd67a9">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7282509106724a99082a91e64fb37fd7" name="a7282509106724a99082a91e64fb37fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7282509106724a99082a91e64fb37fd7">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ac5245e2ceb861be1dfbb77450f81230a" name="ac5245e2ceb861be1dfbb77450f81230a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5245e2ceb861be1dfbb77450f81230a">&#9670;&#160;</a></span>init() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a> *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_pitch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3663940ef09c95ccb3c95762c4f58c82" name="a3663940ef09c95ccb3c95762c4f58c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3663940ef09c95ccb3c95762c4f58c82">&#9670;&#160;</a></span>init() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a> &amp;&#160;</td>
          <td class="paramname"><em>mem_tdesc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0afbd39f243bacdf1fa67f806488b0cf" name="a0afbd39f243bacdf1fa67f806488b0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0afbd39f243bacdf1fa67f806488b0cf">&#9670;&#160;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aae91e9d05f8063f114bb779b768fc7b4" name="aae91e9d05f8063f114bb779b768fc7b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae91e9d05f8063f114bb779b768fc7b4">&#9670;&#160;</a></span>update_tdesc()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir = tdesc_update_dir::x_dir&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::update_tdesc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a83cd9cfab7d23c31068de32310e474a3" name="a83cd9cfab7d23c31068de32310e474a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83cd9cfab7d23c31068de32310e474a3">&#9670;&#160;</a></span>alignment_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::alignment_in_bytes = mem_desc_t::alignment_in_bytes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a751da81b7f878d372329a62c617ca65f" name="a751da81b7f878d372329a62c617ca65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a751da81b7f878d372329a62c617ca65f">&#9670;&#160;</a></span>arch_tag</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::arch_tag = arch_tag_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8d4edfd453e401d305449bbb77b6f39" name="ab8d4edfd453e401d305449bbb77b6f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d4edfd453e401d305449bbb77b6f39">&#9670;&#160;</a></span>base_pointer</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::base_pointer</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62b37fc04e13de66091706675d45b7c7" name="a62b37fc04e13de66091706675d45b7c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b37fc04e13de66091706675d45b7c7">&#9670;&#160;</a></span>base_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::base_x</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00550867412a9e01f9c6dbf92486581c" name="a00550867412a9e01f9c6dbf92486581c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00550867412a9e01f9c6dbf92486581c">&#9670;&#160;</a></span>base_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::base_y</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1b2a38fc189e2e4de3eb4dc1b716a80" name="ae1b2a38fc189e2e4de3eb4dc1b716a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b2a38fc189e2e4de3eb4dc1b716a80">&#9670;&#160;</a></span>block_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::block_bytes = block_size_x * block_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ab0a3812435269ee236043b106a52e5" name="a7ab0a3812435269ee236043b106a52e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab0a3812435269ee236043b106a52e5">&#9670;&#160;</a></span>channel_offset</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt;uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">num_channel</a>&gt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::channel_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1827af77402c23634c2989acbf97326" name="aa1827af77402c23634c2989acbf97326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1827af77402c23634c2989acbf97326">&#9670;&#160;</a></span>height_in_elems</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::height_in_elems</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acba83588b6606de1f564c1021f8b3c6c" name="acba83588b6606de1f564c1021f8b3c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba83588b6606de1f564c1021f8b3c6c">&#9670;&#160;</a></span>max_store_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::max_store_bytes = 32 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3814ef2af7d7415f7d2c1141376e4a0e" name="a3814ef2af7d7415f7d2c1141376e4a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3814ef2af7d7415f7d2c1141376e4a0e">&#9670;&#160;</a></span>memory_layout</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::memory_layout = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab337f3868157c395b97f0081f5960da4" name="ab337f3868157c395b97f0081f5960da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab337f3868157c395b97f0081f5960da4">&#9670;&#160;</a></span>memory_space</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::memory_space = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5d35cf3c214c9a43327e011a2102a47" name="ad5d35cf3c214c9a43327e011a2102a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d35cf3c214c9a43327e011a2102a47">&#9670;&#160;</a></span>message_type</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::message_type = <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a48c4ed3275dba3f782d86d0f182f0e15" name="a48c4ed3275dba3f782d86d0f182f0e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c4ed3275dba3f782d86d0f182f0e15">&#9670;&#160;</a></span>min_store_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::min_store_bytes = 16 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8db4603517642b5fb8c9f2120f889668" name="a8db4603517642b5fb8c9f2120f889668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db4603517642b5fb8c9f2120f889668">&#9670;&#160;</a></span>num_channel</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= ((<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa57914621f18e6587f1d1ea20eb180df">tile_bytes</a> % <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#acba83588b6606de1f564c1021f8b3c6c">max_store_bytes</a>) == 0</div>
<div class="line">                      &amp;&amp; (<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ae1b2a38fc189e2e4de3eb4dc1b716a80">block_bytes</a> % <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#acba83588b6606de1f564c1021f8b3c6c">max_store_bytes</a>) == 0)</div>
<div class="line">            ? 32</div>
<div class="line">            : 16</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_aa57914621f18e6587f1d1ea20eb180df"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aa57914621f18e6587f1d1ea20eb180df">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_bytes</a></div><div class="ttdeci">static constexpr uint32_t tile_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:346</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_acba83588b6606de1f564c1021f8b3c6c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#acba83588b6606de1f564c1021f8b3c6c">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::max_store_bytes</a></div><div class="ttdeci">static constexpr uint32_t max_store_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:352</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5_html_ae1b2a38fc189e2e4de3eb4dc1b716a80"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#ae1b2a38fc189e2e4de3eb4dc1b716a80">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::block_bytes</a></div><div class="ttdeci">static constexpr uint32_t block_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:348</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2c2dea87b73b55e15997d1d1efd62a82" name="a2c2dea87b73b55e15997d1d1efd62a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c2dea87b73b55e15997d1d1efd62a82">&#9670;&#160;</a></span>num_channel_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel_x = block_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aabac1dea2f81bb297320e74155f9a564" name="aabac1dea2f81bb297320e74155f9a564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabac1dea2f81bb297320e74155f9a564">&#9670;&#160;</a></span>num_channel_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel_y = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">num_channel</a> / <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c2dea87b73b55e15997d1d1efd62a82">num_channel_x</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a55d492581ee8c3626da5d8a1c884ee0c" name="a55d492581ee8c3626da5d8a1c884ee0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d492581ee8c3626da5d8a1c884ee0c">&#9670;&#160;</a></span>pitch_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::pitch_in_bytes</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa96e3a7c292ba65b6932e1fb74bb5451" name="aa96e3a7c292ba65b6932e1fb74bb5451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96e3a7c292ba65b6932e1fb74bb5451">&#9670;&#160;</a></span>step_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt;uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">num_channel</a>&gt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::step_x</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02ecff33cafcdb08803f49219f237192" name="a02ecff33cafcdb08803f49219f237192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ecff33cafcdb08803f49219f237192">&#9670;&#160;</a></span>step_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt;uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a8db4603517642b5fb8c9f2120f889668">num_channel</a>&gt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::step_y</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5efc0e06e04515ea0e0b87d1e6950d7a" name="a5efc0e06e04515ea0e0b87d1e6950d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5efc0e06e04515ea0e0b87d1e6950d7a">&#9670;&#160;</a></span>store_elems</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::store_elems = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aabac1dea2f81bb297320e74155f9a564">num_channel_y</a> * block_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa57914621f18e6587f1d1ea20eb180df" name="aa57914621f18e6587f1d1ea20eb180df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57914621f18e6587f1d1ea20eb180df">&#9670;&#160;</a></span>tile_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::tile_bytes = tile_size_x * tile_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#a2c805de615db5c48b9a25d0a47c0fefe">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9c6f820b67250260db8e2d0a0087844" name="ac9c6f820b67250260db8e2d0a0087844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c6f820b67250260db8e2d0a0087844">&#9670;&#160;</a></span>width_in_elems</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html#aad49255d942f92896e015d772c059cce">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::width_in_elems</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">subgroup</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html">mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
