Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 16 18:30:48 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.099        0.000                      0                11599        0.013        0.000                      0                11599        8.750        0.000                       0                  5346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.099        0.000                      0                11599        0.013        0.000                      0                11599        8.750        0.000                       0                  5346  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.465ns  (logic 7.143ns (43.384%)  route 9.322ns (56.616%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.742     3.036    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     3.470 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[6]
                         net (fo=24, routed)          2.695     6.165    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[3]
    SLICE_X36Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.289 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_22__0/O
                         net (fo=1, routed)           0.558     6.846    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_P[35])
                                                      2.077     8.923 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          1.148    10.071    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[44]_P[35])
                                                      1.820    11.891 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=15, routed)          1.598    13.489    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP_0[33]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[45]_P[17])
                                                      1.820    15.309 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[17]
                         net (fo=363, routed)         2.297    17.606    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/a[1]
    SLICE_X62Y80         LUT6 (Prop_lut6_I1_O)        0.124    17.730 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g4_b11/O
                         net (fo=1, routed)           0.000    17.730    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g4_b11_n_3
    SLICE_X62Y80         MUXF7 (Prop_muxf7_I0_O)      0.209    17.939 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[11]_i_5/O
                         net (fo=1, routed)           1.026    18.965    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[11]_i_5_n_3
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.297    19.262 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[11]_i_2/O
                         net (fo=1, routed)           0.000    19.262    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[11]_i_2_n_3
    SLICE_X64Y80         MUXF7 (Prop_muxf7_I0_O)      0.238    19.500 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    19.500    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[11]
    SLICE_X64Y80         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.530    22.709    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
    SLICE_X64Y80         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[11]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X64Y80         FDRE (Setup_fdre_C_D)        0.064    22.600    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[11]
  -------------------------------------------------------------------
                         required time                         22.600    
                         arrival time                         -19.500    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.466ns  (logic 7.180ns (43.604%)  route 9.286ns (56.396%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.742     3.036    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     3.470 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[6]
                         net (fo=24, routed)          2.695     6.165    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[3]
    SLICE_X36Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.289 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_22__0/O
                         net (fo=1, routed)           0.558     6.846    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_P[35])
                                                      2.077     8.923 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          1.148    10.071    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[44]_P[35])
                                                      1.820    11.891 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=15, routed)          1.598    13.489    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP_0[33]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[45]_P[16])
                                                      1.820    15.309 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[16]
                         net (fo=359, routed)         2.600    17.909    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/a[0]
    SLICE_X80Y82         LUT6 (Prop_lut6_I0_O)        0.124    18.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g7_b15/O
                         net (fo=1, routed)           0.000    18.033    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g7_b15_n_3
    SLICE_X80Y82         MUXF7 (Prop_muxf7_I1_O)      0.245    18.278 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[15]_i_4/O
                         net (fo=1, routed)           0.687    18.966    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[15]_i_4_n_3
    SLICE_X80Y81         LUT6 (Prop_lut6_I0_O)        0.298    19.264 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[15]_i_2/O
                         net (fo=1, routed)           0.000    19.264    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[15]_i_2_n_3
    SLICE_X80Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    19.502 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    19.502    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[15]
    SLICE_X80Y81         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.535    22.714    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
    SLICE_X80Y81         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[15]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X80Y81         FDRE (Setup_fdre_C_D)        0.064    22.605    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[15]
  -------------------------------------------------------------------
                         required time                         22.605    
                         arrival time                         -19.502    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.432ns  (logic 6.647ns (40.452%)  route 9.785ns (59.548%))
  Logic Levels:           7  (DSP48E1=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.742     3.036    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     3.470 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[6]
                         net (fo=24, routed)          2.695     6.165    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[3]
    SLICE_X36Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.289 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_22__0/O
                         net (fo=1, routed)           0.558     6.846    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_P[35])
                                                      2.077     8.923 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          1.148    10.071    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[44]_P[35])
                                                      1.820    11.891 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=15, routed)          1.598    13.489    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP_0[33]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[45]_P[17])
                                                      1.820    15.309 f  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[17]
                         net (fo=363, routed)         2.449    17.758    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/a[1]
    SLICE_X64Y91         LUT5 (Prop_lut5_I0_O)        0.124    17.882 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g14_b21/O
                         net (fo=1, routed)           0.599    18.481    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g14_b21_n_3
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.124    18.605 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[21]_i_2/O
                         net (fo=1, routed)           0.738    19.343    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[21]_i_2_n_3
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.124    19.467 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[21]_i_1/O
                         net (fo=1, routed)           0.000    19.467    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[21]
    SLICE_X63Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.539    22.718    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
    SLICE_X63Y91         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]/C
                         clock pessimism              0.129    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X63Y91         FDRE (Setup_fdre_C_D)        0.029    22.574    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]
  -------------------------------------------------------------------
                         required time                         22.574    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.323ns  (logic 7.176ns (43.963%)  route 9.147ns (56.037%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 22.631 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.742     3.036    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     3.470 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[6]
                         net (fo=24, routed)          2.695     6.165    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[3]
    SLICE_X36Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.289 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_22__0/O
                         net (fo=1, routed)           0.558     6.846    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_P[35])
                                                      2.077     8.923 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          1.148    10.071    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[44]_P[35])
                                                      1.820    11.891 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=15, routed)          1.598    13.489    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP_0[33]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[45]_P[16])
                                                      1.820    15.309 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[16]
                         net (fo=359, routed)         2.279    17.588    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/a[0]
    SLICE_X54Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.712 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g6_b7/O
                         net (fo=1, routed)           0.000    17.712    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g6_b7_n_3
    SLICE_X54Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    17.953 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[7]_i_4/O
                         net (fo=1, routed)           0.870    18.822    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[7]_i_4_n_3
    SLICE_X53Y77         LUT6 (Prop_lut6_I0_O)        0.298    19.120 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[7]_i_2/O
                         net (fo=1, routed)           0.000    19.120    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[7]_i_2_n_3
    SLICE_X53Y77         MUXF7 (Prop_muxf7_I0_O)      0.238    19.358 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.358    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[7]
    SLICE_X53Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.452    22.631    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
    SLICE_X53Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[7]/C
                         clock pessimism              0.129    22.760    
                         clock uncertainty           -0.302    22.458    
    SLICE_X53Y77         FDRE (Setup_fdre_C_D)        0.064    22.522    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[7]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -19.358    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.382ns  (logic 7.148ns (43.633%)  route 9.234ns (56.367%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.742     3.036    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     3.470 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[6]
                         net (fo=24, routed)          2.695     6.165    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[3]
    SLICE_X36Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.289 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_22__0/O
                         net (fo=1, routed)           0.558     6.846    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_P[35])
                                                      2.077     8.923 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          1.148    10.071    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[44]_P[35])
                                                      1.820    11.891 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=15, routed)          1.598    13.489    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP_0[33]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[45]_P[17])
                                                      1.820    15.309 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[17]
                         net (fo=363, routed)         2.574    17.883    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/a[1]
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.007 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g2_b6/O
                         net (fo=1, routed)           0.000    18.007    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g2_b6_n_3
    SLICE_X64Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    18.219 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[6]_i_6/O
                         net (fo=1, routed)           0.661    18.881    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[6]_i_6_n_3
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.299    19.180 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[6]_i_2/O
                         net (fo=1, routed)           0.000    19.180    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[6]_i_2_n_3
    SLICE_X65Y77         MUXF7 (Prop_muxf7_I0_O)      0.238    19.418 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.418    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[6]
    SLICE_X65Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.527    22.706    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
    SLICE_X65Y77         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[6]/C
                         clock pessimism              0.129    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X65Y77         FDRE (Setup_fdre_C_D)        0.064    22.597    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[6]
  -------------------------------------------------------------------
                         required time                         22.597    
                         arrival time                         -19.418    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.424ns  (logic 9.899ns (60.272%)  route 6.525ns (39.728%))
  Logic Levels:           48  (CARRY4=42 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.640     2.934    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X53Y97         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.303     4.693    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/out[23]
    SLICE_X50Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.817 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.817    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[19][3]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.193 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.310 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.310    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.427 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.427    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.544 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.661 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.997 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.862     6.859    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT2 (Prop_lut2_I0_O)        0.295     7.154 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.154    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[18][0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.686 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.686    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.800 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.800    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.914 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.914    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.028 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.028    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.142    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.256    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.478 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.102     9.581    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.299     9.880 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     9.880    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[17][0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.412 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.526 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.526    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.640    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.754    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.868 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.868    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.982 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.982    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.204 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.106    12.310    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.299    12.609 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.609    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[16][1]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.159 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.159    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.273 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.273    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.387    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.501    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.951 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.926    14.876    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.299    15.175 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.175    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.708 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.708    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.825 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.825    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.942 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.942    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.059 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.059    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.176 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.176    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.293 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.293    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.512 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.226    17.738    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/Q[23]
    SLICE_X49Y83         LUT2 (Prop_lut2_I0_O)        0.295    18.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.033    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.565 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.565    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.679 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.679    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.793 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.793    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.907 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.358 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000    19.358    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_0_out
    SLICE_X49Y89         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.475    22.654    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y89         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.129    22.783    
                         clock uncertainty           -0.302    22.481    
    SLICE_X49Y89         FDRE (Setup_fdre_C_D)        0.062    22.543    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         22.543    
                         arrival time                         -19.358    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.421ns  (logic 9.896ns (60.264%)  route 6.525ns (39.736%))
  Logic Levels:           47  (CARRY4=41 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.640     2.934    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X53Y97         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.303     4.693    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/out[23]
    SLICE_X50Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.817 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.817    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[19][3]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.193 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.310 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.310    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.427 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.427    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.544 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.661 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.997 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.862     6.859    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT2 (Prop_lut2_I0_O)        0.295     7.154 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.154    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[18][0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.686 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.686    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.800 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.800    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.914 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.914    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.028 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.028    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.142    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.256    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.478 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.102     9.581    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.299     9.880 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     9.880    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[17][0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.412 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.526 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.526    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.640    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.754    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.868 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.868    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.982 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.982    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.204 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.106    12.310    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.299    12.609 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.609    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[16][1]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.159 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.159    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.273 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.273    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.387    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.501    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.951 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.926    14.876    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.299    15.175 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.175    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.708 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.708    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.825 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.825    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.942 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.942    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.059 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.059    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.176 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.176    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.293 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.293    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.512 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.226    17.738    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/Q[23]
    SLICE_X49Y83         LUT2 (Prop_lut2_I0_O)        0.295    18.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.033    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.565 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.565    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.679 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.679    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.793 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.793    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.907 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.355 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    19.355    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_3_out
    SLICE_X49Y88         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.474    22.653    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y88         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)        0.062    22.542    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         22.542    
                         arrival time                         -19.355    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.400ns  (logic 9.875ns (60.213%)  route 6.525ns (39.787%))
  Logic Levels:           47  (CARRY4=41 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.640     2.934    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X53Y97         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.303     4.693    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/out[23]
    SLICE_X50Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.817 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.817    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[19][3]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.193 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.310 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.310    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.427 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.427    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.544 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.661 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.997 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.862     6.859    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X49Y90         LUT2 (Prop_lut2_I0_O)        0.295     7.154 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.154    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[18][0]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.686 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.686    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.800 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.800    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.914 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.914    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.028 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.028    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.142 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.142    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.256    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.478 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.102     9.581    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.299     9.880 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     9.880    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[17][0]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.412 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.526 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.526    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.640    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.754    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.868 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.868    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.982 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.982    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.204 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.106    12.310    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.299    12.609 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    12.609    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[16][1]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.159 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.159    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.273 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.273    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.387 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.387    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.501 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.501    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.729 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.729    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.951 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          0.926    14.876    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.299    15.175 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    15.175    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/A[1]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.708 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.708    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.825 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.825    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.942 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.942    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.059 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.059    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.176 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.176    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.293 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.293    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_3
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.512 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.226    17.738    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/Q[23]
    SLICE_X49Y83         LUT2 (Prop_lut2_I0_O)        0.295    18.033 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    18.033    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.565 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.565    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.679 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.679    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.793 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.793    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.907 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_3
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.334 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    19.334    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[23].Q_XOR.SUM_XOR__0
    SLICE_X49Y88         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.474    22.653    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y88         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.129    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)        0.062    22.542    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fdiv_32ns_32ng8j_U27/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         22.542    
                         arrival time                         -19.334    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.388ns  (logic 7.179ns (43.807%)  route 9.209ns (56.193%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.742     3.036    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     3.470 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[6]
                         net (fo=24, routed)          2.695     6.165    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[3]
    SLICE_X36Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.289 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_22__0/O
                         net (fo=1, routed)           0.558     6.846    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_P[35])
                                                      2.077     8.923 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          1.148    10.071    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[44]_P[35])
                                                      1.820    11.891 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=15, routed)          1.598    13.489    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP_0[33]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[45]_P[17])
                                                      1.820    15.309 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[17]
                         net (fo=363, routed)         2.599    17.908    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/a[1]
    SLICE_X66Y87         LUT6 (Prop_lut6_I1_O)        0.124    18.032 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g4_b0/O
                         net (fo=1, routed)           0.000    18.032    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g4_b0_n_3
    SLICE_X66Y87         MUXF7 (Prop_muxf7_I0_O)      0.241    18.273 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]_i_5/O
                         net (fo=1, routed)           0.612    18.884    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]_i_5_n_3
    SLICE_X66Y86         LUT6 (Prop_lut6_I1_O)        0.298    19.182 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[0]_i_2/O
                         net (fo=1, routed)           0.000    19.182    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[0]_i_2_n_3
    SLICE_X66Y86         MUXF7 (Prop_muxf7_I0_O)      0.241    19.423 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.423    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[0]
    SLICE_X66Y86         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.536    22.715    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
    SLICE_X66Y86         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X66Y86         FDRE (Setup_fdre_C_D)        0.113    22.655    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]
  -------------------------------------------------------------------
                         required time                         22.655    
                         arrival time                         -19.423    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.328ns  (logic 7.160ns (43.851%)  route 9.168ns (56.149%))
  Logic Levels:           8  (DSP48E1=3 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.742     3.036    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y37          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     3.470 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[6]
                         net (fo=24, routed)          2.695     6.165    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[3]
    SLICE_X36Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.289 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_22__0/O
                         net (fo=1, routed)           0.558     6.846    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[13]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[3]_P[35])
                                                      2.077     8.923 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          1.148    10.071    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_C[44]_P[35])
                                                      1.820    11.891 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=15, routed)          1.598    13.489    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP_0[33]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_C[45]_P[17])
                                                      1.820    15.309 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[17]
                         net (fo=363, routed)         2.311    17.620    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/a[1]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    17.744 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g9_b20/O
                         net (fo=1, routed)           0.000    17.744    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g9_b20_n_3
    SLICE_X61Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    17.961 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[20]_i_11/O
                         net (fo=1, routed)           0.859    18.819    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[20]_i_11_n_3
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.299    19.118 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[20]_i_3/O
                         net (fo=1, routed)           0.000    19.118    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem[20]_i_3_n_3
    SLICE_X61Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    19.363 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    19.363    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[20]
    SLICE_X61Y90         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        1.538    22.717    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
    SLICE_X61Y90         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[20]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X61Y90         FDRE (Setup_fdre_C_D)        0.064    22.608    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[20]
  -------------------------------------------------------------------
                         required time                         22.608    
                         arrival time                         -19.363    
  -------------------------------------------------------------------
                         slack                                  3.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/sum_0_reg_68_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.011%)  route 0.100ns (37.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.662     0.998    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/ap_clk
    SLICE_X66Y100        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/sum_0_reg_68_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/sum_0_reg_68_reg[1]/Q
                         net (fo=1, routed)           0.100     1.262    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/D[1]
    SLICE_X65Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.849     1.215    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/ap_clk
    SLICE_X65Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[1]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.070     1.250    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/sum_0_reg_68_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (61.056%)  route 0.105ns (38.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.662     0.998    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/ap_clk
    SLICE_X66Y100        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/sum_0_reg_68_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/sum_0_reg_68_reg[21]/Q
                         net (fo=1, routed)           0.105     1.267    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/D[21]
    SLICE_X64Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.849     1.215    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/ap_clk
    SLICE_X64Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[21]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.072     1.252    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.121%)  route 0.210ns (59.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.638     0.974    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X49Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.210     1.325    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[33]
    SLICE_X51Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.906     1.272    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X51Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.070     1.303    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/reg_123_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din1_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.948%)  route 0.171ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.550     0.886    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/ap_clk
    SLICE_X46Y82         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/reg_123_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/reg_123_reg[26]/Q
                         net (fo=1, routed)           0.171     1.221    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din1_buf1_reg[30]_1[26]
    SLICE_X50Y82         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din1_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.812     1.178    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/ap_clk
    SLICE_X50Y82         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din1_buf1_reg[26]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.052     1.195    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din1_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.600%)  route 0.215ns (60.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.549     0.885    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/ap_clk
    SLICE_X49Y67         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[2]/Q
                         net (fo=4, routed)           0.215     1.241    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[2]
    SLICE_X52Y65         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.814     1.180    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X52Y65         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.066     1.211    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/din1_buf1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.377%)  route 0.226ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.558     0.894    design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ap_clk
    SLICE_X51Y45         FDRE                                         r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[6]/Q
                         net (fo=1, routed)           0.226     1.261    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/dense_2_out_q0[6]
    SLICE_X49Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/din1_buf1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.830     1.196    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/ap_clk
    SLICE_X49Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/din1_buf1_reg[6]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/din1_buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/sum_0_reg_68_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.474%)  route 0.116ns (41.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.662     0.998    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/ap_clk
    SLICE_X66Y101        FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/sum_0_reg_68_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/sum_0_reg_68_reg[5]/Q
                         net (fo=1, routed)           0.116     1.278    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/D[5]
    SLICE_X66Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.849     1.215    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/ap_clk
    SLICE_X66Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[5]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.064     1.244    design_1_i/cnn_0/inst/grp_dense_out_fu_402/grp_soft_max_fu_149/cnn_fadd_32ns_32ncud_U26/din0_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_out_fu_402/w_sum_0_reg_126_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.546     0.882    design_1_i/cnn_0/inst/grp_dense_out_fu_402/ap_clk
    SLICE_X47Y71         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/w_sum_0_reg_126_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/w_sum_0_reg_126_reg[25]/Q
                         net (fo=1, routed)           0.222     1.245    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/D[25]
    SLICE_X53Y70         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.809     1.175    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/ap_clk
    SLICE_X53Y70         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[25]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.070     1.210    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/din1_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.342%)  route 0.227ns (61.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.563     0.899    design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ap_clk
    SLICE_X47Y47         FDRE                                         r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/q0_reg[18]/Q
                         net (fo=1, routed)           0.227     1.266    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/dense_2_out_q0[18]
    SLICE_X49Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/din1_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.825     1.191    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/ap_clk
    SLICE_X49Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/din1_buf1_reg[18]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/cnn_0/inst/grp_dense_out_fu_402/cnn_fmul_32ns_32ndEe_U33/din1_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.369%)  route 0.223ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.556     0.892    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/Q
                         net (fo=1, routed)           0.223     1.279    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5362, routed)        0.862     1.228    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.243    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y17  design_1_i/cnn_0/inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y17  design_1_i/cnn_0/inst/dense_1_out_U/cnn_dense_1_out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14  design_1_i/cnn_0/inst/flat_array_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14  design_1_i/cnn_0/inst/flat_array_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y15  design_1_i/cnn_0/inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y15  design_1_i/cnn_0/inst/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7   design_1_i/cnn_0/inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y5   design_1_i/cnn_0/inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y4   design_1_i/cnn_0/inst/dense_1_weights_U/cnn_dense_1_weights_rom_U/q0_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8   design_1_i/cnn_0/inst/grp_conv_2_fu_414/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__37/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__39/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__41/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__43/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y52  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__51/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__52/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y52  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__53/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__54/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y52  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__55/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y51  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__56/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y45  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y44  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y45  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y44  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y45  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y44  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y45  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y44  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y46  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y47  design_1_i/cnn_0/inst/dense_2_out_U/cnn_dense_2_out_ram_U/ram_reg_0_15_0_0__16/SP/CLK



