set SynModuleInfo {
  {SRCNAME pixel_unpack_Pipeline_VITIS_LOOP_85_9 MODELNAME pixel_unpack_Pipeline_VITIS_LOOP_85_9 RTLNAME pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9
    SUBMODULES {
      {MODELNAME pixel_unpack_flow_control_loop_pipe_sequential_init RTLNAME pixel_unpack_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME pixel_unpack_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME pixel_unpack_Pipeline_VITIS_LOOP_68_7 MODELNAME pixel_unpack_Pipeline_VITIS_LOOP_68_7 RTLNAME pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7}
  {SRCNAME pixel_unpack_Pipeline_VITIS_LOOP_51_5 MODELNAME pixel_unpack_Pipeline_VITIS_LOOP_51_5 RTLNAME pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5}
  {SRCNAME pixel_unpack_Pipeline_VITIS_LOOP_40_4 MODELNAME pixel_unpack_Pipeline_VITIS_LOOP_40_4 RTLNAME pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4}
  {SRCNAME pixel_unpack_Pipeline_VITIS_LOOP_19_1 MODELNAME pixel_unpack_Pipeline_VITIS_LOOP_19_1 RTLNAME pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1}
  {SRCNAME pixel_unpack MODELNAME pixel_unpack RTLNAME pixel_unpack IS_TOP 1
    SUBMODULES {
      {MODELNAME pixel_unpack_control_s_axi RTLNAME pixel_unpack_control_s_axi BINDTYPE interface TYPE interface_s_axilite}
      {MODELNAME pixel_unpack_regslice_both RTLNAME pixel_unpack_regslice_both BINDTYPE interface TYPE interface_regslice INSTNAME pixel_unpack_regslice_both_U}
    }
  }
}
