<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>sim_db</design>
	<target_edif>D:\Actelprj\simdb-fpga\synthesis\SIM_DB.edn</target_edif>
</SynplifyOutput>
